#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov  9 13:44:59 2017
# Process ID: 22817
# Current directory: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj
# Command line: vivado
# Log file: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/vivado.log
# Journal file: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_1' generated file not found '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_cc_0' generated file not found '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_1' generated file not found '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 6067.035 ; gain = 128.312 ; free physical = 2699 ; free virtual = 11935
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 4
[Thu Nov  9 13:46:13 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov  9 13:47:09 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
report_timing -hold
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
list_targets
ERROR: [Common 17-163] Missing value for option 'files', please type 'list_targets -help' for usage info.
reset_run impl_1 -prev_step 
report_timing
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_1/design_1_b_filter_0_1.dcp' for cell 'design_1_i/b_filter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/design_1_d_axi_i2s_audio_0_0.dcp' for cell 'design_1_i/d_axi_i2s_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_25M_2/design_1_rst_ps7_0_25M_2.dcp' for cell 'design_1_i/rst_ps7_0_25M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_25M_2/design_1_rst_ps7_0_25M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_25M_2/design_1_rst_ps7_0_25M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_25M_2/design_1_rst_ps7_0_25M_2.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_25M_2/design_1_rst_ps7_0_25M_2.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
INFO: [Common 17-344] 'get_clocks' was cancelled [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_32' for instance 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo'. The XDC file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'fifo_4' for instance 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling'. The XDC file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'design_1_auto_cc_0' for instance 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc'. The XDC file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'design_1_auto_us_1' for instance 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'. The XDC file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'design_1_auto_us_0' for instance 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'. The XDC file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc will not be read for this cell.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 7007.984 ; gain = 789.555 ; free physical = 3532 ; free virtual = 12711
INFO: [Common 17-344] 'open_run' was cancelled
reset_run impl_1 -from_step route_design
INFO: [Vivado 12-1476] Run Step 'route_design' appears to be already reset.
launch_runs impl_1 -next_step 
[Thu Nov  9 14:01:21 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
reset_run impl_1
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- digilentinc.com:user:d_axi_i2s_audio:2.0 - d_axi_i2s_audio_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_25M
Adding cell -- user.org:user:b_filter:8.4 - b_filter_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /d_axi_i2s_audio_0/CLK_100MHZ_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7007.984 ; gain = 0.000 ; free physical = 3516 ; free virtual = 12674
ipx::edit_ip_in_project -upgrade true -name b_filter_v8_4_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v8_4_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7007.984 ; gain = 0.000 ; free physical = 3474 ; free virtual = 12633
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 8.5 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v8.5 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:8.5 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_1 from b_filter_v8.5 8.4 to b_filter_v8.5 8.5
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_25M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 7020.742 ; gain = 0.000 ; free physical = 3404 ; free virtual = 12536
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 091cb72e10fbc86f.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
[Thu Nov  9 14:08:05 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  9 14:08:29 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
[Thu Nov  9 14:08:29 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov  9 14:12:18 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
reset_run impl_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/M_AXI_GP1_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {40} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_cells rst_ps7_0_25M]
delete_bd_objs [get_bd_nets rst_ps7_0_25M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "/processing_system7_0/FCLK_CLK1 (40 MHz)" Clk_master "/processing_system7_0/FCLK_CLK0 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK1 (40 MHz)" }  [get_bd_intf_pins b_filter_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_40M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
[Thu Nov  9 14:35:23 2017] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_40M_0_synth_1, design_1_auto_cc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_40M_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_rst_ps7_0_40M_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_auto_cc_0_synth_1/runme.log
[Thu Nov  9 14:35:23 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 7176.012 ; gain = 46.820 ; free physical = 3254 ; free virtual = 12338
launch_runs impl_1 -jobs 4
[Thu Nov  9 14:37:15 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  9 14:44:33 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk -hwspec /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name b_filter_v8_5_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v8_5_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property version 9.0 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v9.0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:9.0 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_1 from b_filter_v9.0 8.5 to b_filter_v9.0 9.0
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_40M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7289.570 ; gain = 0.000 ; free physical = 1835 ; free virtual = 11455
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 92c0adc1d0b28cc7.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
[Thu Nov  9 15:25:28 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  9 15:27:46 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov  9 15:28:43 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
ipx::edit_ip_in_project -upgrade true -name b_filter_v9_0_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v9_0_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property version 10.0 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v10.0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
upgrade_ip -vlnv user.org:user:b_filter:10.0 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_1 from b_filter_v10.0 9.0 to b_filter_v10.0 10.0
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_40M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7356.926 ; gain = 0.000 ; free physical = 2348 ; free virtual = 11390
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 92c0adc1d0b28cc7.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
[Thu Nov  9 16:08:11 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  9 16:08:26 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
[Thu Nov  9 16:08:26 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov  9 16:10:46 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  9 16:17:51 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name b_filter_v10_0_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v10_0_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property display_name b_filter_v10.1 [ipx::current_core]
set_property version 10.1 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
upgrade_ip -vlnv user.org:user:b_filter:10.1 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_1 from b_filter_v10.1 10.0 to b_filter_v10.1 10.1
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_40M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 7358.660 ; gain = 0.000 ; free physical = 2470 ; free virtual = 11285
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 92c0adc1d0b28cc7.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
[Thu Nov  9 16:24:29 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  9 16:25:02 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
[Thu Nov  9 16:25:02 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Nov  9 16:28:12 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 10 09:01:49 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name b_filter_v10_1_v10_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v10_1_v10_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property version 10.2 [ipx::current_core]
set_property display_name b_filter_v11 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property version 11 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:11 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_1 from b_filter_v11 10.1 to b_filter_v11 11
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_40M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7497.738 ; gain = 0.000 ; free physical = 1748 ; free virtual = 10910
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 92c0adc1d0b28cc7.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_1_synth_1
[Fri Nov 10 13:04:46 2017] Launched design_1_b_filter_0_1_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Nov 10 13:27:28 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Nov 10 13:28:32 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 10 13:48:37 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
report_ip_status -name ip_status 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {15}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_40M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
[Fri Nov 10 13:56:10 2017] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_40M_0_synth_1, design_1_auto_cc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_40M_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_rst_ps7_0_40M_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_auto_cc_0_synth_1/runme.log
[Fri Nov 10 13:56:10 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 7527.617 ; gain = 29.879 ; free physical = 2139 ; free virtual = 10839
launch_runs impl_1 -jobs 4
[Fri Nov 10 13:58:03 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 10 14:05:49 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name b_filter_v11_v11_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_v11_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7535.711 ; gain = 0.000 ; free physical = 2666 ; free virtual = 11001
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7538.949 ; gain = 3.238 ; free physical = 2648 ; free virtual = 10988
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 11.1 [ipx::current_core]
set_property display_name b_filter_v11.1 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {1} CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:11.1 [get_ips  design_1_b_filter_0_1] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_1 from b_filter_v11.1 11 to b_filter_v11.1 11.1
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP1_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_cells b_filter_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets rst_ps7_0_40M_peripheral_aresetn]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_cells rst_ps7_0_40M]
ipx::edit_ip_in_project -upgrade true -name b_filter_v11_1_v11_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_1_v11_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
save_bd_design
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv user.org:user:b_filter:11.1 b_filter_0
endgroup
set_property location {6.5 2421 182} [get_bd_cells b_filter_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP1" intc_ip "New AXI Interconnect" Clk_xbar "/processing_system7_0/FCLK_CLK1 (15 MHz)" Clk_master "/processing_system7_0/FCLK_CLK1 (15 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK1 (15 MHz)" }  [get_bd_intf_pins b_filter_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</b_filter_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x83C00000 [ 64K ]>
save_bd_design
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xbar_1, cache-ID = bbb48efcb81b694c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_rst_ps7_0_15M_0, cache-ID = a4a579a3924c0f47.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
[Fri Nov 10 14:34:02 2017] Launched design_1_processing_system7_0_0_synth_1, design_1_b_filter_0_0_synth_1, design_1_auto_pc_2_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_b_filter_0_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_auto_pc_2_synth_1/runme.log
[Fri Nov 10 14:34:02 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 7739.051 ; gain = 12.996 ; free physical = 2456 ; free virtual = 10880
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
reset_run synth_1
reset_run design_1_b_filter_0_0_synth_1
reset_run design_1_auto_pc_2_synth_1
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg]
assign_bd_address [get_bd_addr_segs {b_filter_0/S00_AXI/S00_AXI_reg }]
</b_filter_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x83C00000 [ 64K ]>
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg]
assign_bd_address
</b_filter_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x83C00000 [ 64K ]>
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg]
assign_bd_address
</b_filter_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x83C00000 [ 64K ]>
set_property range 4M [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_b_filter_0_S00_AXI_reg}]
ipx::edit_ip_in_project -upgrade true -name b_filter_v11_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
close_project
save_bd_design
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
[Fri Nov 10 14:44:17 2017] Launched design_1_b_filter_0_0_synth_1, design_1_auto_pc_2_synth_1...
Run output will be captured here:
design_1_b_filter_0_0_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_auto_pc_2_synth_1/runme.log
[Fri Nov 10 14:44:17 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 7834.543 ; gain = 0.000 ; free physical = 2375 ; free virtual = 10830
launch_runs impl_1 -jobs 4
[Fri Nov 10 14:46:54 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
set_property location {6 2321 361} [get_bd_cells axi_clock_converter_0]
set_property location {6.5 2308 367} [get_bd_cells axi_clock_converter_0]
set_property location {7 2095 355} [get_bd_cells axi_clock_converter_0]
set_property location {6 1776 339} [get_bd_cells axi_clock_converter_0]
delete_bd_objs [get_bd_cells axi_clock_converter_0]
save_bd_design
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d0a97914efa0b288.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Nov 10 15:30:21 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 7878.918 ; gain = 10.016 ; free physical = 2256 ; free virtual = 10796
write_hwdef -force  -file /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
ipx::edit_ip_in_project -upgrade true -name b_filter_v11_1_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v11_1_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_S00_AXI.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd
ERROR: [Vivado 12-3630] The destination file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd' already exists, please use -force if you want to overwrite!
ipx::remove_file hdl/b_filter_v1_0_S00_AXI.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/banddetect100300.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file hdl/b_filter_v1_0.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file hdl/b_filter_v1_0_S00_AXI.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/banddetect100300.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file hdl/b_filter_v1_0.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd
ERROR: [Vivado 12-3630] The destination file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd' already exists, please use -force if you want to overwrite!
update_compile_order -fileset sources_1
ipx::remove_file src/FPP_ADD_SUB.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/right_shifter.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/fp_leading_zeros_and_shift.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/biquad.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/FPP_MULT.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/FPP_ADD_SUB.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/fp_leading_zeros_and_shift.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/right_shifter.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/biquad.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/FPP_MULT.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/bandpass_iir4.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/mult_gen_v12_0.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/mult_gen_0.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/unsigned_multiplier.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_S00_AXI.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/single_precision_multiplier.vhd}
ERROR: [Vivado 12-3630] The destination file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd' already exists, please use -force if you want to overwrite!
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0.vhd'.
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd}
ERROR: [Vivado 12-3630] The destination file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src {/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd}  -force
WARNING: [Vivado 12-3631] The destination file or directory '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd' already exists, -force is used to overwrite it
WARNING: [filemgmt 56-12] File '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0.vhd'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0_S00_AXI.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0.vhd'.
move_files -fileset sim_1 [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0.vhd]
move_files -fileset sim_1 [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd]
move_files -fileset sim_1 [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/hdl/b_filter_v1_0_S00_AXI.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 12 [ipx::current_core]
set_property display_name b_filter_v12 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:12 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_0 from b_filter_v12 11.1 to b_filter_v12 12
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8456.027 ; gain = 0.000 ; free physical = 2057 ; free virtual = 10667
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d0a97914efa0b288.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
[Fri Nov 10 16:01:05 2017] Launched design_1_b_filter_0_0_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Nov 10 16:03:22 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Nov 10 16:04:39 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
open_run impl_1
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper_board.xdc]
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper_early.xdc]
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper.xdc]
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/.Xil/Vivado-22817-yanxiang-W520/dcp529/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 8456.027 ; gain = 0.000 ; free physical = 1320 ; free virtual = 10075
Restored from archive | CPU: 3.660000 secs | Memory: 27.278847 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 8456.027 ; gain = 0.000 ; free physical = 1320 ; free virtual = 10075
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 8463.660 ; gain = 7.633 ; free physical = 1216 ; free virtual = 9982
open_report: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 8477.812 ; gain = 14.152 ; free physical = 1116 ; free virtual = 9886
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name b_filter_v12_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v12_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8499.566 ; gain = 0.000 ; free physical = 1034 ; free virtual = 9820
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8499.570 ; gain = 0.004 ; free physical = 1026 ; free virtual = 9819
update_compile_order -fileset sources_1
set_property version 14 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v14 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: b_filter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 8628.660 ; gain = 0.000 ; free physical = 711 ; free virtual = 9606
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b_filter' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd:56]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 16 - type: integer 
	Parameter WAITCYCLE bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'b_filter_S00_AXI' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:10' bound to instance 'b_filter_S00_AXI_inst' of component 'b_filter_S00_AXI' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd:94]
INFO: [Synth 8-638] synthesizing module 'b_filter_S00_AXI' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-3819] Generic 'threshold' not present in instantiated entity will be ignored [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd:94]
WARNING: [Synth 8-3819] Generic 'waitcycle' not present in instantiated entity will be ignored [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd:94]
	Parameter VAR_Q1_B0 bound to: 32'b00111101000111001000011001011111 
	Parameter VAR_Q1_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q1_B2 bound to: 32'b10111101000111001000011001011111 
	Parameter VAR_Q1_A1 bound to: 32'b10111111111100111011110001111101 
	Parameter VAR_Q1_A2 bound to: 32'b00111111011011111011111011100001 
	Parameter VAR_Q2_B0 bound to: 32'b00111101000111001000011001011111 
	Parameter VAR_Q2_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q2_B2 bound to: 32'b10111101000111001000011001011111 
	Parameter VAR_Q2_A1 bound to: 32'b10111111111110000100111110000100 
	Parameter VAR_Q2_A2 bound to: 32'b00111111011101001001111010100000 
INFO: [Synth 8-3491] module 'banddetect' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:31' bound to instance 'inst1_banddetect' of component 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:361]
INFO: [Synth 8-638] synthesizing module 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 1025279583 - type: integer 
	Parameter VAR_Q1_B1 bound to: 0 - type: integer 
	Parameter VAR_Q1_B2 bound to: -1122204065 - type: integer 
	Parameter VAR_Q1_A1 bound to: -1074545539 - type: integer 
	Parameter VAR_Q1_A2 bound to: 1064287969 - type: integer 
	Parameter VAR_Q2_B0 bound to: 1025279583 - type: integer 
	Parameter VAR_Q2_B1 bound to: 0 - type: integer 
	Parameter VAR_Q2_B2 bound to: -1122204065 - type: integer 
	Parameter VAR_Q2_A1 bound to: -1074245756 - type: integer 
	Parameter VAR_Q2_A2 bound to: 1064607392 - type: integer 
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q1' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:212]
INFO: [Synth 8-638] synthesizing module 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:45]
INFO: [Synth 8-3491] module 'FPP_MULT' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd:26' bound to instance 'FP_MULTPLIER' of component 'FPP_MULT' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FPP_MULT' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FPP_MULT' (1#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd:39]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:33' bound to instance 'FP_ADDER' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:111]
INFO: [Synth 8-638] synthesizing module 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:44]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'right_shifter' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd:13' bound to instance 'alignment' of component 'right_shifter' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:187]
INFO: [Synth 8-638] synthesizing module 'right_shifter' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd:20]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element zeros_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element sticky_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element dtemp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'right_shifter' (2#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd:20]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fp_leading_zeros_and_shift' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd:14' bound to instance 'subtraction_norm' of component 'fp_leading_zeros_and_shift' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fp_leading_zeros_and_shift' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd:23]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element leadZerosBinVar_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element dtemp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'fp_leading_zeros_and_shift' (3#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'frac_Norm1_reg' and it is trimmed from '28' to '26' bits. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'frac_add_Norm1_reg' and it is trimmed from '28' to '26' bits. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'efectExp_reg' and it is trimmed from '9' to '8' bits. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'FPP_ADD_SUB' (4#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'biquad' (5#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:45]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q2' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:227]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q3' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:257]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q4' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:272]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:33' bound to instance 'LEVEL_DETECT' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'banddetect' (6#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 32'b00111101000111001000011001011111 
	Parameter VAR_Q1_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q1_B2 bound to: 32'b10111101000111001000011001011111 
	Parameter VAR_Q1_A1 bound to: 32'b10111111111010100011010101101011 
	Parameter VAR_Q1_A2 bound to: 32'b00111111011100010000001101100010 
	Parameter VAR_Q2_B0 bound to: 32'b00111101000111001000011001011111 
	Parameter VAR_Q2_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q2_B2 bound to: 32'b10111101000111001000011001011111 
	Parameter VAR_Q2_A1 bound to: 32'b10111111111011111001011011000111 
	Parameter VAR_Q2_A2 bound to: 32'b00111111011100110101010101000100 
INFO: [Synth 8-3491] module 'banddetect' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:31' bound to instance 'inst3_banddetect' of component 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:411]
INFO: [Synth 8-638] synthesizing module 'banddetect__parameterized1' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 1025279583 - type: integer 
	Parameter VAR_Q1_B1 bound to: 0 - type: integer 
	Parameter VAR_Q1_B2 bound to: -1122204065 - type: integer 
	Parameter VAR_Q1_A1 bound to: -1075169941 - type: integer 
	Parameter VAR_Q1_A2 bound to: 1064371042 - type: integer 
	Parameter VAR_Q2_B0 bound to: 1025279583 - type: integer 
	Parameter VAR_Q2_B1 bound to: 0 - type: integer 
	Parameter VAR_Q2_B2 bound to: -1122204065 - type: integer 
	Parameter VAR_Q2_A1 bound to: -1074817337 - type: integer 
	Parameter VAR_Q2_A2 bound to: 1064523076 - type: integer 
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q1' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:212]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q2' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:227]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q3' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:257]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd:29' bound to instance 'Q4' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:272]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd:33' bound to instance 'LEVEL_DETECT' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'banddetect__parameterized1' (6#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd:56]
INFO: [Synth 8-226] default block is never used [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:523]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'b_filter_S00_AXI' (7#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'b_filter' (8#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd:56]
WARNING: [Synth 8-3331] design FPP_ADD_SUB has unconnected port reset
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8663.887 ; gain = 35.227 ; free physical = 713 ; free virtual = 9614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 8663.887 ; gain = 35.227 ; free physical = 715 ; free virtual = 9617
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 8928.996 ; gain = 300.336 ; free physical = 599 ; free virtual = 9501
39 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 8928.996 ; gain = 300.336 ; free physical = 599 ; free virtual = 9501
set_property buffer_type BUF [ipx::get_ports s00_axi_aclk -of_objects [ipx::current_core]]
set_property buffer_type BUFG [ipx::get_ports s00_axi_aclk -of_objects [ipx::current_core]]
ipx::associate_bus_interfaces -busif S00_AXI -clock s00_axi_aclk [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S00_AXI'.
ipx::associate_bus_interfaces -busif S00_AXI -clock S00_AXI_CLK [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
close_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 8928.996 ; gain = 0.000 ; free physical = 591 ; free virtual = 9495
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:b_filter:14 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_0 from b_filter_v14 12 to b_filter_v14 14
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 8928.996 ; gain = 0.000 ; free physical = 520 ; free virtual = 9457
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d0a97914efa0b288.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
[Mon Nov 13 11:19:40 2017] Launched design_1_b_filter_0_0_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 13 11:56:20 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov 13 12:11:18 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 13 12:37:34 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
ipx::edit_ip_in_project -upgrade true -name b_filter_v14_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 8928.996 ; gain = 0.000 ; free physical = 1505 ; free virtual = 9435
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 8928.996 ; gain = 0.000 ; free physical = 1496 ; free virtual = 9434
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd w ]
add_files -fileset sim_1 /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'b_filter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj b_filter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_filter_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_filter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot b_filter_behav xil_defaultlib.b_filter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-380] binding entity b_filter_s00_axi does not have generic threshold [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd:61]
ERROR: [VRFC 10-380] binding entity b_filter_s00_axi does not have generic waitcycle [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit b_filter in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'b_filter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj b_filter_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_filter_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/b_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_filter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot b_filter_behav xil_defaultlib.b_filter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [\banddetect(var_q1_a1="101111111...]
Compiling architecture arch_imp of entity xil_defaultlib.b_filter_S00_AXI [b_filter_s00_axi_default]
Compiling architecture arch_imp of entity xil_defaultlib.b_filter
Built simulation snapshot b_filter_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/b_filter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/b_filter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 13:16:58 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:16:58 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 8928.996 ; gain = 0.000 ; free physical = 1428 ; free virtual = 9475
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "b_filter_behav -key {Behavioral:sim_1:Functional:b_filter} -tclbatch {b_filter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source b_filter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 8944.727 ; gain = 15.730 ; free physical = 1389 ; free virtual = 9446
INFO: [USF-XSim-96] XSim completed. Design snapshot 'b_filter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 8944.727 ; gain = 15.730 ; free physical = 1388 ; free virtual = 9446
set_property top detect_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:65]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:66]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-1012] mismatch on label ; expected reset_gen [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:110]
ERROR: [VRFC 10-1412] syntax error near 3 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:120]
ERROR: [VRFC 10-1412] syntax error near 45800000 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:121]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:124]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:126]
ERROR: [VRFC 10-1012] mismatch on label ; expected sti_gen [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:118]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
run all
run all
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:65]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:66]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-1012] mismatch on label ; expected reset_gen [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:110]
ERROR: [VRFC 10-1412] syntax error near 3 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:120]
ERROR: [VRFC 10-1412] syntax error near 45800000 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:121]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:124]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:126]
ERROR: [VRFC 10-1012] mismatch on label ; expected sti_gen [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:118]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:65]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:66]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-1412] syntax error near 3 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:120]
ERROR: [VRFC 10-1412] syntax error near 45800000 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:121]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:124]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:126]
ERROR: [VRFC 10-1012] mismatch on label ; expected sti_gen [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:118]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-1412] syntax error near 3 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:120]
ERROR: [VRFC 10-1412] syntax error near 45800000 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:121]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:124]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:126]
ERROR: [VRFC 10-1012] mismatch on label ; expected sti_gen [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:118]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:124]
ERROR: [VRFC 10-91] new_sample is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:126]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 13:23:21 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:23:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 9032.066 ; gain = 32.285 ; free physical = 1342 ; free virtual = 9421
run 1 us
run 20us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 13:27:06 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:27:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 9040.246 ; gain = 0.000 ; free physical = 1345 ; free virtual = 9432
run 20us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 13:39:23 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:39:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 9040.746 ; gain = 0.359 ; free physical = 1339 ; free virtual = 9435
run 20us
run 20us
run 20us
add_wave {{/detect_tb/inst1_banddetect/Q1/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q2/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q3/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q4/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/LEVEL_DETECT/result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200us
run 200us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 13:49:04 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:49:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9068.652 ; gain = 5.254 ; free physical = 1340 ; free virtual = 9436
run 200us
launch_runs synth_1 -jobs 4
[Mon Nov 13 13:50:46 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 13:51:08 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:51:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 9077.484 ; gain = 0.000 ; free physical = 1340 ; free virtual = 9437
run 2000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 13:58:42 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:58:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9108.672 ; gain = 0.238 ; free physical = 1335 ; free virtual = 9434
run 200us
run 2000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [\banddetect(var_q1_b2="101111010...]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 14:01:26 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 14:01:26 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 9124.680 ; gain = 0.250 ; free physical = 1336 ; free virtual = 9435
run 2000us
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Dropbox/doing/dramco/fp_filter/fp_filter.srcs/sources_1/new/banddetect100300.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-91] signed is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-704] formal clk has no actual or default value [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:92]
ERROR: [VRFC 10-1412] syntax error near port [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:96]
ERROR: [VRFC 10-1412] syntax error near ; [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:103]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [filemgmt 56-285] srcscanner execution failed with return code 139.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-91] signed is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-719] formal port/generic <threshold> is not declared in <banddetect100300> [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:101]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [filemgmt 56-285] srcscanner execution failed with return code 139.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-91] signed is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-719] formal port/generic <threshold> is not declared in <banddetect100300> [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:101]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src /home/yanxiang/Dropbox/doing/dramco/fp_filter/fp_filter.srcs/sources_1/new/banddetect100300.vhd
ERROR: [Vivado 12-3630] The destination file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd' already exists, please use -force if you want to overwrite!
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-91] signed is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-719] formal port/generic <threshold> is not declared in <banddetect100300> [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:101]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [filemgmt 56-285] srcscanner execution failed with return code 139.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-91] signed is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-719] formal port/generic <threshold> is not declared in <banddetect100300> [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:94]
ERROR: [VRFC 10-719] formal port/generic <threshold> is not declared in <banddetect100300> [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:101]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [filemgmt 56-285] srcscanner execution failed with return code 139.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-91] signed is not declared [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:67]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
ERROR: [VRFC 10-1466] type signed does not match with the integer literal [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:94]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect100300 [\banddetect100300(treshold="0001...]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [\banddetect(var_q1_b2="101111010...]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 14:23:57 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 14:23:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9233.941 ; gain = 32.281 ; free physical = 1284 ; free virtual = 9389
run 2000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect100300 [\banddetect100300(treshold="0001...]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [\banddetect(var_q1_b2="101111010...]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 14:30:40 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 14:30:40 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9257.488 ; gain = 0.000 ; free physical = 1279 ; free virtual = 9385
run 2000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect100300 [\banddetect100300(treshold="0001...]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [\banddetect(var_q1_b2="101111010...]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 14:32:06 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 14:32:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9257.488 ; gain = 0.000 ; free physical = 1270 ; free virtual = 9376
run 2000us
add_wave {{/detect_tb/inst2_banddetect/Q1/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q1/sample_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400us
add_wave {{/detect_tb/inst2_banddetect/Q4/sample_out}} 
add_wave {{/detect_tb/inst1_banddetect/Q4}} 
add_wave {{/detect_tb/inst1_banddetect/Q4/sample_out}} 
add_wave {{/detect_tb/inst2_banddetect/LEVEL_DETECT/result}} 
add_wave {{/detect_tb/inst1_banddetect/LEVEL_DETECT/result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400us
add_wave {{/detect_tb/inst2_banddetect/LEVEL_DETECT}} 
add_wave {{/detect_tb/inst1_banddetect/LEVEL_DETECT}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect100300 [\banddetect100300(treshold="0000...]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [\banddetect(var_q1_b2="101111010...]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 14:46:07 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 14:46:07 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 9261.852 ; gain = 0.348 ; free physical = 1289 ; free virtual = 9396
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect100300 [\banddetect100300(treshold="0001...]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [\banddetect(var_q1_b2="101111010...]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 14:48:02 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 14:48:02 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9277.859 ; gain = 0.355 ; free physical = 1286 ; free virtual = 9394
run 400us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
xvhdl -m64 --relax -prj detect_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/FPP_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPP_MULT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/banddetect100300.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banddetect100300
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biquad
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_leading_zeros_and_shift
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/right_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right_shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/src/detect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 9f3625b37b21413594998a6ecb232095 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FPP_MULT [fpp_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter [right_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_leading_zeros_and_shift [fp_leading_zeros_and_shift_defau...]
Compiling architecture behavioral of entity xil_defaultlib.FPP_ADD_SUB [fpp_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.biquad [biquad_default]
Compiling architecture behavioral of entity xil_defaultlib.banddetect100300 [\banddetect100300(treshold="0001...]
Compiling architecture behavioral of entity xil_defaultlib.banddetect [banddetect_default]
Compiling architecture behavioral of entity xil_defaultlib.detect_tb
Built simulation snapshot detect_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav/xsim.dir/detect_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 13 14:50:31 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 14:50:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v14_project/b_filter_v14_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9301.871 ; gain = 0.355 ; free physical = 1288 ; free virtual = 9396
run 400us
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [Ipptcl 7-560] Setting top module name 'detect_tb' for file group 'xilinx_testbench'.
set_property version 15 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v15 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12 user.org:user:b_filter:14} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
upgrade_ip -vlnv user.org:user:b_filter:15 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_0 from b_filter_v15 14 to b_filter_v15 15
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 9365.547 ; gain = 0.000 ; free physical = 1162 ; free virtual = 9367
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d0a97914efa0b288.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
[Mon Nov 13 15:05:58 2017] Launched design_1_b_filter_0_0_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 13 15:08:15 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov 13 15:10:14 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name b_filter_v15_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v15_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 9365.547 ; gain = 0.000 ; free physical = 1597 ; free virtual = 9068
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 9365.547 ; gain = 0.000 ; free physical = 1584 ; free virtual = 9065
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 16 [ipx::current_core]
set_property display_name b_filter_v16 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12 user.org:user:b_filter:14 user.org:user:b_filter:15} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
all_clocks
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
clk_fpga_1 clk_fpga_0 clkfbout clkout0
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_0/design_1_b_filter_0_0.dcp' for cell 'design_1_i/b_filter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/design_1_d_axi_i2s_audio_0_0.dcp' for cell 'design_1_i/d_axi_i2s_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.dcp' for cell 'design_1_i/rst_ps7_0_15M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 9365.547 ; gain = 0.000 ; free physical = 1011 ; free virtual = 8701
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_clock_networks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 9365.547 ; gain = 0.000 ; free physical = 942 ; free virtual = 8644
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:16 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_0 from b_filter_v16 15 to b_filter_v16 16
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 9378.199 ; gain = 0.000 ; free physical = 585 ; free virtual = 8389
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d0a97914efa0b288.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
[Tue Nov 14 09:45:07 2017] Launched design_1_b_filter_0_0_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 14 09:47:18 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
report_clock_networks -name {network_2}
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_0/design_1_b_filter_0_0.dcp' for cell 'design_1_i/b_filter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/design_1_d_axi_i2s_audio_0_0.dcp' for cell 'design_1_i/d_axi_i2s_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.dcp' for cell 'design_1_i/rst_ps7_0_15M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'design_1_i/processing_system7_0/FCLK_CLK1'. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports design_1_i/processing_system7_0/FCLK_CLK1]'. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 9430.668 ; gain = 23.008 ; free physical = 931 ; free virtual = 8409
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 9435.613 ; gain = 4.945 ; free physical = 827 ; free virtual = 8312
report_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 9435.613 ; gain = 4.945 ; free physical = 827 ; free virtual = 8312
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (15 MHz)" }  [get_bd_pins util_ds_buf_0/BUFG_I]
disconnect_bd_net /processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK1]
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK1]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (15 MHz)" }  [get_bd_pins util_ds_buf_0/BUFG_I]'
disconnect_bd_net /processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_O] [get_bd_pins b_filter_0/s00_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins util_ds_buf_0/BUFG_I]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
endgroup
save_bd_design
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d0a97914efa0b288.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
[Tue Nov 14 10:12:16 2017] Launched design_1_util_ds_buf_0_0_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_util_ds_buf_0_0_synth_1/runme.log
[Tue Nov 14 10:12:16 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 9497.324 ; gain = 0.000 ; free physical = 624 ; free virtual = 8205
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
report_clock_networks -name {network_2}
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_0/design_1_b_filter_0_0.dcp' for cell 'design_1_i/b_filter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/design_1_d_axi_i2s_audio_0_0.dcp' for cell 'design_1_i/d_axi_i2s_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.dcp' for cell 'design_1_i/rst_ps7_0_15M'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_rst_ps7_0_15M_0/design_1_rst_ps7_0_15M_0.xdc] for cell 'design_1_i/rst_ps7_0_15M/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/constraints/ZYBO_Master.xdc]
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc:53]
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 9580.668 ; gain = 70.246 ; free physical = 787 ; free virtual = 8262
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
current_design impl_1
launch_runs impl_1 -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9580.668 ; gain = 0.000 ; free physical = 742 ; free virtual = 8225
[Tue Nov 14 10:16:15 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9580.668 ; gain = 0.000 ; free physical = 728 ; free virtual = 8207
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name b_filter_v16_project -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.tmp/b_filter_v16_project /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo/b_filter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9580.668 ; gain = 0.000 ; free physical = 1395 ; free virtual = 8233
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9580.668 ; gain = 0.000 ; free physical = 1385 ; free virtual = 8225
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property version 17 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property display_name b_filter_v17 [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:b_filter:1.0 user.org:user:b_filter:3.0 user.org:user:b_filter:4.0 user.org:user:b_filter:5.0 user.org:user:b_filter:6.0 user.org:user:b_filter:7.0 user.org:user:b_filter:8.0 user.org:user:b_filter:8.1 user.org:user:b_filter:8.2 user.org:user:b_filter:8.3 user.org:user:b_filter:8.4 user.org:user:b_filter:8.5 user.org:user:b_filter:9.0 user.org:user:b_filter:10.0 user.org:user:b_filter:10.1 user.org:user:b_filter:11 user.org:user:b_filter:11.1 user.org:user:b_filter:12 user.org:user:b_filter:14 user.org:user:b_filter:15 user.org:user:b_filter:16} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/yanxiang/Develop/vivado/back/Zybo-DMA/repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yanxiang/Develop/vivado/back/Zybo-DMA/repo'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:b_filter:17 [get_ips  design_1_b_filter_0_0] -log ip_upgrade.log
Upgrading '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_b_filter_0_0 from b_filter_v17 16 to b_filter_v17 17
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_b_filter_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
WARNING: [BD 41-1771] Block interface /axi_iic_0/IIC has associated board param 'IIC_BOARD_INTERFACE', which is set to board part interface 'hdmi_in_ddc'. This interface is connected to an external interface /IIC, whose name 'IIC' does not match with the board interface name 'hdmi_in_ddc'.
This is a visual-only issue - this interface /axi_iic_0/IIC will be connected to board interface 'hdmi_in_ddc'. If desired, please change the name of this port /IIC manually.
Wrote  : </home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_15M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 9608.707 ; gain = 0.000 ; free physical = 1339 ; free virtual = 8215
catch { config_ip_cache -export [get_ips -all design_1_b_filter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d0a97914efa0b288.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 0d01a83af7bf1b76.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db332321c2c60f11.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 9dd30a8f205bb0a6.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = af034435674bcf6c.
export_ip_user_files -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_b_filter_0_0_synth_1
[Tue Nov 14 10:22:32 2017] Launched design_1_b_filter_0_0_synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd] -directory /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files -ipstatic_source_dir /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/modelsim} {questa=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/questa} {ies=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/ies} {vcs=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/vcs} {riviera=/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 14 10:26:18 2017] Launched synth_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 14 10:28:57 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 14 10:33:55 2017] Launched impl_1...
Run output will be captured here: /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/runme.log
file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.sysdef /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.sdk/design_1_wrapper.hdf

file copy -force /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/impl_1/design_1_wrapper.bit /home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/temp.bit
open_bd_design {/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 11:56:18 2017...
