Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 17 15:22:34 2020
| Host         : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1069 |
|    Minimum number of control sets                        |  1069 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2789 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1069 |
| >= 0 to < 4        |    80 |
| >= 4 to < 6        |   199 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |   186 |
| >= 10 to < 12      |    54 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |    35 |
| >= 16              |   404 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7476 |         2090 |
| No           | No                    | Yes                    |             291 |           92 |
| No           | Yes                   | No                     |            3461 |         1185 |
| Yes          | No                    | No                     |            3147 |          906 |
| Yes          | No                    | Yes                    |             282 |           65 |
| Yes          | Yes                   | No                     |            9098 |         2415 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                                                          Set/Reset Signal                                                                                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                               |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                               |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                            |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                               |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                              |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Trgger/r_Trggerio_reg_i_2_n_1                                                                                                                                                                                                                                                                 | Trgger/r_Trggerio_i_1_n_0                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                               |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                1 |              1 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/src_arst                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                             |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                         |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                             |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/src_arst                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                        |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                            |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                2 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                2 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                            |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                            |                1 |              3 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                        |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                2 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                2 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                            |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                              |                2 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                        |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                2 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                    |                1 |              3 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                           | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                           |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                              | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/state_delay1[1]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                   |                4 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                              | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                               |                3 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                             | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                         |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                  |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                              |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                2 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                            |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                       |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                  |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                     |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                    |                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                   |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                         |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                  |                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                  |                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                             |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1[0]                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                      |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                     | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                            |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                            |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                           |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                             |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                             |                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                     | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                            |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                     |                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                               |                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                             |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                           | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                         | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                          |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                              |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                   |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                             |                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                   |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                           | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                         |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                     |                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                 |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                       |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                    |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1[0]                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                       |                2 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                             |                3 |              5 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                         | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                              | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                     | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                     |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                         | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                               |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                            |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                           |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                           |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                           | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                     |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                       |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                            |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                     |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                         | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                     |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              6 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                3 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                              |                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                        |                3 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                           |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                              |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                              |                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                           | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                             |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[5]                                                                                                                                                                                                                                                              | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                             | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                             | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                       |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                             | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_bram_addra[7]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_bram_addrb[7]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_bram_addrb[7]_i_1_n_0                                                                                                                                                                                                                                 | isp_model_axis_i/histogram_axis_i/norm_wea3                                                                                                                                                                                                                                                        |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                             |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_gpio_2/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                  |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/err_i_reg[0]                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_SOF_I/SR[0]                                                                                                                                                                                                           |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0                                        | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg_0[0]                                                                                      |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                        |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                   |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready_reg_1[0]                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                 |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                              |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                              |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_SOF_I/SR[0]                                                                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/err_i_reg[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg_0[0]                                                                                       |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                 |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                            |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                  |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                            |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                   |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                  |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                      | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                       |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                    | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                                                   | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                                                                  | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                    |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                        |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           |                                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                     |                                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                              |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                         |                4 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 |                                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                4 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                      |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                     |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                            | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  |                                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                              | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                4 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           |                                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                              |                3 |              9 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]             | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             10 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | isp_model_axis_i/gaus_sharp_axis_i/data_tmp2[19]                                                                                                                                                                                                                                                   |                4 |             10 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | isp_model_axis_i/gaus_sharp_axis_i/data_out_reg                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                             |                4 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                    | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                 |                4 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                 |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                         |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                   |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | data_conv_model_i/data_put_together_i/s_axis_tlast_dly1                                                                                                                                                                                                                                       | data_conv_model_i/data_put_together_i/s_axis_tuser_dly1                                                                                                                                                                                                                                            |                3 |             10 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/dpc_axis_i/rows_count[9]_i_1_n_0                                                                                                                                                                                                                                             | isp_model_axis_i/dpc_axis_i/tuser_delay                                                                                                                                                                                                                                                            |                3 |             10 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/gaus_sharp_axis_i/E[0]                                                                                                                                                                                                                                                       | isp_model_axis_i/gaus_filter_axis_i/tuser_delay3                                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]             | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                4 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                5 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]             | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                             |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                              |                2 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_count[10]_i_1__2_n_0                                                                                                                                                                                                                       | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                4 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_count[10]_i_1_n_0                                                                                                                                                                                                                                       | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                                                 |                3 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_count[10]_i_1__0_n_0                                                                                                                                                                                                                                   | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                                                  |                3 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tlast_dly5                                                                                                                                                                                                                            | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tuser_dly1_reg_n_0                                                                                                                                                                                                                         |                4 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tvalid_dly5                                                                                                                                                                                                                           | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tlast_dly5                                                                                                                                                                                                                                 |                5 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tvalid_dly6                                                                                                                                                                                                                           | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tlast_dly6                                                                                                                                                                                                                                 |                3 |             11 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                        |                3 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/line_count[10]_i_2__1_n_0                                                                                                                                                                                                                                   | isp_model_axis_i/histogram_axis_i/line_count[10]_i_1__1_n_0                                                                                                                                                                                                                                        |                3 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | vcap_i/row_pixels_count[10]_i_1_n_0                                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                              |                2 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tlast_dly6                                                                                                                                                                                                                            | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tuser_dly1                                                                                                                                                                                                                                 |                4 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tlast_dly7                                                                                                                                                                                                                            | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tuser_dly1                                                                                                                                                                                                                                 |                3 |             11 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tvalid_dly7                                                                                                                                                                                                                           | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/s_axis_tlast_dly7                                                                                                                                                                                                                                 |                3 |             11 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x4_reg[18]_i_1_n_2                                                                                                                                                                                                               |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axis_wr_eop                                                                                                                                                                     | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                   |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                4 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x1_reg[18]_i_1_n_2                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                    |                4 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y81_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y1_reg[18]_i_1_n_2                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                      |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/AR[0]                                                                                                                                                                                                       |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                5 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y21_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y41_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                        |                2 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y11_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x81_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/Gx_abs1_carry__0_n_2                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                     |                2 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[18]_i_1_n_2                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                        |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x21_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/axis_rd_eop                                                                                                                                                                                  | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                3 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x11_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/Gy_abs1_carry__0_n_2                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x41_carry__0_n_2                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                             |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                             |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2][0]          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                3 |             13 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | cmos_sampling_i/vsync_out                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                    |                3 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x121_carry__0_n_3                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                2 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                6 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_2[0] | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                3 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                5 |             13 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y61_carry__0_n_3                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                5 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                5 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_2[0] | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                2 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                4 |             13 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_x61_carry__0_n_3                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                2 |             13 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y121_carry__0_n_3                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2][0]         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                3 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                               |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                                                                                    |                3 |             14 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y6_reg[18]_i_1_n_2                                                                                                                                                                                                               |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                5 |             14 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x20_reg[18]_i_1_n_3                                                                                                                                                                                                              |                5 |             14 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x24_reg[18]_i_1_n_2                                                                                                                                                                                                              |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                7 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                            |                6 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                4 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                            |                7 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                      |                6 |             14 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x6_reg[18]_i_1_n_2                                                                                                                                                                                                               |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                5 |             14 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y20_reg[18]_i_1_n_3                                                                                                                                                                                                              |                5 |             14 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y24_reg[18]_i_1_n_2                                                                                                                                                                                                              |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                4 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                        | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                4 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                   | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                6 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d1_reg_0[0]                                                                                                                                                                                          |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                5 |             14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d1_reg_0[0]                                                                                                                                                                                         |                7 |             14 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y5_reg[18]_i_1_n_2                                                                                                                                                                                                               |                6 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                      |                6 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                      |                5 |             15 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x5_reg[18]_i_1_n_2                                                                                                                                                                                                               |                6 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                              |                5 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]                                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                             |                6 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                            |                5 |             15 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                         |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                  |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0[0]        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1[0]                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                5 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                        |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0[0]       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1[0]                                     | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                        |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                 |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_1[0] | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_1[0] | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y100_reg[18]_i_1_n_3                                                                                                                                                                                                             |                6 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                             |                4 |             16 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_x100_reg[8]_0[0]                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                          |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                |                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                             |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                    |               11 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                      |                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                   |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                             | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                4 |             16 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                          |                6 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                5 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                5 |             17 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y60_reg[18]_i_1_n_2                                                                                                                                                                                                              |                5 |             17 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x60_reg[18]_i_1_n_2                                                                                                                                                                                                              |                5 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |                8 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_x80_reg[8]_0[0]                                                                                                                                                                                                                      |                5 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                             |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                5 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                7 |             18 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_gray_num                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                5 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                             |                4 |             18 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[18]_i_1_n_2                                                                                                                                                                                                              |                5 |             18 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y30_reg[18]_i_1_n_2                                                                                                                                                                                                              |                5 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                6 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                3 |             18 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[18]_i_1_n_3                                                                                                                                                                                                              |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                3 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                4 |             18 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                  | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_1[0]                                                                                 |                4 |             19 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg_0                                                                        |                4 |             19 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x15_reg[18]_i_1_n_2                                                                                                                                                                                                              |                6 |             19 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg_0                                                                         |                4 |             19 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y15_reg[18]_i_1_n_2                                                                                                                                                                                                              |                6 |             19 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y75_reg[18]_i_1_n_2                                                                                                                                                                                                              |                6 |             19 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                    |                4 |             19 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                    |                4 |             19 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x75_reg[18]_i_1_n_2                                                                                                                                                                                                              |                6 |             19 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0                                        | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                4 |             21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                4 |             21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                     |                                                                                                                                                                                                                                                                                                    |                8 |             21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                4 |             21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                4 |             21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                5 |             21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                                                                    |               11 |             21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                4 |             21 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                    | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                                                  |                5 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                8 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                6 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                    | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                                                  |                4 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                     | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                                                 |                5 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                |                7 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                6 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                         |                6 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                7 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                               |                6 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                   |                6 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                7 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                    | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                4 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                         |                8 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                    | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                                                  |                4 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                                                 |                5 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                                                 |                4 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                    | isp_model_axis_i/dpc_axis_i/SR[0]                                                                                                                                                                                                                                                                  |                5 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                6 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                     | isp_model_axis_i/s_axis_tuser_dely                                                                                                                                                                                                                                                                 |                5 |             22 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                        | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                5 |             22 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |                9 |             23 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             24 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/s_axis_tuser_dly1                                                                                                                                                                                                                                                      |                8 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                                               | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                   |                6 |             24 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |               12 |             27 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                            |                4 |             28 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/state_delay1[1]_i_1_n_0                                                                                                                                                                                                                                     | isp_model_axis_i/histogram_axis_i/norm_wea3                                                                                                                                                                                                                                                        |                7 |             29 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                              |               11 |             30 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/tdatay_out_reg[0]                                                                                                                                                                                                                                 |               13 |             30 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Trgger/cnt[31]_i_2_n_0                                                                                                                                                                                                                                                                        | Trgger/cnt[31]_i_1_n_0                                                                                                                                                                                                                                                                             |                8 |             31 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                             |                9 |             31 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                            |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              |                                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                          |                                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_1[0]        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               12 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]          | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               10 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0                                  |               10 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2[0]                                      | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               12 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2[0]                                     | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |               13 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_1[0]       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                    |                                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg  |               10 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]         | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0[0] | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                           |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                |                                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                    |                                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                |                                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg  |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                               |               11 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | Trgger/exposure_width_reg0                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | SC30_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                           | SC30_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                         |               15 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[127]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[63]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0[0] | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |                5 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[95]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                      |               10 |             32 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |                8 |             33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |               11 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                       |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                7 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                          |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                    |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                        |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                       |               12 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                7 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                    |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                    |                7 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                |               12 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                      |               15 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                          |               12 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                8 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                      |               15 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |                7 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               11 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |                6 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                        | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |               11 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                             |                                                                                                                                                                                                                                                                                                    |                9 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                |                7 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                 |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                 |                7 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | data_conv_model_i/dconv_i/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                    |                8 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                |               10 |             34 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                          |                6 |             35 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                    |                6 |             35 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                    |                6 |             35 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                              |                6 |             35 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                           |                6 |             35 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                    |                6 |             35 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                               |                8 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                        |                5 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                  |               10 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |               11 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                              |                8 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |               11 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                           |               12 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |               11 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                 |               14 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                        |                6 |             36 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_gpio_2/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                 |               10 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |               11 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |               11 |             38 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                         |                                                                                                                                                                                                                                                                                                    |                5 |             39 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/count_gray_num                                                                                                                                                                                                                                              | isp_model_axis_i/histogram_axis_i/norm_wea3                                                                                                                                                                                                                                                        |               11 |             39 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                      |                                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                               |                                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                          |                9 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                      |                                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                 |               10 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                          |                9 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                |               11 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                    |               10 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                |                                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                              | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             41 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |               13 |             41 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |               13 |             41 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |               14 |             41 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                      | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                              |                9 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                               |                6 |             42 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                     |                6 |             43 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             43 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                     |                7 |             43 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                     | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                               |                6 |             43 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                |                6 |             43 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                          | design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                9 |             43 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                  | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                 |                8 |             43 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                                                                                    |                7 |             47 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                    |                8 |             47 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                    |                                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                            |               44 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |               13 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |               18 |             48 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                            | data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                   |                8 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |               16 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               14 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                   | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |               10 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                                                    |               10 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |               10 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                    |               10 |             48 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |                9 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               10 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                    |               12 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |                8 |             49 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/tdatay_out_reg[0]                                                                                                                                                                                                                                 |               13 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               12 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |                9 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               10 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               11 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               13 |             49 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/halt_i_reg[0]                                                                                                         | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                          |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                          |                9 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                             |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                      |               10 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                       |                8 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                           |                                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                             |               10 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                     |               18 |             52 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                     |               18 |             52 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                           |               15 |             55 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                            |               15 |             55 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |               16 |             56 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |               21 |             59 |
|  CMOS_PIXCLK_IBUF_BUFG                                             | isp_model_axis_i/histogram_axis_i/norm_reg2                                                                                                                                                                                                                                                   | isp_model_axis_i/histogram_axis_i/norm_wea3                                                                                                                                                                                                                                                        |               13 |             59 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               23 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               26 |             63 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                      |                                                                                                                                                                                                                                                                                                    |               19 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                          |                                                                                                                                                                                                                                                                                                    |               11 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                                                                    |               22 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                      |                                                                                                                                                                                                                                                                                                    |               17 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                                                                                    |               26 |             64 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               | opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/tdata_out_reg[23]_i_1_n_0                                                                                                                                                                                                                         |               20 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                                                                                    |               21 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                          |                                                                                                                                                                                                                                                                                                    |               18 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                                                                    |               16 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                                    |               15 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                                    |               22 |             64 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |               10 |             65 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |               23 |             66 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |               19 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               21 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                    |               16 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                    |               18 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               17 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |               19 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |               14 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                        | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               21 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                            | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               15 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |               22 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               20 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                     | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               17 |             67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |               25 |             75 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                    |               32 |             75 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               28 |             75 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                             |               28 |             75 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |               11 |             77 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                    | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                     |               13 |             77 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                             |               15 |             77 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                               |               16 |             77 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                    |               29 |            103 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                   |               58 |            118 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                           | design_1_wrapper_i/design_1_i/axi_vdma_imgCapture/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |               34 |            141 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                           |               29 |            141 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                 |              102 |            327 |
|  CMOS_PIXCLK_IBUF_BUFG                                             |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |              604 |           2345 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                    |             1468 |           5522 |
+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


