0.7
2020.2
May  7 2023
15:24:31
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1764470696,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/EXT.v,,dist_mem_gen_0,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sim_1/new/SCPU_TOP.tb,1764503021,verilog,,,,tb_SCPU_TOP,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/EXT.v,1764475346,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/RF.v,,EXT,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/RF.v,1764514503,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/SCPU_TOP.v,,RF,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/SCPU_TOP.v,1764514913,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/alu.v,,SCPU_TOP,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/alu.v,1764511965,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/ctrl.v,,alu,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/ctrl.v,1764497779,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/dm.v,,ctrl,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/dm.v,1764499865,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/seg7x16.v,,dm,,,,,,,,
C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/seg7x16.v,1764494937,verilog,,C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sim_1/new/SCPU_TOP.tb,,seg7x16,,,,,,,,
