# â±ï¸ Basys 3 Stopwatch using Verilog

This project is a **digital stopwatch implemented in Verilog HDL** on the **Basys 3 FPGA development board**. It supports start, stop, and reset functionality, and includes a blinking LED indicator. The stopwatch is part of a larger **digital clock system** and is fully modular, with each function handled by a separate Verilog module.

---

## ğŸ”§ Features
- Real-time stopwatch with 1-second resolution
- Start, stop, and reset input control
- LED blink during active count
- Output shown on 4-digit 7-segment display
- Modular and testbench-friendly Verilog code

---

## ğŸ§© Project Structure


---

## ğŸ“œ Module Descriptions

### ğŸ”¹ `clk_divider.v`
Generates a 1 Hz clock signal from the 100 MHz onboard Basys 3 system clock. This slower clock drives the stopwatch to count seconds in real time. It works using a simple counter-based frequency divider.

### ğŸ”¹ `time_counter.v`
Responsible for counting seconds and minutes. When seconds reach 59, it resets to 0 and increments the minute count. Also supports reset input to clear time to 00:00.

### ğŸ”¹ `control_unit.v`
Handles user inputs: start, stop, and reset. Based on these inputs, it generates enable/reset signals for the time counter and LED logic.

### ğŸ”¹ `bcd_segment.v`
Converts 4-bit BCD input values (0â€“9) into appropriate 7-segment display codes. Each bit (aâ€“g) maps to a segment to form the correct number shape.

### ğŸ”¹ `top_module.v`
The main integration module that connects and manages all submodules. It ensures synchronization between input controls, clocking, time counting, and display output.

---

## ğŸ“Ÿ Basys 3 Display Usage

The stopwatch output is displayed using a **4-digit common-anode 7-segment display** on the Basys 3. Only one digit is activated at a time using anode control lines, and **multiplexing** is used to display all digits in rapid succession, making them appear continuously lit.

---

## ğŸ¥ Demo Video

> ğŸ‘‰ [Watch the working demo here](https://your-video-link.com)  
*(Replace this link with your YouTube or Google Drive video)*

---

## ğŸ§ª Testbench

A Verilog testbench (`stopwatch_tb.v`) is included to simulate and verify the core stopwatch functionality such as timing, resets, and LED behavior.

---

## ğŸ“Œ Requirements
- Basys 3 FPGA board (Artix-7)
- Vivado Design Suite
- 100 MHz system clock
- 7-segment display and LED outputs

---

## ğŸ§‘â€ğŸ’» Author

**Tanish Parashar**  
3rd-year Electronics & Instrumentation Engineering  
Passionate about digital design, FPGA development, and embedded systems.

---

## ğŸ—‚ï¸ License

This project is open-source and free to use under the [MIT License](LICENSE).

