desc equal delay slot modify reg in equal->not sure if this is allowed (MAYBE REMOVE)
addiu $2, $2, 3
addiu $17, $17, 3
beq $2, $17, -3
addiu $2, $2, 71
addiu $2, $2, 11
jr $0
sll $0, $0, 0
addiu $2, $2, 10
#159