<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › i740_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>i740_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**************************************************************************</span>

<span class="cm">Copyright 1998-1999 Precision Insight, Inc., Cedar Park, Texas.</span>
<span class="cm">All Rights Reserved.</span>

<span class="cm">Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm">copy of this software and associated documentation files (the</span>
<span class="cm">&quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm">without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm">distribute, sub license, and/or sell copies of the Software, and to</span>
<span class="cm">permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm">the following conditions:</span>

<span class="cm">The above copyright notice and this permission notice (including the</span>
<span class="cm">next paragraph) shall be included in all copies or substantial portions</span>
<span class="cm">of the Software.</span>

<span class="cm">THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span>
<span class="cm">OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm">MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.</span>
<span class="cm">IN NO EVENT SHALL PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR</span>
<span class="cm">ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</span>
<span class="cm">TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</span>
<span class="cm">SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>

<span class="cm">**************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *   Kevin E. Martin &lt;kevin@precisioninsight.com&gt;</span>
<span class="cm"> */</span>

<span class="cm">/* I/O register offsets */</span>
<span class="cp">#define SRX VGA_SEQ_I</span>
<span class="cp">#define GRX VGA_GFX_I</span>
<span class="cp">#define ARX VGA_ATT_IW</span>
<span class="cp">#define XRX 0x3D6</span>
<span class="cp">#define MRX 0x3D2</span>

<span class="cm">/* VGA Color Palette Registers */</span>
<span class="cp">#define DACMASK		0x3C6</span>
<span class="cp">#define DACSTATE	0x3C7</span>
<span class="cp">#define DACRX		0x3C7</span>
<span class="cp">#define DACWX		0x3C8</span>
<span class="cp">#define DACDATA		0x3C9</span>

<span class="cm">/* CRT Controller Registers (CRX) */</span>
<span class="cp">#define START_ADDR_HI		0x0C</span>
<span class="cp">#define START_ADDR_LO		0x0D</span>
<span class="cp">#define VERT_SYNC_END		0x11</span>
<span class="cp">#define EXT_VERT_TOTAL		0x30</span>
<span class="cp">#define EXT_VERT_DISPLAY	0x31</span>
<span class="cp">#define EXT_VERT_SYNC_START	0x32</span>
<span class="cp">#define EXT_VERT_BLANK_START	0x33</span>
<span class="cp">#define EXT_HORIZ_TOTAL		0x35</span>
<span class="cp">#define EXT_HORIZ_BLANK		0x39</span>
<span class="cp">#define EXT_START_ADDR		0x40</span>
<span class="cp">#define EXT_START_ADDR_ENABLE	0x80</span>
<span class="cp">#define EXT_OFFSET		0x41</span>
<span class="cp">#define EXT_START_ADDR_HI	0x42</span>
<span class="cp">#define INTERLACE_CNTL		0x70</span>
<span class="cp">#define INTERLACE_ENABLE	0x80</span>
<span class="cp">#define INTERLACE_DISABLE	0x00</span>

<span class="cm">/* Miscellaneous Output Register */</span>
<span class="cp">#define MSR_R		0x3CC</span>
<span class="cp">#define MSR_W		0x3C2</span>
<span class="cp">#define IO_ADDR_SELECT	0x01</span>

<span class="cp">#define MDA_BASE	0x3B0</span>
<span class="cp">#define CGA_BASE	0x3D0</span>

<span class="cm">/* System Configuration Extension Registers (XRX) */</span>
<span class="cp">#define IO_CTNL		0x09</span>
<span class="cp">#define EXTENDED_ATTR_CNTL	0x02</span>
<span class="cp">#define EXTENDED_CRTC_CNTL	0x01</span>

<span class="cp">#define ADDRESS_MAPPING	0x0A</span>
<span class="cp">#define PACKED_MODE_ENABLE	0x04</span>
<span class="cp">#define LINEAR_MODE_ENABLE	0x02</span>
<span class="cp">#define PAGE_MAPPING_ENABLE	0x01</span>

<span class="cp">#define BITBLT_CNTL	0x20</span>
<span class="cp">#define COLEXP_MODE		0x30</span>
<span class="cp">#define COLEXP_8BPP		0x00</span>
<span class="cp">#define COLEXP_16BPP		0x10</span>
<span class="cp">#define COLEXP_24BPP		0x20</span>
<span class="cp">#define COLEXP_RESERVED		0x30</span>
<span class="cp">#define CHIP_RESET		0x02</span>
<span class="cp">#define BITBLT_STATUS		0x01</span>

<span class="cp">#define DISPLAY_CNTL	0x40</span>
<span class="cp">#define VGA_WRAP_MODE		0x02</span>
<span class="cp">#define VGA_WRAP_AT_256KB	0x00</span>
<span class="cp">#define VGA_NO_WRAP		0x02</span>
<span class="cp">#define GUI_MODE		0x01</span>
<span class="cp">#define STANDARD_VGA_MODE	0x00</span>
<span class="cp">#define HIRES_MODE		0x01</span>

<span class="cp">#define DRAM_ROW_TYPE	0x50</span>
<span class="cp">#define DRAM_ROW_0		0x07</span>
<span class="cp">#define DRAM_ROW_0_SDRAM	0x00</span>
<span class="cp">#define DRAM_ROW_0_EMPTY	0x07</span>
<span class="cp">#define DRAM_ROW_1		0x38</span>
<span class="cp">#define DRAM_ROW_1_SDRAM	0x00</span>
<span class="cp">#define DRAM_ROW_1_EMPTY	0x38</span>
<span class="cp">#define DRAM_ROW_CNTL_LO 0x51</span>
<span class="cp">#define DRAM_CAS_LATENCY	0x10</span>
<span class="cp">#define DRAM_RAS_TIMING		0x08</span>
<span class="cp">#define DRAM_RAS_PRECHARGE	0x04</span>
<span class="cp">#define DRAM_ROW_CNTL_HI 0x52</span>
<span class="cp">#define DRAM_EXT_CNTL	0x53</span>
<span class="cp">#define DRAM_REFRESH_RATE	0x03</span>
<span class="cp">#define DRAM_REFRESH_DISABLE	0x00</span>
<span class="cp">#define DRAM_REFRESH_60HZ	0x01</span>
<span class="cp">#define DRAM_REFRESH_FAST_TEST	0x02</span>
<span class="cp">#define DRAM_REFRESH_RESERVED	0x03</span>
<span class="cp">#define DRAM_TIMING	0x54</span>
<span class="cp">#define DRAM_ROW_BNDRY_0 0x55</span>
<span class="cp">#define DRAM_ROW_BNDRY_1 0x56</span>

<span class="cp">#define DPMS_SYNC_SELECT 0x61</span>
<span class="cp">#define VSYNC_CNTL		0x08</span>
<span class="cp">#define VSYNC_ON		0x00</span>
<span class="cp">#define VSYNC_OFF		0x08</span>
<span class="cp">#define HSYNC_CNTL		0x02</span>
<span class="cp">#define HSYNC_ON		0x00</span>
<span class="cp">#define HSYNC_OFF		0x02</span>

<span class="cp">#define PIXPIPE_CONFIG_0 0x80</span>
<span class="cp">#define DAC_8_BIT		0x80</span>
<span class="cp">#define DAC_6_BIT		0x00</span>
<span class="cp">#define HW_CURSOR_ENABLE	0x10</span>
<span class="cp">#define EXTENDED_PALETTE	0x01</span>

<span class="cp">#define PIXPIPE_CONFIG_1 0x81</span>
<span class="cp">#define DISPLAY_COLOR_MODE	0x0F</span>
<span class="cp">#define DISPLAY_VGA_MODE	0x00</span>
<span class="cp">#define DISPLAY_8BPP_MODE	0x02</span>
<span class="cp">#define DISPLAY_15BPP_MODE	0x04</span>
<span class="cp">#define DISPLAY_16BPP_MODE	0x05</span>
<span class="cp">#define DISPLAY_24BPP_MODE	0x06</span>
<span class="cp">#define DISPLAY_32BPP_MODE	0x07</span>

<span class="cp">#define PIXPIPE_CONFIG_2 0x82</span>
<span class="cp">#define DISPLAY_GAMMA_ENABLE	0x08</span>
<span class="cp">#define DISPLAY_GAMMA_DISABLE	0x00</span>
<span class="cp">#define OVERLAY_GAMMA_ENABLE	0x04</span>
<span class="cp">#define OVERLAY_GAMMA_DISABLE	0x00</span>

<span class="cp">#define CURSOR_CONTROL	0xA0</span>
<span class="cp">#define CURSOR_ORIGIN_SCREEN	0x00</span>
<span class="cp">#define CURSOR_ORIGIN_DISPLAY	0x10</span>
<span class="cp">#define CURSOR_MODE		0x07</span>
<span class="cp">#define CURSOR_MODE_DISABLE	0x00</span>
<span class="cp">#define CURSOR_MODE_32_4C_AX	0x01</span>
<span class="cp">#define CURSOR_MODE_128_2C	0x02</span>
<span class="cp">#define CURSOR_MODE_128_1C	0x03</span>
<span class="cp">#define CURSOR_MODE_64_3C	0x04</span>
<span class="cp">#define CURSOR_MODE_64_4C_AX	0x05</span>
<span class="cp">#define CURSOR_MODE_64_4C	0x06</span>
<span class="cp">#define CURSOR_MODE_RESERVED	0x07</span>
<span class="cp">#define CURSOR_BASEADDR_LO 0xA2</span>
<span class="cp">#define CURSOR_BASEADDR_HI 0xA3</span>
<span class="cp">#define CURSOR_X_LO	0xA4</span>
<span class="cp">#define CURSOR_X_HI	0xA5</span>
<span class="cp">#define CURSOR_X_POS		0x00</span>
<span class="cp">#define CURSOR_X_NEG		0x80</span>
<span class="cp">#define CURSOR_Y_LO	0xA6</span>
<span class="cp">#define CURSOR_Y_HI	0xA7</span>
<span class="cp">#define CURSOR_Y_POS		0x00</span>
<span class="cp">#define CURSOR_Y_NEG		0x80</span>

<span class="cp">#define VCLK2_VCO_M	0xC8</span>
<span class="cp">#define VCLK2_VCO_N	0xC9</span>
<span class="cp">#define VCLK2_VCO_MN_MSBS 0xCA</span>
<span class="cp">#define VCO_N_MSBS		0x30</span>
<span class="cp">#define VCO_M_MSBS		0x03</span>
<span class="cp">#define VCLK2_VCO_DIV_SEL 0xCB</span>
<span class="cp">#define POST_DIV_SELECT		0x70</span>
<span class="cp">#define POST_DIV_1		0x00</span>
<span class="cp">#define POST_DIV_2		0x10</span>
<span class="cp">#define POST_DIV_4		0x20</span>
<span class="cp">#define POST_DIV_8		0x30</span>
<span class="cp">#define POST_DIV_16		0x40</span>
<span class="cp">#define POST_DIV_32		0x50</span>
<span class="cp">#define VCO_LOOP_DIV_BY_4M	0x00</span>
<span class="cp">#define VCO_LOOP_DIV_BY_16M	0x04</span>
<span class="cp">#define REF_CLK_DIV_BY_5	0x02</span>
<span class="cp">#define REF_DIV_4		0x00</span>
<span class="cp">#define REF_DIV_1		0x01</span>

<span class="cp">#define PLL_CNTL	0xCE</span>
<span class="cp">#define PLL_MEMCLK_SEL		0x03</span>
<span class="cp">#define PLL_MEMCLK__66667KHZ	0x00</span>
<span class="cp">#define PLL_MEMCLK__75000KHZ	0x01</span>
<span class="cp">#define PLL_MEMCLK__88889KHZ	0x02</span>
<span class="cp">#define PLL_MEMCLK_100000KHZ	0x03</span>

<span class="cm">/* Multimedia Extension Registers (MRX) */</span>
<span class="cp">#define ACQ_CNTL_1	0x02</span>
<span class="cp">#define ACQ_CNTL_2	0x03</span>
<span class="cp">#define FRAME_CAP_MODE		0x01</span>
<span class="cp">#define CONT_CAP_MODE		0x00</span>
<span class="cp">#define SINGLE_CAP_MODE		0x01</span>
<span class="cp">#define ACQ_CNTL_3	0x04</span>
<span class="cp">#define COL_KEY_CNTL_1		0x3C</span>
<span class="cp">#define BLANK_DISP_OVERLAY	0x20</span>

<span class="cm">/* FIFOs */</span>
<span class="cp">#define LP_FIFO		0x1000</span>
<span class="cp">#define HP_FIFO		0x2000</span>
<span class="cp">#define INSTPNT		0x3040</span>
<span class="cp">#define LP_FIFO_COUNT	0x3040</span>
<span class="cp">#define HP_FIFO_COUNT	0x3041</span>

<span class="cm">/* FIFO Commands */</span>
<span class="cp">#define CLIENT		0xE0000000</span>
<span class="cp">#define CLIENT_2D	0x60000000</span>

<span class="cm">/* Command Parser Mode Register */</span>
<span class="cp">#define COMPARS		0x3038</span>
<span class="cp">#define TWO_D_INST_DISABLE		0x08</span>
<span class="cp">#define THREE_D_INST_DISABLE		0x04</span>
<span class="cp">#define STATE_VAR_UPDATE_DISABLE	0x02</span>
<span class="cp">#define PAL_STIP_DISABLE		0x01</span>

<span class="cm">/* Interrupt Control Registers */</span>
<span class="cp">#define IER		0x3030</span>
<span class="cp">#define IIR		0x3032</span>
<span class="cp">#define IMR		0x3034</span>
<span class="cp">#define ISR		0x3036</span>
<span class="cp">#define VMIINTB_EVENT		0x2000</span>
<span class="cp">#define GPIO4_INT		0x1000</span>
<span class="cp">#define DISP_FLIP_EVENT		0x0800</span>
<span class="cp">#define DVD_PORT_DMA		0x0400</span>
<span class="cp">#define DISP_VBLANK		0x0200</span>
<span class="cp">#define FIFO_EMPTY_DMA_DONE	0x0100</span>
<span class="cp">#define INST_PARSER_ERROR	0x0080</span>
<span class="cp">#define USER_DEFINED		0x0040</span>
<span class="cp">#define BREAKPOINT		0x0020</span>
<span class="cp">#define DISP_HORIZ_COUNT	0x0010</span>
<span class="cp">#define DISP_VSYNC		0x0008</span>
<span class="cp">#define CAPTURE_HORIZ_COUNT	0x0004</span>
<span class="cp">#define CAPTURE_VSYNC		0x0002</span>
<span class="cp">#define THREE_D_PIPE_FLUSHED	0x0001</span>

<span class="cm">/* FIFO Watermark and Burst Length Control Register */</span>
<span class="cp">#define FWATER_BLC	0x00006000</span>
<span class="cp">#define LMI_BURST_LENGTH	0x7F000000</span>
<span class="cp">#define LMI_FIFO_WATERMARK	0x003F0000</span>
<span class="cp">#define AGP_BURST_LENGTH	0x00007F00</span>
<span class="cp">#define AGP_FIFO_WATERMARK	0x0000003F</span>

<span class="cm">/* BitBLT Registers */</span>
<span class="cp">#define SRC_DST_PITCH	0x00040000</span>
<span class="cp">#define DST_PITCH		0x1FFF0000</span>
<span class="cp">#define SRC_PITCH		0x00001FFF</span>
<span class="cp">#define COLEXP_BG_COLOR	0x00040004</span>
<span class="cp">#define COLEXP_FG_COLOR	0x00040008</span>
<span class="cp">#define MONO_SRC_CNTL	0x0004000C</span>
<span class="cp">#define MONO_USE_COLEXP		0x00000000</span>
<span class="cp">#define MONO_USE_SRCEXP		0x08000000</span>
<span class="cp">#define MONO_DATA_ALIGN		0x07000000</span>
<span class="cp">#define MONO_BIT_ALIGN		0x01000000</span>
<span class="cp">#define MONO_BYTE_ALIGN		0x02000000</span>
<span class="cp">#define MONO_WORD_ALIGN		0x03000000</span>
<span class="cp">#define MONO_DWORD_ALIGN	0x04000000</span>
<span class="cp">#define MONO_QWORD_ALIGN	0x05000000</span>
<span class="cp">#define MONO_SRC_INIT_DSCRD	0x003F0000</span>
<span class="cp">#define MONO_SRC_RIGHT_CLIP	0x00003F00</span>
<span class="cp">#define MONO_SRC_LEFT_CLIP	0x0000003F</span>
<span class="cp">#define BITBLT_CONTROL	0x00040010</span>
<span class="cp">#define BLTR_STATUS		0x80000000</span>
<span class="cp">#define DYN_DEPTH		0x03000000</span>
<span class="cp">#define DYN_DEPTH_8BPP		0x00000000</span>
<span class="cp">#define DYN_DEPTH_16BPP		0x01000000</span>
<span class="cp">#define DYN_DEPTH_24BPP		0x02000000</span>
<span class="cp">#define DYN_DEPTH_32BPP		0x03000000	</span><span class="cm">/* Unimplemented on the i740 */</span><span class="cp"></span>
<span class="cp">#define DYN_DEPTH_ENABLE	0x00800000</span>
<span class="cp">#define PAT_VERT_ALIGN		0x00700000</span>
<span class="cp">#define SOLID_PAT_SELECT	0x00080000</span>
<span class="cp">#define PAT_IS_IN_COLOR		0x00000000</span>
<span class="cp">#define PAT_IS_MONO		0x00040000</span>
<span class="cp">#define MONO_PAT_TRANSP		0x00020000</span>
<span class="cp">#define COLOR_TRANSP_ROP	0x00000000</span>
<span class="cp">#define COLOR_TRANSP_DST	0x00008000</span>
<span class="cp">#define COLOR_TRANSP_EQ		0x00000000</span>
<span class="cp">#define COLOR_TRANSP_NOT_EQ	0x00010000</span>
<span class="cp">#define COLOR_TRANSP_ENABLE	0x00004000</span>
<span class="cp">#define MONO_SRC_TRANSP		0x00002000</span>
<span class="cp">#define SRC_IS_IN_COLOR		0x00000000</span>
<span class="cp">#define SRC_IS_MONO		0x00001000</span>
<span class="cp">#define SRC_USE_SRC_ADDR	0x00000000</span>
<span class="cp">#define SRC_USE_BLTDATA		0x00000400</span>
<span class="cp">#define BLT_TOP_TO_BOT		0x00000000</span>
<span class="cp">#define BLT_BOT_TO_TOP		0x00000200</span>
<span class="cp">#define BLT_LEFT_TO_RIGHT	0x00000000</span>
<span class="cp">#define BLT_RIGHT_TO_LEFT	0x00000100</span>
<span class="cp">#define BLT_ROP			0x000000FF</span>
<span class="cp">#define BLT_PAT_ADDR	0x00040014</span>
<span class="cp">#define BLT_SRC_ADDR	0x00040018</span>
<span class="cp">#define BLT_DST_ADDR	0x0004001C</span>
<span class="cp">#define BLT_DST_H_W	0x00040020</span>
<span class="cp">#define BLT_DST_HEIGHT		0x1FFF0000</span>
<span class="cp">#define BLT_DST_WIDTH		0x00001FFF</span>
<span class="cp">#define SRCEXP_BG_COLOR	0x00040024</span>
<span class="cp">#define SRCEXP_FG_COLOR	0x00040028</span>
<span class="cp">#define BLTDATA		0x00050000</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
