INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/mul/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/mul/project_1.srcs/sim_1/new/mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/mul/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
