// Seed: 2913321544
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_1 = 1'h0 - id_4;
  assign id_1 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wire id_8,
    input wire id_9,
    output wire id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri id_14
    , id_16, id_17
);
  always @(posedge 1 or 1'd0) begin : LABEL_0
    id_16 <= 1'h0;
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_1,
      id_4
  );
  assign modCall_1.type_1 = 0;
endmodule
