$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#3450
b00000000 "
#3462
b00000000 "
#3463
b00000000 "
#5275
b01000000 "
#6075
b00000000 "
#6875
b01000000 "
#7375
1!
#7700
b00000000 "
#8475
b01000000 "
#9262
b00000000 "
#10075
b01000000 "
#10675
0!
#10862
b00000000 "
#11662
b01000000 "
#12462
b00000000 "
#13262
b01000000 "
#14062
b00000000 "
#14862
b01000000 "
#15662
b00000000 "
#16462
b01000000 "
#17275
b00000000 "
#18062
b01000000 "
#18862
b00000000 "
#19662
b01000000 "
#20462
b00000000 "
#21262
b01000000 "
#22100
b00000000 "
#174075
b01000000 "
