# SV_verification
This repo hosts the system verilog verification of a simple adder.

## Testbench Architecture
![alt text](/docs/images/SV_Testbench.jpg)

The Testbench Architecture consists of the Device Under Test (DUT) in this case the adder, the Generator, Driver,Scoreboard, Monitor, Transactions and Interface.
