*design* DebussyLib (btIdent Verdi3_L-2016.06-1)
Command arguments:
    +define+verilog
    -sv
    -f core.lst
        +incdir+/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/if_stage.sv
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/sync_fifo.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/id_stage.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/ex_stage.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/mem_stage.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/wb_stage.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/data_bypass.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/register_file.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/controller.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/riscv_core.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb_memory.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/arbiter.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/tb.v

Highest level modules:
wb_stage
tb

Total	0 error(s),   0 warning(s)
