# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/12.0/Lab-2 {C:/altera/12.0/Lab-2/Lab2.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Lab2
# -- Compiling module LED
# -- Compiling module Controller
# -- Compiling module FreqDivider
# 
# Top level modules:
# 	Lab2
# 
vsim work.Lab2
# vsim work.Lab2 
# Loading work.Lab2
# Loading work.FreqDivider
# Loading work.Controller
# Loading work.LED
add wave -position insertpoint  \
sim:/Lab2/clk \
sim:/Lab2/sw1 \
sim:/Lab2/sw0 \
sim:/Lab2/onesPlace \
sim:/Lab2/tensPlace \
sim:/Lab2/Number0 \
sim:/Lab2/Number1
force -freeze sim:/Lab2/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/Lab2/sw1 0 0
force -freeze sim:/Lab2/sw0 1 0
run 1ns
restart
force -freeze sim:/Lab2/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/Lab2/sw1 1 0
force -freeze sim:/Lab2/sw0 0 0
run 1ns
force -freeze sim:/Lab2/sw1 0 0
force -freeze sim:/Lab2/sw0 1 0
run 1ns
rtart
# invalid command name "rtart"
restart
add wave -position insertpoint  \
sim:/Lab2/clk \
sim:/Lab2/sw1 \
sim:/Lab2/sw0 \
sim:/Lab2/onesPlace \
sim:/Lab2/tensPlace
force -freeze sim:/Lab2/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/Lab2/sw1 0 0
force -freeze sim:/Lab2/sw0 1 0
run 100us
restart
force -freeze sim:/Lab2/sw1 1 0
force -freeze sim:/Lab2/sw0 0 0
force -freeze sim:/Lab2/clk 1 0, 0 {50 ps} -r 100
run 100ps
run 100ps
run 400ps
run 500ps
run 1ns
