[
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.1190972",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190972",
        "articleTitle": "Special Issue on the International Symposium on Physical Design 2002",
        "volume": "22",
        "issue": "4",
        "startPage": "0_1",
        "endPage": "0_1",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Special Issue on the International Symposium on Physical Design 2002",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806602",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174090",
        "articleTitle": "A state-space behavioral model for CMOS class E power amplifiers",
        "volume": "22",
        "issue": "2",
        "startPage": "132",
        "endPage": "138",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A state-space behavioral model for CMOS class E power amplifiers",
        "authors": [
            {
                "id": 37427206700,
                "preferredName": "P. Reynaert",
                "firstName": "P.",
                "lastName": "Reynaert"
            },
            {
                "id": 37412429200,
                "preferredName": "K.L.R. Mertens",
                "firstName": "K.L.R.",
                "lastName": "Mertens"
            },
            {
                "id": 37274261800,
                "preferredName": "M.S.J. Steyaert",
                "firstName": "M.S.J.",
                "lastName": "Steyaert"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818136",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233821",
        "articleTitle": "Bounds on the number of slicing, mosaic, and general floorplans",
        "volume": "22",
        "issue": "10",
        "startPage": "1354",
        "endPage": "1361",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bounds on the number of slicing, mosaic, and general floorplans",
        "authors": [
            {
                "id": 37087565157,
                "preferredName": "Zion Cien Shen",
                "firstName": null,
                "lastName": "Zion Cien Shen"
            },
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807896",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182082",
        "articleTitle": "Power supply transient signal analysis for defect-oriented test",
        "volume": "22",
        "issue": "3",
        "startPage": "370",
        "endPage": "374",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Power supply transient signal analysis for defect-oriented test",
        "authors": [
            {
                "id": 37330239000,
                "preferredName": "J. Plusquellic",
                "firstName": "J.",
                "lastName": "Plusquellic"
            },
            {
                "id": 37334209400,
                "preferredName": "A. Singh",
                "firstName": "A.",
                "lastName": "Singh"
            },
            {
                "id": 37279652100,
                "preferredName": "C. Patel",
                "firstName": "C.",
                "lastName": "Patel"
            },
            {
                "id": 37331469300,
                "preferredName": "A. Gattiker",
                "firstName": "A.",
                "lastName": "Gattiker"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809645",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190988",
        "articleTitle": "Timing-driven routing for FPGAs based on Lagrangian relaxation",
        "volume": "22",
        "issue": "4",
        "startPage": "506",
        "endPage": "510",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing-driven routing for FPGAs based on Lagrangian relaxation",
        "authors": [
            {
                "id": 37087476771,
                "preferredName": "Seokjin Lee",
                "firstName": null,
                "lastName": "Seokjin Lee"
            },
            {
                "id": 37274545500,
                "preferredName": "M.D.F. Wong",
                "firstName": "M.D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814956",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214868",
        "articleTitle": "A transient noise model for frequency-dependent noise sources",
        "volume": "22",
        "issue": "8",
        "startPage": "1097",
        "endPage": "1104",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A transient noise model for frequency-dependent noise sources",
        "authors": [
            {
                "id": 37087925352,
                "preferredName": "Joon-Jea Sung",
                "firstName": null,
                "lastName": "Joon-Jea Sung"
            },
            {
                "id": 37087927342,
                "preferredName": "Guen-Soon Kang",
                "firstName": null,
                "lastName": "Guen-Soon Kang"
            },
            {
                "id": 37087171182,
                "preferredName": "Suki Kim",
                "firstName": null,
                "lastName": "Suki Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811453",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201586",
        "articleTitle": "Mixed-mode simulation approach to characterize the circuit delay sensitivity to implant dose variations",
        "volume": "22",
        "issue": "6",
        "startPage": "742",
        "endPage": "747",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Mixed-mode simulation approach to characterize the circuit delay sensitivity to implant dose variations",
        "authors": [
            {
                "id": 37992118100,
                "preferredName": "H.C. Srinivasaiah",
                "firstName": "H.C.",
                "lastName": "Srinivasaiah"
            },
            {
                "id": 37269259000,
                "preferredName": "N. Bhat",
                "firstName": "N.",
                "lastName": "Bhat"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818373",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240092",
        "articleTitle": "The power grid transient simulation in linear time based on 3-D alternating-direction-implicit method",
        "volume": "22",
        "issue": "11",
        "startPage": "1545",
        "endPage": "1550",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The power grid transient simulation in linear time based on 3-D alternating-direction-implicit method",
        "authors": [
            {
                "id": 37087168960,
                "preferredName": "Yu-Min Lee",
                "firstName": null,
                "lastName": "Yu-Min Lee"
            },
            {
                "id": 37280747200,
                "preferredName": "C.C.-P. Chen",
                "firstName": "C.C.-P.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819425",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253543",
        "articleTitle": "A fast technique based on perfectly matched layers for the full-wave solution of 2-D dispersive microstrip lines",
        "volume": "22",
        "issue": "12",
        "startPage": "1650",
        "endPage": "1656",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A fast technique based on perfectly matched layers for the full-wave solution of 2-D dispersive microstrip lines",
        "authors": [
            {
                "id": 37279401300,
                "preferredName": "H. Rogier",
                "firstName": "H.",
                "lastName": "Rogier"
            },
            {
                "id": 37276101600,
                "preferredName": "D. De Zutter",
                "firstName": "D.",
                "lastName": "De Zutter"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810738",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196209",
        "articleTitle": "Slicing floorplan with clustering constraint",
        "volume": "22",
        "issue": "5",
        "startPage": "652",
        "endPage": "658",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Slicing floorplan with clustering constraint",
        "authors": [
            {
                "id": 37727581400,
                "preferredName": "W.S. Yuen",
                "firstName": "W.S.",
                "lastName": "Yuen"
            },
            {
                "id": 37273912900,
                "preferredName": "E.F.Y. Young",
                "firstName": "E.F.Y.",
                "lastName": "Young"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814259",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208447",
        "articleTitle": "On smoothing three-dimensional Monte Carlo ion implantation simulation results",
        "volume": "22",
        "issue": "7",
        "startPage": "879",
        "endPage": "883",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On smoothing three-dimensional Monte Carlo ion implantation simulation results",
        "authors": [
            {
                "id": 37274729400,
                "preferredName": "C. Heitzinger",
                "firstName": "C.",
                "lastName": "Heitzinger"
            },
            {
                "id": 37330160800,
                "preferredName": "A. Hossinger",
                "firstName": "A.",
                "lastName": "Hossinger"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810740",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196207",
        "articleTitle": "Some conditions under which hierarchical verification is O(N)",
        "volume": "22",
        "issue": "5",
        "startPage": "643",
        "endPage": "646",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Some conditions under which hierarchical verification is O(N)",
        "authors": [
            {
                "id": 37266999100,
                "preferredName": "L.K. Scheffer",
                "firstName": "L.K.",
                "lastName": "Scheffer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807893",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182083",
        "articleTitle": "Partial BIST insertion to eliminate data correlation",
        "volume": "22",
        "issue": "3",
        "startPage": "374",
        "endPage": "379",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Partial BIST insertion to eliminate data correlation",
        "authors": [
            {
                "id": 37087252118,
                "preferredName": "Qiushuang Zhang",
                "firstName": null,
                "lastName": "Qiushuang Zhang"
            },
            {
                "id": 37295535200,
                "preferredName": "I. Harris",
                "firstName": "I.",
                "lastName": "Harris"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819428",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253548",
        "articleTitle": "Comments on \"Handling soft modules in general nonslicing floorplan using Lagrangian relaxation\"",
        "volume": "22",
        "issue": "12",
        "startPage": "1684",
        "endPage": "1686",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Comments on \"Handling soft modules in general nonslicing floorplan using Lagrangian relaxation\"",
        "authors": [
            {
                "id": 37087549132,
                "preferredName": "Teng-Sheng Moh",
                "firstName": null,
                "lastName": "Teng-Sheng Moh"
            },
            {
                "id": 37087161497,
                "preferredName": "Tsu-Shuan Chang",
                "firstName": null,
                "lastName": "Tsu-Shuan Chang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810746",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196208",
        "articleTitle": "Optimal circuit clustering for delay minimization under a more general delay model",
        "volume": "22",
        "issue": "5",
        "startPage": "646",
        "endPage": "651",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal circuit clustering for delay minimization under a more general delay model",
        "authors": [
            {
                "id": 37275238700,
                "preferredName": "C.N. Sze",
                "firstName": "C.N.",
                "lastName": "Sze"
            },
            {
                "id": 37087265152,
                "preferredName": "Ting-Chi Wang",
                "firstName": null,
                "lastName": "Ting-Chi Wang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806601",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174092",
        "articleTitle": "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices",
        "volume": "22",
        "issue": "2",
        "startPage": "155",
        "endPage": "170",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices",
        "authors": [
            {
                "id": 37443375300,
                "preferredName": "M. Rewienski",
                "firstName": "M.",
                "lastName": "Rewienski"
            },
            {
                "id": 37274428400,
                "preferredName": "J. White",
                "firstName": "J.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811448",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201583",
        "articleTitle": "Synthesis of reversible logic circuits",
        "volume": "22",
        "issue": "6",
        "startPage": "710",
        "endPage": "722",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of reversible logic circuits",
        "authors": [
            {
                "id": 37418576000,
                "preferredName": "V.V. Shende",
                "firstName": "V.V.",
                "lastName": "Shende"
            },
            {
                "id": 38142523800,
                "preferredName": "A.K. Prasad",
                "firstName": "A.K.",
                "lastName": "Prasad"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814949",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214861",
        "articleTitle": "Guaranteed passive balancing transformations for model order reduction",
        "volume": "22",
        "issue": "8",
        "startPage": "1027",
        "endPage": "1041",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guaranteed passive balancing transformations for model order reduction",
        "authors": [
            {
                "id": 37279023900,
                "preferredName": "J.R. Phillips",
                "firstName": "J.R.",
                "lastName": "Phillips"
            },
            {
                "id": 37284626800,
                "preferredName": "L. Daniel",
                "firstName": "L.",
                "lastName": "Daniel"
            },
            {
                "id": 37884941600,
                "preferredName": "L.M. Silveira",
                "firstName": "L.M.",
                "lastName": "Silveira"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811452",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201591",
        "articleTitle": "An efficient test vector compression scheme using selective Huffman coding",
        "volume": "22",
        "issue": "6",
        "startPage": "797",
        "endPage": "806",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient test vector compression scheme using selective Huffman coding",
        "authors": [
            {
                "id": 37272662300,
                "preferredName": "A. Jas",
                "firstName": "A.",
                "lastName": "Jas"
            },
            {
                "id": 38276525100,
                "preferredName": "J. Ghosh-Dastidar",
                "firstName": "J.",
                "lastName": "Ghosh-Dastidar"
            },
            {
                "id": 37087836121,
                "preferredName": "Mom-Eng Ng",
                "firstName": null,
                "lastName": "Mom-Eng Ng"
            },
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806605",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174093",
        "articleTitle": "Projection-based approaches for model reduction of weakly nonlinear, time-varying systems",
        "volume": "22",
        "issue": "2",
        "startPage": "171",
        "endPage": "187",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Projection-based approaches for model reduction of weakly nonlinear, time-varying systems",
        "authors": [
            {
                "id": 37279023900,
                "preferredName": "J.R. Phillips",
                "firstName": "J.R.",
                "lastName": "Phillips"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818127",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233819",
        "articleTitle": "Design and optimization of multithreshold CMOS (MTCMOS) circuits",
        "volume": "22",
        "issue": "10",
        "startPage": "1324",
        "endPage": "1342",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design and optimization of multithreshold CMOS (MTCMOS) circuits",
        "authors": [
            {
                "id": 37281708400,
                "preferredName": "M. Anis",
                "firstName": "M.",
                "lastName": "Anis"
            },
            {
                "id": 37276434400,
                "preferredName": "S. Areibi",
                "firstName": "S.",
                "lastName": "Areibi"
            },
            {
                "id": 37276008000,
                "preferredName": "M. Elmasry",
                "firstName": "M.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811451",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201590",
        "articleTitle": "Variable-length input Huffman coding for system-on-a-chip test",
        "volume": "22",
        "issue": "6",
        "startPage": "783",
        "endPage": "796",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Variable-length input Huffman coding for system-on-a-chip test",
        "authors": [
            {
                "id": 38334324300,
                "preferredName": "P.T. Gonciari",
                "firstName": "P.T.",
                "lastName": "Gonciari"
            },
            {
                "id": 37275577600,
                "preferredName": "B.M. Al-Hashimi",
                "firstName": "B.M.",
                "lastName": "Al-Hashimi"
            },
            {
                "id": 37275575300,
                "preferredName": "N. Nicolici",
                "firstName": "N.",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807895",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182080",
        "articleTitle": "A unified approach to reduce SOC test data volume, scan power and testing time",
        "volume": "22",
        "issue": "3",
        "startPage": "352",
        "endPage": "363",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A unified approach to reduce SOC test data volume, scan power and testing time",
        "authors": [
            {
                "id": 37273911300,
                "preferredName": "A. Chandra",
                "firstName": "A.",
                "lastName": "Chandra"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806599",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174094",
        "articleTitle": "A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications",
        "volume": "22",
        "issue": "2",
        "startPage": "188",
        "endPage": "197",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications",
        "authors": [
            {
                "id": 37356760600,
                "preferredName": "A. Demir",
                "firstName": "A.",
                "lastName": "Demir"
            },
            {
                "id": 37266458300,
                "preferredName": "J. Roychowdhury",
                "firstName": "J.",
                "lastName": "Roychowdhury"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810742",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196196",
        "articleTitle": "Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits",
        "volume": "22",
        "issue": "5",
        "startPage": "517",
        "endPage": "534",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits",
        "authors": [
            {
                "id": 37327229400,
                "preferredName": "W. Daems",
                "firstName": "W.",
                "lastName": "Daems"
            },
            {
                "id": 37275184800,
                "preferredName": "G. Gielen",
                "firstName": "G.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818119",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233828",
        "articleTitle": "Wordlength optimization for linear digital signal processing",
        "volume": "22",
        "issue": "10",
        "startPage": "1432",
        "endPage": "1442",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Wordlength optimization for linear digital signal processing",
        "authors": [
            {
                "id": 37265574000,
                "preferredName": "G.A. Constantinides",
                "firstName": "G.A.",
                "lastName": "Constantinides"
            },
            {
                "id": 37272281900,
                "preferredName": "P.Y.K. Cheung",
                "firstName": "P.Y.K.",
                "lastName": "Cheung"
            },
            {
                "id": 37272281200,
                "preferredName": "W. Luk",
                "firstName": "W.",
                "lastName": "Luk"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806598",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174096",
        "articleTitle": "WATSON: design space boundary exploration and model generation for analog and RFIC design",
        "volume": "22",
        "issue": "2",
        "startPage": "213",
        "endPage": "224",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "WATSON: design space boundary exploration and model generation for analog and RFIC design",
        "authors": [
            {
                "id": 37326095300,
                "preferredName": "B. De Smedt",
                "firstName": "B.",
                "lastName": "De Smedt"
            },
            {
                "id": 37275184800,
                "preferredName": "G.G.E. Gielen",
                "firstName": "G.G.E.",
                "lastName": "Gielen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816217",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225815",
        "articleTitle": "Statistical timing analysis using bounds and selective enumeration",
        "volume": "22",
        "issue": "9",
        "startPage": "1243",
        "endPage": "1260",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Statistical timing analysis using bounds and selective enumeration",
        "authors": [
            {
                "id": 37273299400,
                "preferredName": "A. Agarwal",
                "firstName": "A.",
                "lastName": "Agarwal"
            },
            {
                "id": 37267372100,
                "preferredName": "V. Zolotov",
                "firstName": "V.",
                "lastName": "Zolotov"
            },
            {
                "id": 37276099100,
                "preferredName": "D.T. Blaauw",
                "firstName": "D.T.",
                "lastName": "Blaauw"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806600",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174095",
        "articleTitle": "Extraction and use of neural network models in automated synthesis of operational amplifiers",
        "volume": "22",
        "issue": "2",
        "startPage": "198",
        "endPage": "212",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Extraction and use of neural network models in automated synthesis of operational amplifiers",
        "authors": [
            {
                "id": 37412140000,
                "preferredName": "G. Wolfe",
                "firstName": "G.",
                "lastName": "Wolfe"
            },
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809658",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190980",
        "articleTitle": "Optimal decoupling capacitor sizing and placement for standard-cell layout designs",
        "volume": "22",
        "issue": "4",
        "startPage": "428",
        "endPage": "436",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal decoupling capacitor sizing and placement for standard-cell layout designs",
        "authors": [
            {
                "id": 37087291568,
                "preferredName": "Haihua Su",
                "firstName": null,
                "lastName": "Haihua Su"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37276060600,
                "preferredName": "S.R. Nassif",
                "firstName": "S.R.",
                "lastName": "Nassif"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806606",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174097",
        "articleTitle": "A CAD methodology for optimizing transistor current and sizing in analog CMOS design",
        "volume": "22",
        "issue": "2",
        "startPage": "225",
        "endPage": "237",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A CAD methodology for optimizing transistor current and sizing in analog CMOS design",
        "authors": [
            {
                "id": 37275658100,
                "preferredName": "D.M. Binkley",
                "firstName": "D.M.",
                "lastName": "Binkley"
            },
            {
                "id": 37267703400,
                "preferredName": "C.E. Hopper",
                "firstName": "C.E.",
                "lastName": "Hopper"
            },
            {
                "id": 38138800500,
                "preferredName": "S.D. Tucker",
                "firstName": "S.D.",
                "lastName": "Tucker"
            },
            {
                "id": 37636592400,
                "preferredName": "B.C. Moss",
                "firstName": "B.C.",
                "lastName": "Moss"
            },
            {
                "id": 37272189700,
                "preferredName": "J.M. Rochelle",
                "firstName": "J.M.",
                "lastName": "Rochelle"
            },
            {
                "id": 37331048800,
                "preferredName": "D.P. Foty",
                "firstName": "D.P.",
                "lastName": "Foty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814954",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214863",
        "articleTitle": "A high-level simulation and synthesis environment for /spl Delta//spl Sigma/ modulators",
        "volume": "22",
        "issue": "8",
        "startPage": "1049",
        "endPage": "1061",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A high-level simulation and synthesis environment for /spl Delta//spl Sigma/ modulators",
        "authors": [
            {
                "id": 37270527800,
                "preferredName": "K. Francken",
                "firstName": "K.",
                "lastName": "Francken"
            },
            {
                "id": 37275184800,
                "preferredName": "G.G.E. Gielen",
                "firstName": "G.G.E.",
                "lastName": "Gielen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809660",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190978",
        "articleTitle": "Routability-driven white space allocation for fixed-die standard-cell placement",
        "volume": "22",
        "issue": "4",
        "startPage": "410",
        "endPage": "419",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Routability-driven white space allocation for fixed-die standard-cell placement",
        "authors": [
            {
                "id": 37087337384,
                "preferredName": "Xiaojian Yang",
                "firstName": null,
                "lastName": "Xiaojian Yang"
            },
            {
                "id": 37087311746,
                "preferredName": "Bo-Kyung Choi",
                "firstName": null,
                "lastName": "Bo-Kyung Choi"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816218",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225806",
        "articleTitle": "Solving difficult instances of Boolean satisfiability in the presence of symmetry",
        "volume": "22",
        "issue": "9",
        "startPage": "1117",
        "endPage": "1137",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Solving difficult instances of Boolean satisfiability in the presence of symmetry",
        "authors": [
            {
                "id": 37267050700,
                "preferredName": "F.A. Aloul",
                "firstName": "F.A.",
                "lastName": "Aloul"
            },
            {
                "id": 37326066400,
                "preferredName": "A. Ramani",
                "firstName": "A.",
                "lastName": "Ramani"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809651",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190983",
        "articleTitle": "Twin binary sequences: a nonredundant representation for general nonslicing floorplan",
        "volume": "22",
        "issue": "4",
        "startPage": "457",
        "endPage": "469",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Twin binary sequences: a nonredundant representation for general nonslicing floorplan",
        "authors": [
            {
                "id": 37273912900,
                "preferredName": "E.F.Y. Young",
                "firstName": "E.F.Y.",
                "lastName": "Young"
            },
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            },
            {
                "id": 37273305400,
                "preferredName": "Z.C. Shen",
                "firstName": "Z.C.",
                "lastName": "Shen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811442",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201588",
        "articleTitle": "Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices",
        "volume": "22",
        "issue": "6",
        "startPage": "756",
        "endPage": "769",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices",
        "authors": [
            {
                "id": 37087065714,
                "preferredName": "Jing-Jia Liou",
                "firstName": null,
                "lastName": "Jing-Jia Liou"
            },
            {
                "id": 37283456400,
                "preferredName": "A. Krstic",
                "firstName": "A.",
                "lastName": "Krstic"
            },
            {
                "id": 37087161567,
                "preferredName": "Yi-Ming Jiang",
                "firstName": null,
                "lastName": "Yi-Ming Jiang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809662",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190976",
        "articleTitle": "An effective congestion-driven placement framework",
        "volume": "22",
        "issue": "4",
        "startPage": "387",
        "endPage": "394",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An effective congestion-driven placement framework",
        "authors": [
            {
                "id": 37276113200,
                "preferredName": "U. Brenner",
                "firstName": "U.",
                "lastName": "Brenner"
            },
            {
                "id": 37087754098,
                "preferredName": "A. Rohe",
                "firstName": "A.",
                "lastName": "Rohe"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814245",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208444",
        "articleTitle": "Energy-conscious, deterministic I/O device scheduling in hard real-time systems",
        "volume": "22",
        "issue": "7",
        "startPage": "847",
        "endPage": "858",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Energy-conscious, deterministic I/O device scheduling in hard real-time systems",
        "authors": [
            {
                "id": 37284863200,
                "preferredName": "V. Swaminathan",
                "firstName": "V.",
                "lastName": "Swaminathan"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816213",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225808",
        "articleTitle": "Application of symbolic computer algebra in high-level data-flow synthesis",
        "volume": "22",
        "issue": "9",
        "startPage": "1154",
        "endPage": "1165",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Application of symbolic computer algebra in high-level data-flow synthesis",
        "authors": [
            {
                "id": 37327276400,
                "preferredName": "A. Peymandoust",
                "firstName": "A.",
                "lastName": "Peymandoust"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818374",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240094",
        "articleTitle": "Exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies",
        "volume": "22",
        "issue": "11",
        "startPage": "1556",
        "endPage": "1568",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies",
        "authors": [
            {
                "id": 37272661500,
                "preferredName": "A. Doboli",
                "firstName": "A.",
                "lastName": "Doboli"
            },
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809661",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190977",
        "articleTitle": "Multilevel global placement with congestion control",
        "volume": "22",
        "issue": "4",
        "startPage": "395",
        "endPage": "409",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multilevel global placement with congestion control",
        "authors": [
            {
                "id": 37087432303,
                "preferredName": "Chin-Chih Chang",
                "firstName": null,
                "lastName": "Chin-Chih Chang"
            },
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087166984,
                "preferredName": "Zhigang Pan",
                "firstName": null,
                "lastName": "Zhigang Pan"
            },
            {
                "id": 37087254705,
                "preferredName": "Xin Yuan",
                "firstName": null,
                "lastName": "Xin Yuan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819429",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253547",
        "articleTitle": "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings",
        "volume": "22",
        "issue": "12",
        "startPage": "1678",
        "endPage": "1684",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings",
        "authors": [
            {
                "id": 37279974400,
                "preferredName": "S.X.D. Tan",
                "firstName": "S.X.D.",
                "lastName": "Tan"
            },
            {
                "id": 37270858100,
                "preferredName": "C.J.R. Shi",
                "firstName": "C.J.R.",
                "lastName": "Shi"
            },
            {
                "id": 37087167977,
                "preferredName": "Jyh-Chwen Lee",
                "firstName": null,
                "lastName": "Jyh-Chwen Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807891",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182075",
        "articleTitle": "Exact path delay fault coverage with fundamental ZBDD operations",
        "volume": "22",
        "issue": "3",
        "startPage": "305",
        "endPage": "316",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Exact path delay fault coverage with fundamental ZBDD operations",
        "authors": [
            {
                "id": 37281872500,
                "preferredName": "S. Padmanaban",
                "firstName": "S.",
                "lastName": "Padmanaban"
            },
            {
                "id": 37270713700,
                "preferredName": "M.K. Michael",
                "firstName": "M.K.",
                "lastName": "Michael"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816210",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225814",
        "articleTitle": "Efficient mixed-domain analysis of electrostatic MEMS",
        "volume": "22",
        "issue": "9",
        "startPage": "1228",
        "endPage": "1242",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient mixed-domain analysis of electrostatic MEMS",
        "authors": [
            {
                "id": 37087144076,
                "preferredName": "Gang Li",
                "firstName": null,
                "lastName": "Gang Li"
            },
            {
                "id": 37284646200,
                "preferredName": "N.R. Aluru",
                "firstName": "N.R.",
                "lastName": "Aluru"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811447",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201580",
        "articleTitle": "Timing-driven logic bi-decomposition",
        "volume": "22",
        "issue": "6",
        "startPage": "675",
        "endPage": "685",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing-driven logic bi-decomposition",
        "authors": [
            {
                "id": 37274480900,
                "preferredName": "J. Cortadella",
                "firstName": "J.",
                "lastName": "Cortadella"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814260",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208448",
        "articleTitle": "INDUCTWISE: inductance-wise interconnect simulator and extractor",
        "volume": "22",
        "issue": "7",
        "startPage": "884",
        "endPage": "894",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "INDUCTWISE: inductance-wise interconnect simulator and extractor",
        "authors": [
            {
                "id": 37087198238,
                "preferredName": "Tsung-Hao Chen",
                "firstName": null,
                "lastName": "Tsung-Hao Chen"
            },
            {
                "id": 37267044200,
                "preferredName": "C. Luk",
                "firstName": "C.",
                "lastName": "Luk"
            },
            {
                "id": 37280747200,
                "preferredName": "C.C.-P. Chen",
                "firstName": "C.C.-P.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810737",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196206",
        "articleTitle": "Efficient test access mechanism optimization for system-on-chip",
        "volume": "22",
        "issue": "5",
        "startPage": "635",
        "endPage": "643",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient test access mechanism optimization for system-on-chip",
        "authors": [
            {
                "id": 37288411600,
                "preferredName": "V. Iyengar",
                "firstName": "V.",
                "lastName": "Iyengar"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37273353200,
                "preferredName": "E.J. Marinissen",
                "firstName": "E.J.",
                "lastName": "Marinissen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805728",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158252",
        "articleTitle": "Static electromigration analysis for on-chip signal interconnects",
        "volume": "22",
        "issue": "1",
        "startPage": "39",
        "endPage": "48",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Static electromigration analysis for on-chip signal interconnects",
        "authors": [
            {
                "id": 37276099100,
                "preferredName": "D.T. Blaauw",
                "firstName": "D.T.",
                "lastName": "Blaauw"
            },
            {
                "id": 37087254747,
                "preferredName": "Chanhee Oh",
                "firstName": null,
                "lastName": "Chanhee Oh"
            },
            {
                "id": 37267372100,
                "preferredName": "V. Zolotov",
                "firstName": "V.",
                "lastName": "Zolotov"
            },
            {
                "id": 37089110223,
                "preferredName": "A. Dasgupta",
                "firstName": "A.",
                "lastName": "Dasgupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814256",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208449",
        "articleTitle": "Modeling nonlinear dynamics in analog circuits via root localization",
        "volume": "22",
        "issue": "7",
        "startPage": "895",
        "endPage": "907",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modeling nonlinear dynamics in analog circuits via root localization",
        "authors": [
            {
                "id": 37087179874,
                "preferredName": "Xiaoling Huang",
                "firstName": null,
                "lastName": "Xiaoling Huang"
            },
            {
                "id": 38558127400,
                "preferredName": "C.S. Gathercole",
                "firstName": "C.S.",
                "lastName": "Gathercole"
            },
            {
                "id": 38557358300,
                "preferredName": "H.A. Mantooth",
                "firstName": "H.A.",
                "lastName": "Mantooth"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814257",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208450",
        "articleTitle": "Data dependency size estimation for use in memory optimization",
        "volume": "22",
        "issue": "7",
        "startPage": "908",
        "endPage": "921",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Data dependency size estimation for use in memory optimization",
        "authors": [
            {
                "id": 37266049800,
                "preferredName": "P.G. Kjeldsberg",
                "firstName": "P.G.",
                "lastName": "Kjeldsberg"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37284216400,
                "preferredName": "E.J. Aas",
                "firstName": "E.J.",
                "lastName": "Aas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810748",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196201",
        "articleTitle": "A linear programming-based algorithm for floorplanning in VLSI design",
        "volume": "22",
        "issue": "5",
        "startPage": "584",
        "endPage": "592",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A linear programming-based algorithm for floorplanning in VLSI design",
        "authors": [
            {
                "id": 37087217694,
                "preferredName": "Jae-Gon Kim",
                "firstName": null,
                "lastName": "Jae-Gon Kim"
            },
            {
                "id": 37087730908,
                "preferredName": "Yeong-Dae Kim",
                "firstName": null,
                "lastName": "Yeong-Dae Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818302",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240089",
        "articleTitle": "Behavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS",
        "volume": "22",
        "issue": "11",
        "startPage": "1504",
        "endPage": "1520",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Behavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS",
        "authors": [
            {
                "id": 37272661500,
                "preferredName": "A. Doboli",
                "firstName": "A.",
                "lastName": "Doboli"
            },
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816208",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225818",
        "articleTitle": "Local watermarks: methodology and application to behavioral synthesis",
        "volume": "22",
        "issue": "9",
        "startPage": "1277",
        "endPage": "1283",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Local watermarks: methodology and application to behavioral synthesis",
        "authors": [
            {
                "id": 37283298000,
                "preferredName": "D. Kirovski",
                "firstName": "D.",
                "lastName": "Kirovski"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810741",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196205",
        "articleTitle": "Accurate crosstalk noise modeling for early signal integrity analysis",
        "volume": "22",
        "issue": "5",
        "startPage": "627",
        "endPage": "634",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Accurate crosstalk noise modeling for early signal integrity analysis",
        "authors": [
            {
                "id": 37087069892,
                "preferredName": "Li Ding",
                "firstName": null,
                "lastName": "Li Ding"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818121",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233818",
        "articleTitle": "Synthesis of SPP three-level logic networks using affine spaces",
        "volume": "22",
        "issue": "10",
        "startPage": "1310",
        "endPage": "1323",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of SPP three-level logic networks using affine spaces",
        "authors": [
            {
                "id": 37295641800,
                "preferredName": "V. Ciriani",
                "firstName": "V.",
                "lastName": "Ciriani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819424",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253545",
        "articleTitle": "Transparent scan: a new approach to test generation and test compaction for scan circuits that incorporates limited scan operations",
        "volume": "22",
        "issue": "12",
        "startPage": "1663",
        "endPage": "1670",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Transparent scan: a new approach to test generation and test compaction for scan circuits that incorporates limited scan operations",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806603",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174089",
        "articleTitle": "An analytic Volterra-series-based model for a MEMS variable capacitor",
        "volume": "22",
        "issue": "2",
        "startPage": "124",
        "endPage": "131",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An analytic Volterra-series-based model for a MEMS variable capacitor",
        "authors": [
            {
                "id": 37427011500,
                "preferredName": "M. Innocent",
                "firstName": "M.",
                "lastName": "Innocent"
            },
            {
                "id": 37274342300,
                "preferredName": "P. Wambacq",
                "firstName": "P.",
                "lastName": "Wambacq"
            },
            {
                "id": 37274326100,
                "preferredName": "S. Donnay",
                "firstName": "S.",
                "lastName": "Donnay"
            },
            {
                "id": 37283039700,
                "preferredName": "H.A.C. Tilmans",
                "firstName": "H.A.C.",
                "lastName": "Tilmans"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            },
            {
                "id": 37275981200,
                "preferredName": "H. De Man",
                "firstName": "H.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818130",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233817",
        "articleTitle": "Efficient per-nonlinearity distortion analysis for analog and RF circuits",
        "volume": "22",
        "issue": "10",
        "startPage": "1297",
        "endPage": "1309",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient per-nonlinearity distortion analysis for analog and RF circuits",
        "authors": [
            {
                "id": 37085948760,
                "preferredName": "Peng Li",
                "firstName": null,
                "lastName": "Peng Li"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810750",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196199",
        "articleTitle": "Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves",
        "volume": "22",
        "issue": "5",
        "startPage": "560",
        "endPage": "572",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves",
        "authors": [
            {
                "id": 37279019000,
                "preferredName": "T. Sato",
                "firstName": "T.",
                "lastName": "Sato"
            },
            {
                "id": 37087174357,
                "preferredName": "Yu Cao",
                "firstName": null,
                "lastName": "Yu Cao"
            },
            {
                "id": 37273761000,
                "preferredName": "K. Agarwal",
                "firstName": "K.",
                "lastName": "Agarwal"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816220",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225813",
        "articleTitle": "Analysis and compact behavioral modeling of nonlinear distortion in analog communication circuits",
        "volume": "22",
        "issue": "9",
        "startPage": "1215",
        "endPage": "1227",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis and compact behavioral modeling of nonlinear distortion in analog communication circuits",
        "authors": [
            {
                "id": 37282110500,
                "preferredName": "P. Dobrovolny",
                "firstName": "P.",
                "lastName": "Dobrovolny"
            },
            {
                "id": 37273077200,
                "preferredName": "G. Vandersteen",
                "firstName": "G.",
                "lastName": "Vandersteen"
            },
            {
                "id": 37274342300,
                "preferredName": "P. Wambacq",
                "firstName": "P.",
                "lastName": "Wambacq"
            },
            {
                "id": 37274326100,
                "preferredName": "S. Donnay",
                "firstName": "S.",
                "lastName": "Donnay"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814953",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214866",
        "articleTitle": "PROPTEST: a property-based test generator for synchronous sequential circuits",
        "volume": "22",
        "issue": "8",
        "startPage": "1080",
        "endPage": "1091",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "PROPTEST: a property-based test generator for synchronous sequential circuits",
        "authors": [
            {
                "id": 37087153696,
                "preferredName": "Ruifeng Guo",
                "firstName": null,
                "lastName": "Ruifeng Guo"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818140",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233822",
        "articleTitle": "ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction",
        "volume": "22",
        "issue": "10",
        "startPage": "1362",
        "endPage": "1370",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction",
        "authors": [
            {
                "id": 37087263545,
                "preferredName": "Rouying Zhan",
                "firstName": null,
                "lastName": "Rouying Zhan"
            },
            {
                "id": 37087214921,
                "preferredName": "Haigang Feng",
                "firstName": null,
                "lastName": "Haigang Feng"
            },
            {
                "id": 37087505253,
                "preferredName": "Qiong Wu",
                "firstName": null,
                "lastName": "Qiong Wu"
            },
            {
                "id": 37087215513,
                "preferredName": "Haolu Xie",
                "firstName": null,
                "lastName": "Haolu Xie"
            },
            {
                "id": 37087619378,
                "preferredName": "Xiaokang Guan",
                "firstName": null,
                "lastName": "Xiaokang Guan"
            },
            {
                "id": 37087254216,
                "preferredName": "Guang Chen",
                "firstName": null,
                "lastName": "Guang Chen"
            },
            {
                "id": 37276892500,
                "preferredName": "A.Z.H. Wang",
                "firstName": "A.Z.H.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819427",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253544",
        "articleTitle": "An improved branch and bound algorithm for exact BDD minimization",
        "volume": "22",
        "issue": "12",
        "startPage": "1657",
        "endPage": "1663",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An improved branch and bound algorithm for exact BDD minimization",
        "authors": [
            {
                "id": 37266982000,
                "preferredName": "R. Ebendt",
                "firstName": "R.",
                "lastName": "Ebendt"
            },
            {
                "id": 37266988400,
                "preferredName": "W. Gunther",
                "firstName": "W.",
                "lastName": "Gunther"
            },
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807883",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182072",
        "articleTitle": "Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling",
        "volume": "22",
        "issue": "3",
        "startPage": "277",
        "endPage": "284",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling",
        "authors": [
            {
                "id": 37279974400,
                "preferredName": "S.X.-D. Tan",
                "firstName": "S.X.-D.",
                "lastName": "Tan"
            },
            {
                "id": 37270858100,
                "preferredName": "C.-J.R. Shi",
                "firstName": "C.-J.R.",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814947",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214860",
        "articleTitle": "Behavioral modeling of (coupled) harmonic oscillators",
        "volume": "22",
        "issue": "8",
        "startPage": "1017",
        "endPage": "1026",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Behavioral modeling of (coupled) harmonic oscillators",
        "authors": [
            {
                "id": 37275169300,
                "preferredName": "P. Vanassche",
                "firstName": "P.",
                "lastName": "Vanassche"
            },
            {
                "id": 37275184800,
                "preferredName": "G.G.E. Gielen",
                "firstName": "G.G.E.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811446",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201581",
        "articleTitle": "On the verification of sequential equivalence",
        "volume": "22",
        "issue": "6",
        "startPage": "686",
        "endPage": "697",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the verification of sequential equivalence",
        "authors": [
            {
                "id": 38184023800,
                "preferredName": "J.-H.R. Jiang",
                "firstName": "J.-H.R.",
                "lastName": "Jiang"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818371",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240097",
        "articleTitle": "Fast computation of symmetries in Boolean functions",
        "volume": "22",
        "issue": "11",
        "startPage": "1588",
        "endPage": "1593",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast computation of symmetries in Boolean functions",
        "authors": [
            {
                "id": 37295527300,
                "preferredName": "A. Mishchenko",
                "firstName": "A.",
                "lastName": "Mishchenko"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805720",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158254",
        "articleTitle": "Chip-level charged-device modeling and simulation in CMOS integrated circuits",
        "volume": "22",
        "issue": "1",
        "startPage": "67",
        "endPage": "81",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Chip-level charged-device modeling and simulation in CMOS integrated circuits",
        "authors": [
            {
                "id": 37087305695,
                "preferredName": "Jaesik Lee",
                "firstName": null,
                "lastName": "Jaesik Lee"
            },
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087305658,
                "preferredName": "Yoonjong Huh",
                "firstName": null,
                "lastName": "Yoonjong Huh"
            },
            {
                "id": 37282317400,
                "preferredName": "P. Bendix",
                "firstName": "P.",
                "lastName": "Bendix"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807894",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182079",
        "articleTitle": "Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages",
        "volume": "22",
        "issue": "3",
        "startPage": "346",
        "endPage": "351",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages",
        "authors": [
            {
                "id": 38329966700,
                "preferredName": "N. Chabini",
                "firstName": "N.",
                "lastName": "Chabini"
            },
            {
                "id": 37330056000,
                "preferredName": "I. Chabini",
                "firstName": "I.",
                "lastName": "Chabini"
            },
            {
                "id": 38185221900,
                "preferredName": "E.M. Aboulhamid",
                "firstName": "E.M.",
                "lastName": "Aboulhamid"
            },
            {
                "id": 37276922900,
                "preferredName": "Y. Savaria",
                "firstName": "Y.",
                "lastName": "Savaria"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811450",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201593",
        "articleTitle": "sub-SAT: a formulation for relaxed Boolean satisfiability with applications in routing",
        "volume": "22",
        "issue": "6",
        "startPage": "814",
        "endPage": "820",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "sub-SAT: a formulation for relaxed Boolean satisfiability with applications in routing",
        "authors": [
            {
                "id": 37087172569,
                "preferredName": "Hui Xu",
                "firstName": null,
                "lastName": "Hui Xu"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            },
            {
                "id": 37267054100,
                "preferredName": "K. Sakallah",
                "firstName": "K.",
                "lastName": "Sakallah"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810743",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196198",
        "articleTitle": "Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs",
        "volume": "22",
        "issue": "5",
        "startPage": "545",
        "endPage": "559",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs",
        "authors": [
            {
                "id": 37089137092,
                "preferredName": "S. Krishnamoorthy",
                "firstName": "S.",
                "lastName": "Krishnamoorthy"
            },
            {
                "id": 37272879000,
                "preferredName": "R. Tessier",
                "firstName": "R.",
                "lastName": "Tessier"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810747",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196203",
        "articleTitle": "Creating and exploiting flexibility in rectilinear Steiner trees",
        "volume": "22",
        "issue": "5",
        "startPage": "605",
        "endPage": "615",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Creating and exploiting flexibility in rectilinear Steiner trees",
        "authors": [
            {
                "id": 37278939300,
                "preferredName": "E. Bozorgzadeh",
                "firstName": "E.",
                "lastName": "Bozorgzadeh"
            },
            {
                "id": 37266396600,
                "preferredName": "R. Kastner",
                "firstName": "R.",
                "lastName": "Kastner"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818133",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233826",
        "articleTitle": "A comprehensive signature analysis scheme for oscillation-test",
        "volume": "22",
        "issue": "10",
        "startPage": "1409",
        "endPage": "1423",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A comprehensive signature analysis scheme for oscillation-test",
        "authors": [
            {
                "id": 37087207070,
                "preferredName": "Jeongjin Roh",
                "firstName": null,
                "lastName": "Jeongjin Roh"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807890",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182081",
        "articleTitle": "Test pattern generation and clock disabling for simultaneous test time and power reduction",
        "volume": "22",
        "issue": "3",
        "startPage": "363",
        "endPage": "370",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test pattern generation and clock disabling for simultaneous test time and power reduction",
        "authors": [
            {
                "id": 37087394034,
                "preferredName": "Jih-Jeen Chen",
                "firstName": null,
                "lastName": "Jih-Jeen Chen"
            },
            {
                "id": 37087738714,
                "preferredName": "Chia-Kai Yang",
                "firstName": null,
                "lastName": "Chia-Kai Yang"
            },
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818375",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240093",
        "articleTitle": "Hierarchical whitespace allocation in top-down placement",
        "volume": "22",
        "issue": "11",
        "startPage": "1550",
        "endPage": "1556",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hierarchical whitespace allocation in top-down placement",
        "authors": [
            {
                "id": 37333261800,
                "preferredName": "A.E. Caldwell",
                "firstName": "A.E.",
                "lastName": "Caldwell"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818132",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233825",
        "articleTitle": "An implicit path-delay fault diagnosis methodology",
        "volume": "22",
        "issue": "10",
        "startPage": "1399",
        "endPage": "1408",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An implicit path-delay fault diagnosis methodology",
        "authors": [
            {
                "id": 37281872500,
                "preferredName": "S. Padmanaban",
                "firstName": "S.",
                "lastName": "Padmanaban"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807889",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182077",
        "articleTitle": "Testing ASICs with multiple identical cores",
        "volume": "22",
        "issue": "3",
        "startPage": "327",
        "endPage": "336",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Testing ASICs with multiple identical cores",
        "authors": [
            {
                "id": 37087256222,
                "preferredName": "Yuejian Wu",
                "firstName": null,
                "lastName": "Yuejian Wu"
            },
            {
                "id": 37087753702,
                "preferredName": "P. MacDonald",
                "firstName": "P.",
                "lastName": "MacDonald"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816211",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225816",
        "articleTitle": "Timing analysis with crosstalk is a fixpoint on a complete lattice",
        "volume": "22",
        "issue": "9",
        "startPage": "1261",
        "endPage": "1269",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing analysis with crosstalk is a fixpoint on a complete lattice",
        "authors": [
            {
                "id": 37087167932,
                "preferredName": "Hai Zhou",
                "firstName": null,
                "lastName": "Hai Zhou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810744",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196197",
        "articleTitle": "Efficient canonical form for Boolean matching of complex functions in large libraries",
        "volume": "22",
        "issue": "5",
        "startPage": "535",
        "endPage": "544",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient canonical form for Boolean matching of complex functions in large libraries",
        "authors": [
            {
                "id": 37449562900,
                "preferredName": "J. Ciric",
                "firstName": "J.",
                "lastName": "Ciric"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810749",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196200",
        "articleTitle": "A practical methodology for early buffer and wire resource allocation",
        "volume": "22",
        "issue": "5",
        "startPage": "573",
        "endPage": "583",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A practical methodology for early buffer and wire resource allocation",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37087152930,
                "preferredName": "Jiang Hu",
                "firstName": null,
                "lastName": "Jiang Hu"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37298828100,
                "preferredName": "P.G. Villarrubia",
                "firstName": "P.G.",
                "lastName": "Villarrubia"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814237",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208454",
        "articleTitle": "Temporal logic replication for dynamically reconfigurable FPGA partitioning",
        "volume": "22",
        "issue": "7",
        "startPage": "952",
        "endPage": "959",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Temporal logic replication for dynamically reconfigurable FPGA partitioning",
        "authors": [
            {
                "id": 37087313267,
                "preferredName": "Wai-Kei Mak",
                "firstName": null,
                "lastName": "Wai-Kei Mak"
            },
            {
                "id": 37273912900,
                "preferredName": "E.F.Y. Young",
                "firstName": "E.F.Y.",
                "lastName": "Young"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814950",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214859",
        "articleTitle": "Three-level logic minimization based on function regularities",
        "volume": "22",
        "issue": "8",
        "startPage": "1005",
        "endPage": "1016",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Three-level logic minimization based on function regularities",
        "authors": [
            {
                "id": 37301237600,
                "preferredName": "A. Bernasconi",
                "firstName": "A.",
                "lastName": "Bernasconi"
            },
            {
                "id": 37295641800,
                "preferredName": "V. Ciriani",
                "firstName": "V.",
                "lastName": "Ciriani"
            },
            {
                "id": 37327186700,
                "preferredName": "F. Luccio",
                "firstName": "F.",
                "lastName": "Luccio"
            },
            {
                "id": 37327190500,
                "preferredName": "L. Pagli",
                "firstName": "L.",
                "lastName": "Pagli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810745",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196204",
        "articleTitle": "Analysis of power dissipation in embedded systems using real-time operating systems",
        "volume": "22",
        "issue": "5",
        "startPage": "615",
        "endPage": "627",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis of power dissipation in embedded systems using real-time operating systems",
        "authors": [
            {
                "id": 37282417600,
                "preferredName": "R.P. Dick",
                "firstName": "R.P.",
                "lastName": "Dick"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814948",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214864",
        "articleTitle": "Minimal energy fixed-priority scheduling for variable voltage processors",
        "volume": "22",
        "issue": "8",
        "startPage": "1062",
        "endPage": "1071",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimal energy fixed-priority scheduling for variable voltage processors",
        "authors": [
            {
                "id": 37087194898,
                "preferredName": "Gang Quan",
                "firstName": null,
                "lastName": "Gang Quan"
            },
            {
                "id": 37087200853,
                "preferredName": "Xiaobo Sharon Hu",
                "firstName": null,
                "lastName": "Xiaobo Sharon Hu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819385",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253539",
        "articleTitle": "BALBOA: a component-based design environment for system models",
        "volume": "22",
        "issue": "12",
        "startPage": "1597",
        "endPage": "1612",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "BALBOA: a component-based design environment for system models",
        "authors": [
            {
                "id": 37728355000,
                "preferredName": "F. Doucet",
                "firstName": "F.",
                "lastName": "Doucet"
            },
            {
                "id": 37273499000,
                "preferredName": "S. Shukla",
                "firstName": "S.",
                "lastName": "Shukla"
            },
            {
                "id": 37740288000,
                "preferredName": "M. Otsuka",
                "firstName": "M.",
                "lastName": "Otsuka"
            },
            {
                "id": 37272679300,
                "preferredName": "R. Gupta",
                "firstName": "R.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814258",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208446",
        "articleTitle": "Min-cost flow-based algorithm for simultaneous pin assignment and routing",
        "volume": "22",
        "issue": "7",
        "startPage": "870",
        "endPage": "878",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Min-cost flow-based algorithm for simultaneous pin assignment and routing",
        "authors": [
            {
                "id": 37087198789,
                "preferredName": "Hua Xiang",
                "firstName": null,
                "lastName": "Hua Xiang"
            },
            {
                "id": 37087200923,
                "preferredName": "Xiaoping Tang",
                "firstName": null,
                "lastName": "Xiaoping Tang"
            },
            {
                "id": 37274545500,
                "preferredName": "M.D.F. Wong",
                "firstName": "M.D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818120",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233827",
        "articleTitle": "Performance-driven mapping for CPLD architectures",
        "volume": "22",
        "issue": "10",
        "startPage": "1424",
        "endPage": "1431",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance-driven mapping for CPLD architectures",
        "authors": [
            {
                "id": 37087189742,
                "preferredName": "Deming Chen",
                "firstName": null,
                "lastName": "Deming Chen"
            },
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37281778200,
                "preferredName": "M. Ercegovac",
                "firstName": "M.",
                "lastName": "Ercegovac"
            },
            {
                "id": 37087638667,
                "preferredName": "Zhijun Huang",
                "firstName": null,
                "lastName": "Zhijun Huang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814241",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208451",
        "articleTitle": "Fault equivalence identification in combinational circuits using implication and evaluation techniques",
        "volume": "22",
        "issue": "7",
        "startPage": "922",
        "endPage": "936",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fault equivalence identification in combinational circuits using implication and evaluation techniques",
        "authors": [
            {
                "id": 38556119200,
                "preferredName": "M.E. Amyeen",
                "firstName": "M.E.",
                "lastName": "Amyeen"
            },
            {
                "id": 38556050000,
                "preferredName": "W.K. Fuchs",
                "firstName": "W.K.",
                "lastName": "Fuchs"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37282454800,
                "preferredName": "V. Boppana",
                "firstName": "V.",
                "lastName": "Boppana"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816214",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225807",
        "articleTitle": "Modular verification of timed circuits using automatic abstraction",
        "volume": "22",
        "issue": "9",
        "startPage": "1138",
        "endPage": "1153",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modular verification of timed circuits using automatic abstraction",
        "authors": [
            {
                "id": 37087173814,
                "preferredName": "Hao Zheng",
                "firstName": null,
                "lastName": "Hao Zheng"
            },
            {
                "id": 37330610800,
                "preferredName": "E. Mercer",
                "firstName": "E.",
                "lastName": "Mercer"
            },
            {
                "id": 37290173800,
                "preferredName": "C. Myers",
                "firstName": "C.",
                "lastName": "Myers"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818126",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233820",
        "articleTitle": "Effective free space management for cut-based placement via analytical constraint generation",
        "volume": "22",
        "issue": "10",
        "startPage": "1343",
        "endPage": "1353",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Effective free space management for cut-based placement via analytical constraint generation",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37087142907,
                "preferredName": "Gi-Joon Nam",
                "firstName": null,
                "lastName": "Gi-Joon Nam"
            },
            {
                "id": 37298828100,
                "preferredName": "P.G. Villarrubia",
                "firstName": "P.G.",
                "lastName": "Villarrubia"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818129",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233824",
        "articleTitle": "Concurrent transient fault simulation for analog circuits",
        "volume": "22",
        "issue": "10",
        "startPage": "1385",
        "endPage": "1398",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Concurrent transient fault simulation for analog circuits",
        "authors": [
            {
                "id": 37087531479,
                "preferredName": "Junwei Hou",
                "firstName": null,
                "lastName": "Junwei Hou"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809647",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190986",
        "articleTitle": "Buffer insertion with adaptive blockage avoidance",
        "volume": "22",
        "issue": "4",
        "startPage": "492",
        "endPage": "498",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Buffer insertion with adaptive blockage avoidance",
        "authors": [
            {
                "id": 37087152930,
                "preferredName": "Jiang Hu",
                "firstName": null,
                "lastName": "Jiang Hu"
            },
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37282454500,
                "preferredName": "S.T. Quay",
                "firstName": "S.T.",
                "lastName": "Quay"
            },
            {
                "id": 38556069000,
                "preferredName": "G. Gandham",
                "firstName": "G.",
                "lastName": "Gandham"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814238",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208452",
        "articleTitle": "On the skew-bounded minimum-buffer routing tree problem",
        "volume": "22",
        "issue": "7",
        "startPage": "937",
        "endPage": "945",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the skew-bounded minimum-buffer routing tree problem",
        "authors": [
            {
                "id": 37445727400,
                "preferredName": "C. Albrecht",
                "firstName": "C.",
                "lastName": "Albrecht"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37087281392,
                "preferredName": "Bao Liu",
                "firstName": null,
                "lastName": "Bao Liu"
            },
            {
                "id": 37295687600,
                "preferredName": "I.I. Mandoiu",
                "firstName": "I.I.",
                "lastName": "Mandoiu"
            },
            {
                "id": 37278593900,
                "preferredName": "A.Z. Zelikovsky",
                "firstName": "A.Z.",
                "lastName": "Zelikovsky"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.810739",
        "publicationYear": "2003",
        "publicationDate": "May 2003",
        "articleNumber": "1196202",
        "articleTitle": "Failing vector identification based on overlapping intervals of test vectors in a scan-BIST environment",
        "volume": "22",
        "issue": "5",
        "startPage": "593",
        "endPage": "604",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Failing vector identification based on overlapping intervals of test vectors in a scan-BIST environment",
        "authors": [
            {
                "id": 37087355294,
                "preferredName": "Chunsheng Liu",
                "firstName": null,
                "lastName": "Chunsheng Liu"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814958",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214869",
        "articleTitle": "A test evaluation technique for VLSI circuits using register-transfer level fault modeling",
        "volume": "22",
        "issue": "8",
        "startPage": "1104",
        "endPage": "1113",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A test evaluation technique for VLSI circuits using register-transfer level fault modeling",
        "authors": [
            {
                "id": 37372277900,
                "preferredName": "P.A. Thaker",
                "firstName": "P.A.",
                "lastName": "Thaker"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37300799800,
                "preferredName": "M.E. Zaghloul",
                "firstName": "M.E.",
                "lastName": "Zaghloul"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.806604",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174091",
        "articleTitle": "System simulation of mixed-signal multi-domain microsystems with piecewise linear models",
        "volume": "22",
        "issue": "2",
        "startPage": "139",
        "endPage": "154",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "System simulation of mixed-signal multi-domain microsystems with piecewise linear models",
        "authors": [
            {
                "id": 37282792700,
                "preferredName": "S.P. Levitan",
                "firstName": "S.P.",
                "lastName": "Levitan"
            },
            {
                "id": 37335663200,
                "preferredName": "J.A. Martinez",
                "firstName": "J.A.",
                "lastName": "Martinez"
            },
            {
                "id": 37266509300,
                "preferredName": "T.P. Kurzweg",
                "firstName": "T.P.",
                "lastName": "Kurzweg"
            },
            {
                "id": 37282446300,
                "preferredName": "A.J. Davare",
                "firstName": "A.J.",
                "lastName": "Davare"
            },
            {
                "id": 37327281500,
                "preferredName": "M. Kahrs",
                "firstName": "M.",
                "lastName": "Kahrs"
            },
            {
                "id": 37087599075,
                "preferredName": "M. Bails",
                "firstName": "M.",
                "lastName": "Bails"
            },
            {
                "id": 37327279900,
                "preferredName": "D.M. Chiarulli",
                "firstName": "D.M.",
                "lastName": "Chiarulli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805722",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158251",
        "articleTitle": "SubIslands: the probabilistic match assignment algorithm for subcircuit recognition",
        "volume": "22",
        "issue": "1",
        "startPage": "26",
        "endPage": "38",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SubIslands: the probabilistic match assignment algorithm for subcircuit recognition",
        "authors": [
            {
                "id": 37326322100,
                "preferredName": "N. Rubanov",
                "firstName": "N.",
                "lastName": "Rubanov"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814952",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214865",
        "articleTitle": "A complete model of E/sup 2/PROM memory cells for circuit simulations",
        "volume": "22",
        "issue": "8",
        "startPage": "1072",
        "endPage": "1079",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A complete model of E/sup 2/PROM memory cells for circuit simulations",
        "authors": [
            {
                "id": 37284174700,
                "preferredName": "P. Pavan",
                "firstName": "P.",
                "lastName": "Pavan"
            },
            {
                "id": 37284175700,
                "preferredName": "L. Larcher",
                "firstName": "L.",
                "lastName": "Larcher"
            },
            {
                "id": 37088188189,
                "preferredName": "M. Cuozzo",
                "firstName": "M.",
                "lastName": "Cuozzo"
            },
            {
                "id": 37268845100,
                "preferredName": "P. Zuliani",
                "firstName": "P.",
                "lastName": "Zuliani"
            },
            {
                "id": 37268705100,
                "preferredName": "A. Conte",
                "firstName": "A.",
                "lastName": "Conte"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807888",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182070",
        "articleTitle": "Minimum buffered routing with bounded capacitive load for slew rate and reliability control",
        "volume": "22",
        "issue": "3",
        "startPage": "241",
        "endPage": "253",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimum buffered routing with bounded capacitive load for slew rate and reliability control",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37087281392,
                "preferredName": "Bao Liu",
                "firstName": null,
                "lastName": "Bao Liu"
            },
            {
                "id": 37295687600,
                "preferredName": "I.I. Mandoiu",
                "firstName": "I.I.",
                "lastName": "Mandoiu"
            },
            {
                "id": 37278593900,
                "preferredName": "A.Z. Zelikovsky",
                "firstName": "A.Z.",
                "lastName": "Zelikovsky"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816216",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225809",
        "articleTitle": "A fast algorithm for OR-AND-OR synthesis",
        "volume": "22",
        "issue": "9",
        "startPage": "1166",
        "endPage": "1176",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A fast algorithm for OR-AND-OR synthesis",
        "authors": [
            {
                "id": 37284401200,
                "preferredName": "D. Debnath",
                "firstName": "D.",
                "lastName": "Debnath"
            },
            {
                "id": 37283995000,
                "preferredName": "Z.G. Vranesic",
                "firstName": "Z.G.",
                "lastName": "Vranesic"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807892",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182078",
        "articleTitle": "Early probabilistic noise estimation for capacitively coupled interconnects",
        "volume": "22",
        "issue": "3",
        "startPage": "337",
        "endPage": "345",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Early probabilistic noise estimation for capacitively coupled interconnects",
        "authors": [
            {
                "id": 37276101500,
                "preferredName": "M.R. Becer",
                "firstName": "M.R.",
                "lastName": "Becer"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37276092000,
                "preferredName": "R. Panda",
                "firstName": "R.",
                "lastName": "Panda"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818372",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240091",
        "articleTitle": "Analysis and optimization of structured power/ground networks",
        "volume": "22",
        "issue": "11",
        "startPage": "1533",
        "endPage": "1544",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis and optimization of structured power/ground networks",
        "authors": [
            {
                "id": 37087291568,
                "preferredName": "Haihua Su",
                "firstName": null,
                "lastName": "Haihua Su"
            },
            {
                "id": 37448294100,
                "preferredName": "K.H. Gala",
                "firstName": "K.H.",
                "lastName": "Gala"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809649",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190984",
        "articleTitle": "Routability-driven floorplanner with buffer block planning",
        "volume": "22",
        "issue": "4",
        "startPage": "470",
        "endPage": "480",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Routability-driven floorplanner with buffer block planning",
        "authors": [
            {
                "id": 37281557100,
                "preferredName": "Chiu-Wing Sham",
                "firstName": null,
                "lastName": "Chiu-Wing Sham"
            },
            {
                "id": 37273912900,
                "preferredName": "E.F.Y. Young",
                "firstName": "E.F.Y.",
                "lastName": "Young"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809654",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190981",
        "articleTitle": "On integrating power and signal routing for shield count minimization in congested regions",
        "volume": "22",
        "issue": "4",
        "startPage": "437",
        "endPage": "445",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On integrating power and signal routing for shield count minimization in congested regions",
        "authors": [
            {
                "id": 37266927200,
                "preferredName": "P. Saxena",
                "firstName": "P.",
                "lastName": "Saxena"
            },
            {
                "id": 37089089639,
                "preferredName": "S. Gupta",
                "firstName": "S.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816207",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225819",
        "articleTitle": "A simulation framework for energy-consumption analysis of OS-driven embedded applications",
        "volume": "22",
        "issue": "9",
        "startPage": "1284",
        "endPage": "1294",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A simulation framework for energy-consumption analysis of OS-driven embedded applications",
        "authors": [
            {
                "id": 37332745500,
                "preferredName": "T.K. Tan",
                "firstName": "T.K.",
                "lastName": "Tan"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818378",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240096",
        "articleTitle": "Optimal path routing in single- and multiple-clock domain systems",
        "volume": "22",
        "issue": "11",
        "startPage": "1580",
        "endPage": "1588",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal path routing in single- and multiple-clock domain systems",
        "authors": [
            {
                "id": 37355148000,
                "preferredName": "S. Hassoun",
                "firstName": "S.",
                "lastName": "Hassoun"
            },
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809646",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190987",
        "articleTitle": "Global and local congestion optimization in technology mapping",
        "volume": "22",
        "issue": "4",
        "startPage": "498",
        "endPage": "505",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Global and local congestion optimization in technology mapping",
        "authors": [
            {
                "id": 37273824300,
                "preferredName": "D. Pandini",
                "firstName": "D.",
                "lastName": "Pandini"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            },
            {
                "id": 37266907500,
                "preferredName": "A.J. Strojwas",
                "firstName": "A.J.",
                "lastName": "Strojwas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819430",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253542",
        "articleTitle": "On optimal hyperuniversal and rearrangeable switch box designs",
        "volume": "22",
        "issue": "12",
        "startPage": "1637",
        "endPage": "1649",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On optimal hyperuniversal and rearrangeable switch box designs",
        "authors": [
            {
                "id": 37087304718,
                "preferredName": "Hongbing Fan",
                "firstName": null,
                "lastName": "Hongbing Fan"
            },
            {
                "id": 37087303247,
                "preferredName": "Jiping Liu",
                "firstName": null,
                "lastName": "Jiping Liu"
            },
            {
                "id": 37087284656,
                "preferredName": "Yu-Liang Wu",
                "firstName": null,
                "lastName": "Yu-Liang Wu"
            },
            {
                "id": 37087496200,
                "preferredName": "Chak-Chung Cheung",
                "firstName": null,
                "lastName": "Chak-Chung Cheung"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811444",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201589",
        "articleTitle": "Fault-coverage analysis techniques of crosstalk in chip interconnects",
        "volume": "22",
        "issue": "6",
        "startPage": "770",
        "endPage": "782",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fault-coverage analysis techniques of crosstalk in chip interconnects",
        "authors": [
            {
                "id": 37087160618,
                "preferredName": "Yi Zhao",
                "firstName": null,
                "lastName": "Yi Zhao"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814239",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208453",
        "articleTitle": "A new reasoning scheme for efficient redundancy addition and removal",
        "volume": "22",
        "issue": "7",
        "startPage": "945",
        "endPage": "951",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new reasoning scheme for efficient redundancy addition and removal",
        "authors": [
            {
                "id": 38276739700,
                "preferredName": "C.-W.J. Chang",
                "firstName": "C.-W.J.",
                "lastName": "Chang"
            },
            {
                "id": 37087192224,
                "preferredName": "Ming-Fu Hsiao",
                "firstName": null,
                "lastName": "Ming-Fu Hsiao"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811449",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201582",
        "articleTitle": "A high-performance architecture and BDD-based synthesis methodology for packet classification",
        "volume": "22",
        "issue": "6",
        "startPage": "698",
        "endPage": "709",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A high-performance architecture and BDD-based synthesis methodology for packet classification",
        "authors": [
            {
                "id": 37266591900,
                "preferredName": "A. Prakash",
                "firstName": "A.",
                "lastName": "Prakash"
            },
            {
                "id": 37273134100,
                "preferredName": "R. Kotla",
                "firstName": "R.",
                "lastName": "Kotla"
            },
            {
                "id": 37087160601,
                "preferredName": "T. Mandal",
                "firstName": "T.",
                "lastName": "Mandal"
            },
            {
                "id": 37276166400,
                "preferredName": "A. Aziz",
                "firstName": "A.",
                "lastName": "Aziz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811454",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201584",
        "articleTitle": "PLA-based regular structures and their synthesis",
        "volume": "22",
        "issue": "6",
        "startPage": "723",
        "endPage": "729",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "PLA-based regular structures and their synthesis",
        "authors": [
            {
                "id": 37087253894,
                "preferredName": "Fan Mo",
                "firstName": null,
                "lastName": "Fan Mo"
            },
            {
                "id": 37275814500,
                "preferredName": "R. Brayton",
                "firstName": "R.",
                "lastName": "Brayton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809648",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190985",
        "articleTitle": "Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost, congestion, and blockages",
        "volume": "22",
        "issue": "4",
        "startPage": "481",
        "endPage": "491",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost, congestion, and blockages",
        "authors": [
            {
                "id": 37282434300,
                "preferredName": "M. Hrkic",
                "firstName": "M.",
                "lastName": "Hrkic"
            },
            {
                "id": 37282434100,
                "preferredName": "J. Lillis",
                "firstName": "J.",
                "lastName": "Lillis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816215",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225810",
        "articleTitle": "Technology-portable analytical model for DSM CMOS inverter transition-time estimation",
        "volume": "22",
        "issue": "9",
        "startPage": "1177",
        "endPage": "1187",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Technology-portable analytical model for DSM CMOS inverter transition-time estimation",
        "authors": [
            {
                "id": 37276266300,
                "preferredName": "A. Kabbani",
                "firstName": "A.",
                "lastName": "Kabbani"
            },
            {
                "id": 38277818000,
                "preferredName": "D. Al-Khalili",
                "firstName": "D.",
                "lastName": "Al-Khalili"
            },
            {
                "id": 38271431100,
                "preferredName": "A.J. Al-Khalili",
                "firstName": "A.J.",
                "lastName": "Al-Khalili"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819422",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253540",
        "articleTitle": "A methodology for optimal repeater insertion in pipelined interconnects",
        "volume": "22",
        "issue": "12",
        "startPage": "1613",
        "endPage": "1624",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A methodology for optimal repeater insertion in pipelined interconnects",
        "authors": [
            {
                "id": 37353181800,
                "preferredName": "P. Cocchini",
                "firstName": "P.",
                "lastName": "Cocchini"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811445",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201587",
        "articleTitle": "Lossy transmission line simulation based on closed-form triangle impulse responses",
        "volume": "22",
        "issue": "6",
        "startPage": "748",
        "endPage": "755",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Lossy transmission line simulation based on closed-form triangle impulse responses",
        "authors": [
            {
                "id": 37087161850,
                "preferredName": "Tingdong Zhou",
                "firstName": null,
                "lastName": "Tingdong Zhou"
            },
            {
                "id": 37281402700,
                "preferredName": "S.L. Dvorak",
                "firstName": "S.L.",
                "lastName": "Dvorak"
            },
            {
                "id": 37281410600,
                "preferredName": "J.L. Prince",
                "firstName": "J.L.",
                "lastName": "Prince"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805719",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158253",
        "articleTitle": "Fast on-chip inductance simulation using a precorrected-FFT method",
        "volume": "22",
        "issue": "1",
        "startPage": "49",
        "endPage": "66",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast on-chip inductance simulation using a precorrected-FFT method",
        "authors": [
            {
                "id": 37734741000,
                "preferredName": "H. Hu",
                "firstName": "H.",
                "lastName": "Hu"
            },
            {
                "id": 37276099100,
                "preferredName": "D.T. Blaauw",
                "firstName": "D.T.",
                "lastName": "Blaauw"
            },
            {
                "id": 37267372100,
                "preferredName": "V. Zolotov",
                "firstName": "V.",
                "lastName": "Zolotov"
            },
            {
                "id": 37448294100,
                "preferredName": "K. Gala",
                "firstName": "K.",
                "lastName": "Gala"
            },
            {
                "id": 37087337126,
                "preferredName": "Min Zhao",
                "firstName": null,
                "lastName": "Min Zhao"
            },
            {
                "id": 37276092000,
                "preferredName": "R. Panda",
                "firstName": "R.",
                "lastName": "Panda"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819423",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253546",
        "articleTitle": "A fanout optimization algorithm based on the effort delay model",
        "volume": "22",
        "issue": "12",
        "startPage": "1671",
        "endPage": "1678",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A fanout optimization algorithm based on the effort delay model",
        "authors": [
            {
                "id": 37991682800,
                "preferredName": "P. Rezvani",
                "firstName": "P.",
                "lastName": "Rezvani"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811456",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201579",
        "articleTitle": "Measurements for structural logic synthesis optimizations",
        "volume": "22",
        "issue": "6",
        "startPage": "665",
        "endPage": "674",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Measurements for structural logic synthesis optimizations",
        "authors": [
            {
                "id": 37282439200,
                "preferredName": "P. Kudva",
                "firstName": "P.",
                "lastName": "Kudva"
            },
            {
                "id": 37268063200,
                "preferredName": "A. Sullivan",
                "firstName": "A.",
                "lastName": "Sullivan"
            },
            {
                "id": 38180498700,
                "preferredName": "W. Dougherty",
                "firstName": "W.",
                "lastName": "Dougherty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805726",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158255",
        "articleTitle": "Test enrichment for path delay faults using multiple sets of target faults",
        "volume": "22",
        "issue": "1",
        "startPage": "82",
        "endPage": "90",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test enrichment for path delay faults using multiple sets of target faults",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807885",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182074",
        "articleTitle": "Reverse-order-restoration-based static test compaction for synchronous sequential circuits",
        "volume": "22",
        "issue": "3",
        "startPage": "293",
        "endPage": "304",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Reverse-order-restoration-based static test compaction for synchronous sequential circuits",
        "authors": [
            {
                "id": 37087153696,
                "preferredName": "Ruifeng Guo",
                "firstName": null,
                "lastName": "Ruifeng Guo"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805727",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158250",
        "articleTitle": "A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor",
        "volume": "22",
        "issue": "1",
        "startPage": "15",
        "endPage": "25",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor",
        "authors": [
            {
                "id": 37272434400,
                "preferredName": "D.J. Walkey",
                "firstName": "D.J.",
                "lastName": "Walkey"
            },
            {
                "id": 37089116407,
                "preferredName": "D. Celo",
                "firstName": "D.",
                "lastName": "Celo"
            },
            {
                "id": 37279558200,
                "preferredName": "T.J. Smy",
                "firstName": "T.J.",
                "lastName": "Smy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814951",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214855",
        "articleTitle": "Complex instruction and software library mapping for embedded software using symbolic algebra",
        "volume": "22",
        "issue": "8",
        "startPage": "964",
        "endPage": "975",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Complex instruction and software library mapping for embedded software using symbolic algebra",
        "authors": [
            {
                "id": 37327276400,
                "preferredName": "A. Peymandoust",
                "firstName": "A.",
                "lastName": "Peymandoust"
            },
            {
                "id": 37265874300,
                "preferredName": "T. Simunic",
                "firstName": "T.",
                "lastName": "Simunic"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818303",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240090",
        "articleTitle": "On-chip interconnect modeling by wire duplication",
        "volume": "22",
        "issue": "11",
        "startPage": "1521",
        "endPage": "1532",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On-chip interconnect modeling by wire duplication",
        "authors": [
            {
                "id": 37087581950,
                "preferredName": "Guoan Zhong",
                "firstName": null,
                "lastName": "Guoan Zhong"
            },
            {
                "id": 37087144939,
                "preferredName": "Cheng-Kok Koh",
                "firstName": null,
                "lastName": "Cheng-Kok Koh"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805725",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158256",
        "articleTitle": "Maze routing with buffer insertion under transition time constraints",
        "volume": "22",
        "issue": "1",
        "startPage": "91",
        "endPage": "95",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Maze routing with buffer insertion under transition time constraints",
        "authors": [
            {
                "id": 37087144060,
                "preferredName": "Li-Da Huang",
                "firstName": null,
                "lastName": "Li-Da Huang"
            },
            {
                "id": 37087299261,
                "preferredName": "Minghorng Lai",
                "firstName": null,
                "lastName": "Minghorng Lai"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            },
            {
                "id": 37087336502,
                "preferredName": "Youxin Gao",
                "firstName": null,
                "lastName": "Youxin Gao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814946",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214857",
        "articleTitle": "Web-based IP evaluation and distribution using applets",
        "volume": "22",
        "issue": "8",
        "startPage": "985",
        "endPage": "994",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Web-based IP evaluation and distribution using applets",
        "authors": [
            {
                "id": 37283898600,
                "preferredName": "M.J. Wirthlin",
                "firstName": "M.J.",
                "lastName": "Wirthlin"
            },
            {
                "id": 37331937900,
                "preferredName": "B. McMurtrey",
                "firstName": "B.",
                "lastName": "McMurtrey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818376",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240095",
        "articleTitle": "Addressing useless test data in core-based system-on-a-chip test",
        "volume": "22",
        "issue": "11",
        "startPage": "1568",
        "endPage": "1580",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Addressing useless test data in core-based system-on-a-chip test",
        "authors": [
            {
                "id": 38334324300,
                "preferredName": "P.T. Gonciari",
                "firstName": "P.T.",
                "lastName": "Gonciari"
            },
            {
                "id": 37275577600,
                "preferredName": "B. Al-Hashimi",
                "firstName": "B.",
                "lastName": "Al-Hashimi"
            },
            {
                "id": 37275575300,
                "preferredName": "N. Nicolici",
                "firstName": "N.",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814955",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214856",
        "articleTitle": "Address assignment in DSP code generation - an integrated approach",
        "volume": "22",
        "issue": "8",
        "startPage": "976",
        "endPage": "984",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Address assignment in DSP code generation - an integrated approach",
        "authors": [
            {
                "id": 37087215506,
                "preferredName": "Yoonseo Choi",
                "firstName": null,
                "lastName": "Yoonseo Choi"
            },
            {
                "id": 37087170856,
                "preferredName": "Taewhan Kim",
                "firstName": null,
                "lastName": "Taewhan Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807886",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182076",
        "articleTitle": "Layout driven synthesis of multiple scan chains",
        "volume": "22",
        "issue": "3",
        "startPage": "317",
        "endPage": "326",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Layout driven synthesis of multiple scan chains",
        "authors": [
            {
                "id": 37330137900,
                "preferredName": "K. Rahimi",
                "firstName": "K.",
                "lastName": "Rahimi"
            },
            {
                "id": 37275850100,
                "preferredName": "M. Soma",
                "firstName": "M.",
                "lastName": "Soma"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809659",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190979",
        "articleTitle": "Design hierarchy-guided multilevel circuit partitioning",
        "volume": "22",
        "issue": "4",
        "startPage": "420",
        "endPage": "427",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design hierarchy-guided multilevel circuit partitioning",
        "authors": [
            {
                "id": 37087476954,
                "preferredName": "Yongseok Cheon",
                "firstName": null,
                "lastName": "Yongseok Cheon"
            },
            {
                "id": 37274545500,
                "preferredName": "M.D.F. Wong",
                "firstName": "M.D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805723",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158258",
        "articleTitle": "Automatic interconnection rectification for SoC design verification based on the port order fault model",
        "volume": "22",
        "issue": "1",
        "startPage": "104",
        "endPage": "114",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic interconnection rectification for SoC design verification based on the port order fault model",
        "authors": [
            {
                "id": 37087259379,
                "preferredName": "Chun-Yao Wang",
                "firstName": null,
                "lastName": "Chun-Yao Wang"
            },
            {
                "id": 37087184348,
                "preferredName": "Shing-Wu Tung",
                "firstName": null,
                "lastName": "Shing-Wu Tung"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811443",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201585",
        "articleTitle": "Integrated floorplanning with buffer/channel insertion for bus-based designs",
        "volume": "22",
        "issue": "6",
        "startPage": "730",
        "endPage": "741",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Integrated floorplanning with buffer/channel insertion for bus-based designs",
        "authors": [
            {
                "id": 38349671200,
                "preferredName": "F. Rafiq",
                "firstName": "F.",
                "lastName": "Rafiq"
            },
            {
                "id": 38271201200,
                "preferredName": "M. Chrzanowska-Jeske",
                "firstName": "M.",
                "lastName": "Chrzanowska-Jeske"
            },
            {
                "id": 37278140400,
                "preferredName": "H.H. Yang",
                "firstName": "H.H.",
                "lastName": "Yang"
            },
            {
                "id": 37266699600,
                "preferredName": "M. Jeske",
                "firstName": "M.",
                "lastName": "Jeske"
            },
            {
                "id": 37347844900,
                "preferredName": "N. Sherwani",
                "firstName": "N.",
                "lastName": "Sherwani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818125",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233823",
        "articleTitle": "Test generation and optimization for DRAM cell defects using electrical simulation",
        "volume": "22",
        "issue": "10",
        "startPage": "1371",
        "endPage": "1384",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test generation and optimization for DRAM cell defects using electrical simulation",
        "authors": [
            {
                "id": 38278163800,
                "preferredName": "Z. Al-Ars",
                "firstName": "Z.",
                "lastName": "Al-Ars"
            },
            {
                "id": 37273366000,
                "preferredName": "A.J. van de Goor",
                "firstName": "A.J.",
                "lastName": "van de Goor"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818118",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233829",
        "articleTitle": "Accelerating the compaction of test sequences in sequential circuits through problem size reduction",
        "volume": "22",
        "issue": "10",
        "startPage": "1443",
        "endPage": "1449",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Accelerating the compaction of test sequences in sequential circuits through problem size reduction",
        "authors": [
            {
                "id": 37393714500,
                "preferredName": "M. Dimopoulos",
                "firstName": "M.",
                "lastName": "Dimopoulos"
            },
            {
                "id": 37846081000,
                "preferredName": "P. Linardis",
                "firstName": "P.",
                "lastName": "Linardis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818301",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240088",
        "articleTitle": "Synthesis of arithmetic circuits considering layout effects",
        "volume": "22",
        "issue": "11",
        "startPage": "1487",
        "endPage": "1503",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of arithmetic circuits considering layout effects",
        "authors": [
            {
                "id": 37087288852,
                "preferredName": "Junhyung Um",
                "firstName": null,
                "lastName": "Junhyung Um"
            },
            {
                "id": 37087170856,
                "preferredName": "Taewhan Kim",
                "firstName": null,
                "lastName": "Taewhan Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818122",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1233830",
        "articleTitle": "Test data compression based on input-output dependence",
        "volume": "22",
        "issue": "10",
        "startPage": "1450",
        "endPage": "1455",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test data compression based on input-output dependence",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816219",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225812",
        "articleTitle": "Rigorous integration of semiconductor process and device simulators",
        "volume": "22",
        "issue": "9",
        "startPage": "1204",
        "endPage": "1214",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Rigorous integration of semiconductor process and device simulators",
        "authors": [
            {
                "id": 38339191900,
                "preferredName": "T. Binder",
                "firstName": "T.",
                "lastName": "Binder"
            },
            {
                "id": 37330160800,
                "preferredName": "A. Hossinger",
                "firstName": "A.",
                "lastName": "Hossinger"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814249",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208445",
        "articleTitle": "New approximations for the rectilinear Steiner arborescence problem [VLSI layout]",
        "volume": "22",
        "issue": "7",
        "startPage": "859",
        "endPage": "869",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "New approximations for the rectilinear Steiner arborescence problem [VLSI layout]",
        "authors": [
            {
                "id": 38137388600,
                "preferredName": "S. Ramnath",
                "firstName": "S.",
                "lastName": "Ramnath"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.819384",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253541",
        "articleTitle": "Estimation of power dissipation in switched-capacitor circuits",
        "volume": "22",
        "issue": "12",
        "startPage": "1625",
        "endPage": "1636",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Estimation of power dissipation in switched-capacitor circuits",
        "authors": [
            {
                "id": 37265755700,
                "preferredName": "G. Casinovi",
                "firstName": "G.",
                "lastName": "Casinovi"
            },
            {
                "id": 37089112545,
                "preferredName": "C. Young",
                "firstName": "C.",
                "lastName": "Young"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816209",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225817",
        "articleTitle": "Static timing analysis for level-clocked circuits in the presence of crosstalk",
        "volume": "22",
        "issue": "9",
        "startPage": "1270",
        "endPage": "1277",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Static timing analysis for level-clocked circuits in the presence of crosstalk",
        "authors": [
            {
                "id": 37355148000,
                "preferredName": "S. Hassoun",
                "firstName": "S.",
                "lastName": "Hassoun"
            },
            {
                "id": 38292081500,
                "preferredName": "C. Cromer",
                "firstName": "C.",
                "lastName": "Cromer"
            },
            {
                "id": 37087716669,
                "preferredName": "E. Calvillo-Gamez",
                "firstName": "E.",
                "lastName": "Calvillo-Gamez"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807881",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182071",
        "articleTitle": "The physical design of on-chip interconnections",
        "volume": "22",
        "issue": "3",
        "startPage": "254",
        "endPage": "276",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The physical design of on-chip interconnections",
        "authors": [
            {
                "id": 37087332354,
                "preferredName": "M.Y.L. Wisniewski",
                "firstName": "M.Y.L.",
                "lastName": "Wisniewski"
            },
            {
                "id": 37643503600,
                "preferredName": "E. Yashchin",
                "firstName": "E.",
                "lastName": "Yashchin"
            },
            {
                "id": 37329272400,
                "preferredName": "R.L. Franch",
                "firstName": "R.L.",
                "lastName": "Franch"
            },
            {
                "id": 38109581000,
                "preferredName": "D.P. Conrady",
                "firstName": "D.P.",
                "lastName": "Conrady"
            },
            {
                "id": 37271766500,
                "preferredName": "D.N. Maynard",
                "firstName": "D.N.",
                "lastName": "Maynard"
            },
            {
                "id": 37284966100,
                "preferredName": "G. Fiorenza",
                "firstName": "G.",
                "lastName": "Fiorenza"
            },
            {
                "id": 37318291300,
                "preferredName": "I.C. Noyan",
                "firstName": "I.C.",
                "lastName": "Noyan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818305",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240087",
        "articleTitle": "Efficient event-driven simulation by exploiting the output observability of gate clusters",
        "volume": "22",
        "issue": "11",
        "startPage": "1471",
        "endPage": "1486",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient event-driven simulation by exploiting the output observability of gate clusters",
        "authors": [
            {
                "id": 37354707600,
                "preferredName": "P.M. Maurer",
                "firstName": "P.M.",
                "lastName": "Maurer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805721",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158249",
        "articleTitle": "Timed compiled-code functional simulation of embedded software for performance analysis of SOC design",
        "volume": "22",
        "issue": "1",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timed compiled-code functional simulation of embedded software for performance analysis of SOC design",
        "authors": [
            {
                "id": 37087261613,
                "preferredName": "Jong-Yeol Lee",
                "firstName": null,
                "lastName": "Jong-Yeol Lee"
            },
            {
                "id": 37087143345,
                "preferredName": "In-Cheol Park",
                "firstName": null,
                "lastName": "In-Cheol Park"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809652",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190982",
        "articleTitle": "TEG: a new post-layout optimization method",
        "volume": "22",
        "issue": "4",
        "startPage": "446",
        "endPage": "456",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "TEG: a new post-layout optimization method",
        "authors": [
            {
                "id": 37087368914,
                "preferredName": "Shuo Zhang",
                "firstName": null,
                "lastName": "Shuo Zhang"
            },
            {
                "id": 37275529500,
                "preferredName": "W. Dai",
                "firstName": "W.",
                "lastName": "Dai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814253",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208442",
        "articleTitle": "Layout driven retiming using the coupled edge timing model",
        "volume": "22",
        "issue": "7",
        "startPage": "825",
        "endPage": "835",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Layout driven retiming using the coupled edge timing model",
        "authors": [
            {
                "id": 37274532300,
                "preferredName": "I. Neumann",
                "firstName": "I.",
                "lastName": "Neumann"
            },
            {
                "id": 37274539900,
                "preferredName": "W. Kunz",
                "firstName": "W.",
                "lastName": "Kunz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814957",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214867",
        "articleTitle": "Theorems for identifying undetectable faults in partial-scan circuits",
        "volume": "22",
        "issue": "8",
        "startPage": "1092",
        "endPage": "1097",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Theorems for identifying undetectable faults in partial-scan circuits",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.805724",
        "publicationYear": "2003",
        "publicationDate": "Jan. 2003",
        "articleNumber": "1158257",
        "articleTitle": "Timing constraints for domino logic gates with timing-dependent keepers",
        "volume": "22",
        "issue": "1",
        "startPage": "96",
        "endPage": "103",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing constraints for domino logic gates with timing-dependent keepers",
        "authors": [
            {
                "id": 37087195663,
                "preferredName": "Seong-Ook Jung",
                "firstName": null,
                "lastName": "Seong-Ook Jung"
            },
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814251",
        "publicationYear": "2003",
        "publicationDate": "July 2003",
        "articleNumber": "1208443",
        "articleTitle": "Optimal joint module-selection and retiming with carry-save representation",
        "volume": "22",
        "issue": "7",
        "startPage": "836",
        "endPage": "846",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal joint module-selection and retiming with carry-save representation",
        "authors": [
            {
                "id": 37087575251,
                "preferredName": "Zhan Yu",
                "firstName": null,
                "lastName": "Zhan Yu"
            },
            {
                "id": 37086978898,
                "preferredName": "Kei-Yong Khoo",
                "firstName": null,
                "lastName": "Kei-Yong Khoo"
            },
            {
                "id": 37271409200,
                "preferredName": "A.N. Willson",
                "firstName": "A.N.",
                "lastName": "Willson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816212",
        "publicationYear": "2003",
        "publicationDate": "Sept. 2003",
        "articleNumber": "1225811",
        "articleTitle": "Probabilistic analysis of interconnect coupling noise",
        "volume": "22",
        "issue": "9",
        "startPage": "1188",
        "endPage": "1203",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Probabilistic analysis of interconnect coupling noise",
        "authors": [
            {
                "id": 37282528500,
                "preferredName": "S. Vrudhula",
                "firstName": "S.",
                "lastName": "Vrudhula"
            },
            {
                "id": 37276099100,
                "preferredName": "D.T. Blaauw",
                "firstName": "D.T.",
                "lastName": "Blaauw"
            },
            {
                "id": 37326046300,
                "preferredName": "S. Sirichotiyakul",
                "firstName": "S.",
                "lastName": "Sirichotiyakul"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.818304",
        "publicationYear": "2003",
        "publicationDate": "Nov. 2003",
        "articleNumber": "1240086",
        "articleTitle": "An application-level synthesis methodology for multidimensional embedded processing systems",
        "volume": "22",
        "issue": "11",
        "startPage": "1457",
        "endPage": "1470",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An application-level synthesis methodology for multidimensional embedded processing systems",
        "authors": [
            {
                "id": 37279180000,
                "preferredName": "C. Alippi",
                "firstName": "C.",
                "lastName": "Alippi"
            },
            {
                "id": 37331650200,
                "preferredName": "A. Galbusera",
                "firstName": "A.",
                "lastName": "Galbusera"
            },
            {
                "id": 37331651000,
                "preferredName": "M. Stellini",
                "firstName": "M.",
                "lastName": "Stellini"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.811455",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201592",
        "articleTitle": "On the problem of gate assignment under different rise and fall delays",
        "volume": "22",
        "issue": "6",
        "startPage": "807",
        "endPage": "814",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the problem of gate assignment under different rise and fall delays",
        "authors": [
            {
                "id": 37273777900,
                "preferredName": "A.L. Oliveira",
                "firstName": "A.L.",
                "lastName": "Oliveira"
            },
            {
                "id": 37273851300,
                "preferredName": "R. Murgai",
                "firstName": "R.",
                "lastName": "Murgai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.807879",
        "publicationYear": "2003",
        "publicationDate": "March 2003",
        "articleNumber": "1182073",
        "articleTitle": "Simulation of arsenic in situ doping with polysilicon CVD and its application to high aspect ratio trenches",
        "volume": "22",
        "issue": "3",
        "startPage": "285",
        "endPage": "292",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulation of arsenic in situ doping with polysilicon CVD and its application to high aspect ratio trenches",
        "authors": [
            {
                "id": 37274729400,
                "preferredName": "C. Heitzinger",
                "firstName": "C.",
                "lastName": "Heitzinger"
            },
            {
                "id": 37373744900,
                "preferredName": "W. Pyka",
                "firstName": "W.",
                "lastName": "Pyka"
            },
            {
                "id": 37063615100,
                "preferredName": "N. Tamaoki",
                "firstName": "N.",
                "lastName": "Tamaoki"
            },
            {
                "id": 37087913702,
                "preferredName": "T. Takase",
                "firstName": "T.",
                "lastName": "Takase"
            },
            {
                "id": 37087911241,
                "preferredName": "T. Ohmine",
                "firstName": "T.",
                "lastName": "Ohmine"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814960",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214858",
        "articleTitle": "Satometer: how much have we searched?",
        "volume": "22",
        "issue": "8",
        "startPage": "995",
        "endPage": "1004",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Satometer: how much have we searched?",
        "authors": [
            {
                "id": 37267050700,
                "preferredName": "F.A. Aloul",
                "firstName": "F.A.",
                "lastName": "Aloul"
            },
            {
                "id": 37529406000,
                "preferredName": "B.D. Sierawski",
                "firstName": "B.D.",
                "lastName": "Sierawski"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.814959",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214862",
        "articleTitle": "Design automation with mixtures of proof strategies for propositional logic",
        "volume": "22",
        "issue": "8",
        "startPage": "1042",
        "endPage": "1048",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design automation with mixtures of proof strategies for propositional logic",
        "authors": [
            {
                "id": 37331626200,
                "preferredName": "G. Andersson",
                "firstName": "G.",
                "lastName": "Andersson"
            },
            {
                "id": 37295706300,
                "preferredName": "P. Bjesse",
                "firstName": "P.",
                "lastName": "Bjesse"
            },
            {
                "id": 37701898400,
                "preferredName": "B. Cook",
                "firstName": "B.",
                "lastName": "Cook"
            },
            {
                "id": 37327236900,
                "preferredName": "Z. Hanna",
                "firstName": "Z.",
                "lastName": "Hanna"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.808577",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1174088",
        "articleTitle": "Guest editorial",
        "volume": "22",
        "issue": "2",
        "startPage": "121",
        "endPage": "123",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guest editorial",
        "authors": [
            {
                "id": 38557358300,
                "preferredName": "H.A. Mantooth",
                "firstName": "H.A.",
                "lastName": "Mantooth"
            },
            {
                "id": 37275184800,
                "preferredName": "G.G.E. Gielen",
                "firstName": "G.G.E.",
                "lastName": "Gielen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.816086",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1214854",
        "articleTitle": "Guest editorial",
        "volume": "22",
        "issue": "8",
        "startPage": "962",
        "endPage": "963",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guest editorial",
        "authors": [
            {
                "id": 37276099100,
                "preferredName": "D.T. Blaauw",
                "firstName": "D.T.",
                "lastName": "Blaauw"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.813395",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1201578",
        "articleTitle": "Guest editorial",
        "volume": "22",
        "issue": "6",
        "startPage": "662",
        "endPage": "664",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guest editorial",
        "authors": [
            {
                "id": 37355148000,
                "preferredName": "S. Hassoun",
                "firstName": "S.",
                "lastName": "Hassoun"
            },
            {
                "id": 37278359300,
                "preferredName": "S.M. Nowick",
                "firstName": "S.M.",
                "lastName": "Nowick"
            },
            {
                "id": 37370198100,
                "preferredName": "L. Stok",
                "firstName": "L.",
                "lastName": "Stok"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.809644",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1190975",
        "articleTitle": "Guest editorial",
        "volume": "22",
        "issue": "4",
        "startPage": "385",
        "endPage": "386",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Guest editorial",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.1253549",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253549",
        "articleTitle": "Author index",
        "volume": "22",
        "issue": "12",
        "startPage": "1687",
        "endPage": "1691",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Author index",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2003.1253550",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1253550",
        "articleTitle": "Subject index",
        "volume": "22",
        "issue": "12",
        "startPage": "1691",
        "endPage": "1705",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Subject index",
        "authors": []
    }
]