
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015493                       # Number of seconds simulated
sim_ticks                                 15493450500                       # Number of ticks simulated
final_tick                                15493450500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69783                       # Simulator instruction rate (inst/s)
host_op_rate                                   110982                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41253860                       # Simulator tick rate (ticks/s)
host_mem_usage                                4380344                       # Number of bytes of host memory used
host_seconds                                   375.56                       # Real time elapsed on the host
sim_insts                                    26207802                       # Number of instructions simulated
sim_ops                                      41680972                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          125632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          814080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             939712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       125632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        125632                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14683                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8108717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           52543492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60652209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8108717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8108717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8108717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          52543492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60652209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14683                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 939712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  939712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15493330000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.318173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.831785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.106118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2338     46.43%     46.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1568     31.14%     77.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          682     13.55%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          108      2.14%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      0.64%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      0.50%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      0.36%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.32%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          248      4.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5035                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    266832750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               542139000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   73415000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18172.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36922.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1055188.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17414460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9233235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                49008960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         494785200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            186826620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             12688800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2027939730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       475921440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2258425200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5532243645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            357.069824                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15050795000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10211500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     209426000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9364088000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1239398250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     222965250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4447361500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18628260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9874590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                55827660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         484336320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            195293400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             12157440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2001551580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       451646400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2281152540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5510468190                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            355.664362                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15033214000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9247000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     204976000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9467981500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1176050000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     246013500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4389182500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11309369                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11309369                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            867770                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8297661                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  722808                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              12989                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         8297661                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            5504288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2793373                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       287735                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6649739                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2914452                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8752                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          7811                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6866800                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           544                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         30986902                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7293633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       66274017                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11309369                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6227096                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22677940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1737146                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  407                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2085                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          414                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   6866412                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                242545                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           30843064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.446564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.560218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13823460     44.82%     44.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1229519      3.99%     48.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   971391      3.15%     51.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   761302      2.47%     54.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   776794      2.52%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1192559      3.87%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1696787      5.50%     66.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1534313      4.97%     71.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  8856939     28.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             30843064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.364973                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.138775                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5427805                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10666132                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11656846                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2223708                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 868573                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               98115378                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 868573                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6648193                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5904936                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2452                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12425675                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4993235                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               93519643                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10119                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2823668                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 251290                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1469081                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           130329947                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             221793573                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        137061071                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            645864                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              59624703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 70705244                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                103                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8668229                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7962128                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3971382                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1456560                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1287801                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   85402915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 593                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  71008214                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            447363                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        43722535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     56991056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            529                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      30843064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.302243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.387623                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11778314     38.19%     38.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3192097     10.35%     48.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3122506     10.12%     58.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2842187      9.21%     67.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3030680      9.83%     77.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2681243      8.69%     86.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2383348      7.73%     94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1285991      4.17%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              526698      1.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        30843064                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  907230     98.61%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   535      0.06%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4931      0.54%     99.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   237      0.03%     99.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6047      0.66%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1018      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1280494      1.80%      1.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58871441     82.91%     84.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4182      0.01%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 33810      0.05%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              185534      0.26%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  16      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7458606     10.50%     95.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3051675      4.30%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           87141      0.12%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35315      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               71008214                       # Type of FU issued
system.cpu.iq.rate                           2.291556                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      919998                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012956                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          173423319                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         128675198                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     67083577                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              803534                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             451517                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       373009                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               70243544                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  404174                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                  71455577                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads          1154674                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads       318149                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3914180                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11000                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          793                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2061368                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 868573                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5255924                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                477482                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            85403508                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             28718                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7962128                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3971382                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                237                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6647                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                463422                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            793                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         399615                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       707616                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1107231                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              68131829                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6646495                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2272020                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      9559717                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6466963                       # Number of branches executed
system.cpu.iew.exec_stores                    2913222                       # Number of stores executed
system.cpu.iew.exec_rate                     2.198730                       # Inst execution rate
system.cpu.iew.wb_sent                       67785038                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      67456586                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  51479188                       # num instructions producing a value
system.cpu.iew.wb_consumers                  82928668                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.176939                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620765                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        43722832                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            868088                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                484                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts       133028                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples     24813582                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.679764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.177499                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9160459     36.92%     36.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6923269     27.90%     64.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3076509     12.40%     77.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1940409      7.82%     85.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1060870      4.28%     89.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       671610      2.71%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       193645      0.78%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       274430      1.11%     93.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1512381      6.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     24813582                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26207802                       # Number of instructions committed
system.cpu.commit.committedOps               41680972                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5957962                       # Number of memory references committed
system.cpu.commit.loads                       4047948                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    4164569                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     368449                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  40946218                       # Number of committed integer instructions.
system.cpu.commit.function_calls               376579                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       466102      1.12%      1.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         35041650     84.07%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3980      0.01%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            30943      0.07%     85.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         180335      0.43%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3982360      9.55%     95.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1876000      4.50%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        65588      0.16%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        34014      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          41680972                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1512381                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    108705005                       # The number of ROB reads
system.cpu.rob.rob_writes                   176892466                       # The number of ROB writes
system.cpu.timesIdled                            1341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          143838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26207802                       # Number of Instructions Simulated
system.cpu.committedOps                      41680972                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.182354                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.182354                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.845770                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.845770                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 90083245                       # number of integer regfile reads
system.cpu.int_regfile_writes                56970939                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    616948                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   340961                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  31666673                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 34049644                       # number of cc regfile writes
system.cpu.misc_regfile_reads                23705678                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             61188                       # number of replacements
system.cpu.dcache.tags.tagsinuse           990.379892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7250324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             61188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.492580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   990.379892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.967168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15488350                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15488350                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      5680381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5680381                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1884067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1884067                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       7564448                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7564448                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7564448                       # number of overall hits
system.cpu.dcache.overall_hits::total         7564448                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       121517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121517                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        27104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27104                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       148621                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         148621                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       148621                       # number of overall misses
system.cpu.dcache.overall_misses::total        148621                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1341271500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1341271500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1298253997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1298253997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2639525497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2639525497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2639525497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2639525497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      5801898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5801898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1911171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1911171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7713069                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7713069                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7713069                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7713069                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.020944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020944                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014182                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019269                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019269                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019269                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019269                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11037.727232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11037.727232                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47898.981589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47898.981589                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17760.111270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17760.111270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17760.111270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17760.111270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5752                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               372                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.462366                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.857143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        60897                       # number of writebacks
system.cpu.dcache.writebacks::total             60897                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        86401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        86401                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        86409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        86409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        86409                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        86409                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        35116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        35116                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27096                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        62212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        62212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62212                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    450186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    450186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1271020497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1271020497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1721206497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1721206497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1721206497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1721206497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008066                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008066                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008066                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008066                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12819.968106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12819.968106                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46908.049048                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46908.049048                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27666.792532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27666.792532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27666.792532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27666.792532                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2507                       # number of replacements
system.cpu.icache.tags.tagsinuse           501.859028                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5365270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2140.115676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   501.859028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.980193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13735832                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13735832                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      6862606                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6862606                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       6862606                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6862606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      6862606                       # number of overall hits
system.cpu.icache.overall_hits::total         6862606                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3802                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3802                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3802                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3802                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3802                       # number of overall misses
system.cpu.icache.overall_misses::total          3802                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    260364495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    260364495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    260364495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    260364495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    260364495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    260364495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      6866408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6866408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      6866408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6866408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      6866408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6866408                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000554                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000554                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000554                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68480.929774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68480.929774                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68480.929774                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68480.929774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68480.929774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68480.929774                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3475                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                74                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.959459                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2507                       # number of writebacks
system.cpu.icache.writebacks::total              2507                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          785                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          785                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          785                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          785                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          785                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          785                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3017                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3017                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3017                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3017                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3017                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    202906495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    202906495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    202906495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    202906495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    202906495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    202906495                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67254.390123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67254.390123                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67254.390123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67254.390123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67254.390123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67254.390123                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  6683.467531                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1503.183651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5180.283880                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.045874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.158090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.203963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4287                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.448090                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1046035                       # Number of tag accesses
system.l2.tags.data_accesses                  1046035                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        60897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60897                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2502                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2502                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14679                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1052                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          34813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34813                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1052                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 49492                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50544                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1052                       # number of overall hits
system.l2.overall_hits::cpu.data                49492                       # number of overall hits
system.l2.overall_hits::total                   50544                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            12417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12417                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1965                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             303                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12720                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14685                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1965                       # number of overall misses
system.l2.overall_misses::cpu.data              12720                       # number of overall misses
system.l2.overall_misses::total                 14685                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1075118500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1075118500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    187217500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    187217500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     29904500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29904500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     187217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1105023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1292240500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    187217500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1105023000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1292240500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        60897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2502                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2502                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          27096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        35116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3017                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             62212                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                65229                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3017                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            62212                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               65229                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.458260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458260                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.651309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.651309                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.008629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008629                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.651309                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.204462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225130                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.651309                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.204462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225130                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86584.400419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86584.400419                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95276.081425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95276.081425                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98694.719472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98694.719472                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95276.081425                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86872.877358                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87997.310180                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95276.081425                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86872.877358                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87997.310180                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data        12417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12417                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1964                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1964                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          303                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14684                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14684                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    950948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    950948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    167557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    167557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     26874500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26874500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    167557000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    977823000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1145380000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    167557000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    977823000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1145380000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.458260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.650978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.008629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008629                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.650978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.204462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225115                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.650978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.204462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225115                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76584.400419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76584.400419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85314.154786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85314.154786                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88694.719472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88694.719472                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85314.154786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76872.877358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78001.906837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85314.154786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76872.877358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78001.906837                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         14683                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2266                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12417                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2266                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        29366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       939712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       939712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  939712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14683                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17787000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           78669000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       128924                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        63695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15493450500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        60897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27096                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3017                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       185612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                194152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       353472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7878976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8232448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            65229                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008755                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  65224     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              65229                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          127866000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4528491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93318000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
