<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-378"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/PREFETCHh"></a><title>PREFETCHh</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>May 2019</li></ul></nav></header><h1>PREFETCHh
		&mdash; Prefetch Data Into Caches</h1>

<table>
<tbody><tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Op/En</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th></tr>
<tr>
<td>0F 18 /1</td>
<td>PREFETCHT0 <em>m8</em></td>
<td>M</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from <em>m8</em> closer to the processor using T0 hint.</td></tr>
<tr>
<td>0F 18 /2</td>
<td>PREFETCHT1 <em>m8</em></td>
<td>M</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from <em>m8</em> closer to the processor using T1 hint.</td></tr>
<tr>
<td>0F 18 /3</td>
<td>PREFETCHT2 <em>m8</em></td>
<td>M</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from <em>m8</em> closer to the processor using T2 hint.</td></tr>
<tr>
<td>0F 18 /0</td>
<td>PREFETCHNTA <em>m8</em></td>
<td>M</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from <em>m8</em> closer to the processor using NTA hint.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="PREFETCHh.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>M</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td></tr></tbody></table>
<h2 id="description">Description<a class="anchor" href="PREFETCHh.html#description">
			&para;
		</a></h2>
<p>Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:</p>
<ul>
<li>T0 (temporal data)&mdash;prefetch data into all levels of the cache hierarchy.</li>
<li>T1 (temporal data with respect to first level cache misses)&mdash;prefetch data into level 2 cache and higher.</li>
<li>T2 (temporal data with respect to second level cache misses)&mdash;prefetch data into level 3 cache and higher, or an implementation-specific choice.</li>
<li>NTA (non-temporal data with respect to all cache levels)&mdash;prefetch data into non-temporal cache structure and into a location close to the processor, minimizing cache pollution.</li></ul>
<p>The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte.)</p>
<p>If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.</p>
<p>The PREFETCH<em>h</em> instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.</p>
<p>The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes. Additional details of the implementation-dependent locality hints are described in Section 7.4 of <em>Intel&reg; 64 and IA-32 Architectures Optimization Reference Manual</em>.</p>
<p>It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCH<em>h</em> instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCH<em>h</em> instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCH<em>h</em> instruction is also unordered with respect to CLFLUSH and CLFLUSHOPT instructions, other PREFETCH<em>h</em> instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.</p>
<p>This instruction&rsquo;s operation is the same in non-64-bit modes and 64-bit mode.</p>
<h2 id="operation">Operation<a class="anchor" href="PREFETCHh.html#operation">
			&para;
		</a></h2>
<pre>FETCH (m8);
</pre>
<h2 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="PREFETCHh.html#intel-c-c++-compiler-intrinsic-equivalent">
			&para;
		</a></h2>
<pre>void _mm_prefetch(char *p, int i)
</pre>
<pre>The argument &ldquo;*p&rdquo; gives the address of the byte (and corresponding cache line) to be prefetched. The value &ldquo;i&rdquo; gives a constant (_MM_HINT_T0, _MM_HINT_T1, _MM_HINT_T2, or _MM_HINT_NTA) that specifies the type of prefetch operation to be performed.
</pre>
<h2 class="exceptions" id="numeric-exceptions">Numeric Exceptions<a class="anchor" href="PREFETCHh.html#numeric-exceptions">
			&para;
		</a></h2>
<p>None.</p>
<h2 id="exceptions--all-operating-modes-">Exceptions (All Operating Modes)<a class="anchor" href="PREFETCHh.html#exceptions--all-operating-modes-">
			&para;
		</a></h2>
<p>#UD If the LOCK prefix is used.</p><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>