// Seed: 3134057718
module module_0;
  module_2();
  wire id_2;
  wire id_3;
  assign id_3 = id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    input  wire id_2,
    input  tri  id_3,
    input  tri0 id_4
);
  always #1;
  module_0();
endmodule
module module_2;
  tri0 id_1;
  tri  id_2 = 1'b0;
  wire id_3;
  assign id_3 = 1;
  always @(id_3);
  id_4(
      .id_0(~id_1), .id_1(1)
  );
  assign id_2 = id_3 ^ 1;
endmodule
