Classic Timing Analyzer report for projetoHardware
Tue May 09 03:08:16 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                              ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 35.898 ns                        ; unidadeControle:unidadeControle|state.EscrevePcOp ; WriteDataReg[0]              ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.37 MHz ( period = 29.099 ns ) ; unidadeControle:unidadeControle|state.EscrevePcOp ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                   ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                      ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.37 MHz ( period = 29.099 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.843 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.097 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.841 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.070 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.837 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.977 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.721 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.975 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.719 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.948 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.715 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.886 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.630 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.884 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.628 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.861 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.605 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.859 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.603 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.857 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.624 ns               ;
; N/A                                     ; 34.66 MHz ( period = 28.851 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.595 ns               ;
; N/A                                     ; 34.66 MHz ( period = 28.849 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.593 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.832 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.599 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.822 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.589 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.821 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.555 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.818 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.552 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.811 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.555 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.809 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.553 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.782 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.549 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.514 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.517 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.768 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.512 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.768 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.515 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.741 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.508 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.741 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.511 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.720 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.467 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.718 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.465 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.699 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.433 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.696 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.430 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.691 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.461 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.643 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.394 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.641 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.392 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.640 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.387 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.639 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.383 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.638 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.385 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.637 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.381 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.637 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.381 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.635 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.379 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.372 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.626 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.620 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.361 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.618 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.359 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.614 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.388 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.611 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.381 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.610 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.377 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.608 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.342 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.608 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.375 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; unidadeControle:unidadeControle|state.Subu                ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.350 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.605 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.339 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.604 ns )                    ; unidadeControle:unidadeControle|state.Subu                ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.348 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.601 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.348 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.599 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.346 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.599 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.366 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.591 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.591 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.355 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.589 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.343 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.588 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.332 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.586 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.330 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.583 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.317 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.580 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.314 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.577 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.321 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.577 ns )                    ; unidadeControle:unidadeControle|state.Subu                ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.344 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.575 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.319 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.573 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.307 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.572 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.342 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.570 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.304 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.570 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.340 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.559 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.326 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.556 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.554 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.298 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.548 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.315 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.534 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 28.276 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.534 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 28.276 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.267 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.530 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.264 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.529 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.276 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.527 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.274 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.527 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.294 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.517 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.261 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.515 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.259 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.502 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.235 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.500 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.233 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.500 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.270 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.498 ns )                    ; unidadeControle:unidadeControle|state.Addu                ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.245 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.496 ns )                    ; unidadeControle:unidadeControle|state.Addu                ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.243 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.492 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.226 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.492 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.229 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.223 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.226 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.488 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.487 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.231 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.485 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.229 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.217 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.229 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.471 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.215 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.469 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.223 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.469 ns )                    ; unidadeControle:unidadeControle|state.Addu                ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.239 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.467 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.221 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.458 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.225 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.450 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg26[22] ; clock      ; clock    ; None                        ; None                      ; 28.207 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.448 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.218 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.447 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg18[22] ; clock      ; clock    ; None                        ; None                      ; 28.204 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.444 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.211 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.442 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.179 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.439 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.176 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.429 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg0[22]  ; clock      ; clock    ; None                        ; None                      ; 28.192 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg13[24] ; clock      ; clock    ; None                        ; None                      ; 28.160 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg15[24] ; clock      ; clock    ; None                        ; None                      ; 28.160 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.425 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg8[22]  ; clock      ; clock    ; None                        ; None                      ; 28.188 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 28.154 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 28.154 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.410 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.154 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.408 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.152 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.381 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.148 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.378 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.132 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.376 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.130 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.106 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.362 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.103 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.362 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.099 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.361 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.095 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.359 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.096 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.359 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.093 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.358 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.092 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.357 ns )                    ; unidadeControle:unidadeControle|state.Slt                 ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.117 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.357 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead          ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 28.101 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.357 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.127 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.356 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.090 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.355 ns )                    ; unidadeControle:unidadeControle|state.Slt                 ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.115 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.355 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead          ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 28.099 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.353 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.107 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.351 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.105 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.350 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.084 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.347 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.081 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.343 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.097 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.342 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.073 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.341 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.095 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.339 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.070 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.338 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg8[24]  ; clock      ; clock    ; None                        ; None                      ; 28.083 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.334 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg25[24] ; clock      ; clock    ; None                        ; None                      ; 28.077 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.102 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.328 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg26[22] ; clock      ; clock    ; None                        ; None                      ; 28.085 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.328 ns )                    ; unidadeControle:unidadeControle|state.Subu                ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.062 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.328 ns )                    ; unidadeControle:unidadeControle|state.Slt                 ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.111 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.328 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead          ; Banco_reg:BancoReg|Reg17[26] ; clock      ; clock    ; None                        ; None                      ; 28.095 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.325 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg18[22] ; clock      ; clock    ; None                        ; None                      ; 28.082 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.325 ns )                    ; unidadeControle:unidadeControle|state.Subu                ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.059 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.323 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.060 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.322 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.092 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.321 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 28.063 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.321 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 28.063 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.320 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.057 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.310 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.044 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.307 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg22[22] ; clock      ; clock    ; None                        ; None                      ; 28.091 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.307 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg0[22]  ; clock      ; clock    ; None                        ; None                      ; 28.070 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.307 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.041 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.305 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg25[22] ; clock      ; clock    ; None                        ; None                      ; 28.048 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.305 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg13[24] ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.305 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg15[24] ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.303 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.057 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.303 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg8[22]  ; clock      ; clock    ; None                        ; None                      ; 28.066 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.301 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.055 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.300 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg18[26] ; clock      ; clock    ; None                        ; None                      ; 28.047 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.299 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.033 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.296 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.030 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.296 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.296 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.286 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 28.028 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.286 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 28.028 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.286 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg5[27]  ; clock      ; clock    ; None                        ; None                      ; 28.073 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.283 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg6[22]  ; clock      ; clock    ; None                        ; None                      ; 28.039 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.283 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg3[27]  ; clock      ; clock    ; None                        ; None                      ; 28.070 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.282 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.052 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.278 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 28.012 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.278 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg2[27]  ; clock      ; clock    ; None                        ; None                      ; 28.035 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.275 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 28.009 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.275 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg11[26] ; clock      ; clock    ; None                        ; None                      ; 28.057 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.274 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg14[27] ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.272 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 28.054 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.269 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg3[13]  ; clock      ; clock    ; None                        ; None                      ; 28.019 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.269 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg7[13]  ; clock      ; clock    ; None                        ; None                      ; 28.019 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.264 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 28.049 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.262 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.016 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.262 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg13[22] ; clock      ; clock    ; None                        ; None                      ; 28.019 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.262 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 28.047 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.260 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.014 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.260 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg15[22] ; clock      ; clock    ; None                        ; None                      ; 28.017 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.260 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 28.047 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.258 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg17[22] ; clock      ; clock    ; None                        ; None                      ; 28.025 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.255 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg5[26]  ; clock      ; clock    ; None                        ; None                      ; 28.042 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.253 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg19[22] ; clock      ; clock    ; None                        ; None                      ; 28.020 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.252 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg19[26] ; clock      ; clock    ; None                        ; None                      ; 28.027 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.251 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 27.988 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.248 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 27.985 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.247 ns )                    ; unidadeControle:unidadeControle|state.LW_step2            ; Banco_reg:BancoReg|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 27.991 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.246 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 27.988 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.246 ns )                    ; unidadeControle:unidadeControle|state.Rte                 ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 27.988 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.245 ns )                    ; unidadeControle:unidadeControle|state.LW_step2            ; Banco_reg:BancoReg|Reg31[26] ; clock      ; clock    ; None                        ; None                      ; 27.989 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.241 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.011 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.241 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 28.014 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                           ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                      ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 35.898 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.776 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.685 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.660 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.650 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.610 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.569 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.569 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.519 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.442 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.439 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.438 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.436 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.427 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.419 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.405 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.400 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.387 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.376 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.355 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.328 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.316 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.301 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.297 ns  ; unidadeControle:unidadeControle|state.Addu                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.286 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.272 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.209 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.171 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.156 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.156 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.100 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 35.049 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.046 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.008 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.992 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.978 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.958 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.946 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.937 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.933 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.928 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.923 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.887 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.886 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.883 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.862 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.852 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.845 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.842 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.842 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.824 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.815 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.812 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.806 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.795 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.792 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.771 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.771 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.770 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.760 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.760 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.733 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.726 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.724 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.721 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.720 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.715 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.715 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.712 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.711 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.709 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.709 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.708 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.700 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.699 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.698 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.690 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.689 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.680 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.679 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.679 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.678 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.674 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.673 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.660 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.658 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.649 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.649 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.644 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.641 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.640 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.640 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.638 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.629 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.629 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.628 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.622 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.621 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.617 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.617 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.608 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.608 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.607 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.604 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.602 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.601 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.599 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.599 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.595 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.589 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.589 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.578 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.574 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.570 ns  ; unidadeControle:unidadeControle|state.Addu                ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.567 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.561 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 34.559 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.558 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.557 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.552 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.552 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.549 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.549 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.548 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.546 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.545 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.537 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.531 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.530 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.518 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.515 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.513 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.510 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.503 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.500 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.499 ns  ; unidadeControle:unidadeControle|state.Addu                ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.497 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.490 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.488 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.488 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.487 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.486 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.486 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.484 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.482 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.481 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.478 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.478 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.477 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 34.477 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.475 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.475 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.474 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.473 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.472 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.472 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.469 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.468 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.467 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.466 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.466 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.465 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.461 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.458 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.458 ns  ; Registrador:pcReg|Saida[0]                                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.457 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.453 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.453 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.449 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.448 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.444 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.439 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.439 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 34.438 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.438 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.438 ns  ; Registrador:A|Saida[0]                                    ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.436 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.435 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.435 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.430 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.429 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.429 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.426 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.426 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.426 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.424 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.417 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.415 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.411 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.411 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 34.409 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.409 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.407 ns  ; unidadeControle:unidadeControle|state.Addu                ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.406 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.403 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.397 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.397 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 34.396 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                           ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 09 03:08:15 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.37 MHz between source register "unidadeControle:unidadeControle|state.EscrevePcOp" and destination register "Banco_reg:BancoReg|Reg27[26]" (period= 29.099 ns)
    Info: + Longest register to register delay is 28.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y32_N29; Fanout = 33; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
        Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X44_Y32_N4; Fanout = 81; COMB Node = 'unidadeControle:unidadeControle|Selector80~0'
        Info: 3: + IC(0.270 ns) + CELL(0.420 ns) = 1.615 ns; Loc. = LCCOMB_X44_Y32_N20; Fanout = 47; COMB Node = 'unidadeControle:unidadeControle|WideOr73'
        Info: 4: + IC(0.777 ns) + CELL(0.398 ns) = 2.790 ns; Loc. = LCCOMB_X44_Y31_N24; Fanout = 3; COMB Node = 'MuxB:MuxB|Mux30~0'
        Info: 5: + IC(0.265 ns) + CELL(0.275 ns) = 3.330 ns; Loc. = LCCOMB_X44_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula|Mux62~0'
        Info: 6: + IC(0.277 ns) + CELL(0.438 ns) = 4.045 ns; Loc. = LCCOMB_X44_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~10'
        Info: 7: + IC(0.258 ns) + CELL(0.275 ns) = 4.578 ns; Loc. = LCCOMB_X44_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~11'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 4.974 ns; Loc. = LCCOMB_X44_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~12'
        Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.378 ns; Loc. = LCCOMB_X44_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~13'
        Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 5.774 ns; Loc. = LCCOMB_X44_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~14'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 6.172 ns; Loc. = LCCOMB_X44_Y31_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~15'
        Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 6.570 ns; Loc. = LCCOMB_X44_Y31_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~16'
        Info: 13: + IC(1.233 ns) + CELL(0.150 ns) = 7.953 ns; Loc. = LCCOMB_X50_Y33_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~17'
        Info: 14: + IC(0.259 ns) + CELL(0.150 ns) = 8.362 ns; Loc. = LCCOMB_X50_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~44'
        Info: 15: + IC(0.249 ns) + CELL(0.150 ns) = 8.761 ns; Loc. = LCCOMB_X50_Y33_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~18'
        Info: 16: + IC(0.676 ns) + CELL(0.150 ns) = 9.587 ns; Loc. = LCCOMB_X47_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~45'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.994 ns; Loc. = LCCOMB_X47_Y33_N20; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~19'
        Info: 18: + IC(0.924 ns) + CELL(0.150 ns) = 11.068 ns; Loc. = LCCOMB_X52_Y33_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~46'
        Info: 19: + IC(1.238 ns) + CELL(0.150 ns) = 12.456 ns; Loc. = LCCOMB_X57_Y29_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~20'
        Info: 20: + IC(0.257 ns) + CELL(0.275 ns) = 12.988 ns; Loc. = LCCOMB_X57_Y29_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~47'
        Info: 21: + IC(0.262 ns) + CELL(0.150 ns) = 13.400 ns; Loc. = LCCOMB_X57_Y29_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~22'
        Info: 22: + IC(0.274 ns) + CELL(0.438 ns) = 14.112 ns; Loc. = LCCOMB_X57_Y29_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~23'
        Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 14.522 ns; Loc. = LCCOMB_X57_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~24'
        Info: 24: + IC(0.263 ns) + CELL(0.275 ns) = 15.060 ns; Loc. = LCCOMB_X57_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~26'
        Info: 25: + IC(0.265 ns) + CELL(0.150 ns) = 15.475 ns; Loc. = LCCOMB_X57_Y29_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~27'
        Info: 26: + IC(0.263 ns) + CELL(0.275 ns) = 16.013 ns; Loc. = LCCOMB_X57_Y29_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~29'
        Info: 27: + IC(0.266 ns) + CELL(0.150 ns) = 16.429 ns; Loc. = LCCOMB_X57_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~30'
        Info: 28: + IC(0.264 ns) + CELL(0.275 ns) = 16.968 ns; Loc. = LCCOMB_X57_Y29_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~32'
        Info: 29: + IC(0.267 ns) + CELL(0.275 ns) = 17.510 ns; Loc. = LCCOMB_X57_Y29_N10; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~33'
        Info: 30: + IC(1.032 ns) + CELL(0.275 ns) = 18.817 ns; Loc. = LCCOMB_X53_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~35'
        Info: 31: + IC(0.274 ns) + CELL(0.150 ns) = 19.241 ns; Loc. = LCCOMB_X53_Y32_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~37'
        Info: 32: + IC(0.459 ns) + CELL(0.275 ns) = 19.975 ns; Loc. = LCCOMB_X53_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~38'
        Info: 33: + IC(0.261 ns) + CELL(0.150 ns) = 20.386 ns; Loc. = LCCOMB_X53_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~39'
        Info: 34: + IC(0.274 ns) + CELL(0.275 ns) = 20.935 ns; Loc. = LCCOMB_X53_Y32_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~41'
        Info: 35: + IC(0.260 ns) + CELL(0.150 ns) = 21.345 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[30]~43'
        Info: 36: + IC(0.280 ns) + CELL(0.275 ns) = 21.900 ns; Loc. = LCCOMB_X53_Y32_N20; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~2'
        Info: 37: + IC(0.281 ns) + CELL(0.275 ns) = 22.456 ns; Loc. = LCCOMB_X53_Y32_N4; Fanout = 44; COMB Node = 'unidadeControle:unidadeControle|Selector79~3'
        Info: 38: + IC(1.072 ns) + CELL(0.393 ns) = 23.921 ns; Loc. = LCCOMB_X45_Y32_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~0'
        Info: 39: + IC(2.160 ns) + CELL(0.150 ns) = 26.231 ns; Loc. = LCCOMB_X61_Y33_N10; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~1'
        Info: 40: + IC(0.240 ns) + CELL(0.150 ns) = 26.621 ns; Loc. = LCCOMB_X61_Y33_N20; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~2'
        Info: 41: + IC(1.856 ns) + CELL(0.366 ns) = 28.843 ns; Loc. = LCFF_X60_Y36_N27; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg27[26]'
        Info: Total cell delay = 9.301 ns ( 32.25 % )
        Info: Total interconnect delay = 19.542 ns ( 67.75 % )
    Info: - Smallest clock skew is -0.042 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.839 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1429; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X60_Y36_N27; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg27[26]'
            Info: Total cell delay = 1.526 ns ( 53.75 % )
            Info: Total interconnect delay = 1.313 ns ( 46.25 % )
        Info: - Longest clock path from clock "clock" to source register is 2.881 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1429; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.881 ns; Loc. = LCFF_X44_Y32_N29; Fanout = 33; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
            Info: Total cell delay = 1.526 ns ( 52.97 % )
            Info: Total interconnect delay = 1.355 ns ( 47.03 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "unidadeControle:unidadeControle|state.EscrevePcOp" is 35.898 ns
    Info: + Longest clock path from clock "clock" to source register is 2.881 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1429; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.881 ns; Loc. = LCFF_X44_Y32_N29; Fanout = 33; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
        Info: Total cell delay = 1.526 ns ( 52.97 % )
        Info: Total interconnect delay = 1.355 ns ( 47.03 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 32.767 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y32_N29; Fanout = 33; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
        Info: 2: + IC(0.527 ns) + CELL(0.398 ns) = 0.925 ns; Loc. = LCCOMB_X44_Y32_N4; Fanout = 81; COMB Node = 'unidadeControle:unidadeControle|Selector80~0'
        Info: 3: + IC(0.270 ns) + CELL(0.420 ns) = 1.615 ns; Loc. = LCCOMB_X44_Y32_N20; Fanout = 47; COMB Node = 'unidadeControle:unidadeControle|WideOr73'
        Info: 4: + IC(0.777 ns) + CELL(0.398 ns) = 2.790 ns; Loc. = LCCOMB_X44_Y31_N24; Fanout = 3; COMB Node = 'MuxB:MuxB|Mux30~0'
        Info: 5: + IC(0.265 ns) + CELL(0.275 ns) = 3.330 ns; Loc. = LCCOMB_X44_Y31_N20; Fanout = 2; COMB Node = 'Ula32:Ula|Mux62~0'
        Info: 6: + IC(0.277 ns) + CELL(0.438 ns) = 4.045 ns; Loc. = LCCOMB_X44_Y31_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~10'
        Info: 7: + IC(0.258 ns) + CELL(0.275 ns) = 4.578 ns; Loc. = LCCOMB_X44_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~11'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 4.974 ns; Loc. = LCCOMB_X44_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~12'
        Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.378 ns; Loc. = LCCOMB_X44_Y31_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~13'
        Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 5.774 ns; Loc. = LCCOMB_X44_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~14'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 6.172 ns; Loc. = LCCOMB_X44_Y31_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~15'
        Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 6.570 ns; Loc. = LCCOMB_X44_Y31_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~16'
        Info: 13: + IC(1.233 ns) + CELL(0.150 ns) = 7.953 ns; Loc. = LCCOMB_X50_Y33_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~17'
        Info: 14: + IC(0.259 ns) + CELL(0.150 ns) = 8.362 ns; Loc. = LCCOMB_X50_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~44'
        Info: 15: + IC(0.249 ns) + CELL(0.150 ns) = 8.761 ns; Loc. = LCCOMB_X50_Y33_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~18'
        Info: 16: + IC(0.676 ns) + CELL(0.150 ns) = 9.587 ns; Loc. = LCCOMB_X47_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~45'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.994 ns; Loc. = LCCOMB_X47_Y33_N20; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~19'
        Info: 18: + IC(0.924 ns) + CELL(0.150 ns) = 11.068 ns; Loc. = LCCOMB_X52_Y33_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~46'
        Info: 19: + IC(1.238 ns) + CELL(0.150 ns) = 12.456 ns; Loc. = LCCOMB_X57_Y29_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~20'
        Info: 20: + IC(0.257 ns) + CELL(0.275 ns) = 12.988 ns; Loc. = LCCOMB_X57_Y29_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~47'
        Info: 21: + IC(0.262 ns) + CELL(0.150 ns) = 13.400 ns; Loc. = LCCOMB_X57_Y29_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~22'
        Info: 22: + IC(0.274 ns) + CELL(0.438 ns) = 14.112 ns; Loc. = LCCOMB_X57_Y29_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~23'
        Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 14.522 ns; Loc. = LCCOMB_X57_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~24'
        Info: 24: + IC(0.263 ns) + CELL(0.275 ns) = 15.060 ns; Loc. = LCCOMB_X57_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~26'
        Info: 25: + IC(0.265 ns) + CELL(0.150 ns) = 15.475 ns; Loc. = LCCOMB_X57_Y29_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~27'
        Info: 26: + IC(0.263 ns) + CELL(0.275 ns) = 16.013 ns; Loc. = LCCOMB_X57_Y29_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~29'
        Info: 27: + IC(0.266 ns) + CELL(0.150 ns) = 16.429 ns; Loc. = LCCOMB_X57_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~30'
        Info: 28: + IC(0.264 ns) + CELL(0.275 ns) = 16.968 ns; Loc. = LCCOMB_X57_Y29_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~32'
        Info: 29: + IC(0.267 ns) + CELL(0.275 ns) = 17.510 ns; Loc. = LCCOMB_X57_Y29_N10; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~33'
        Info: 30: + IC(1.032 ns) + CELL(0.275 ns) = 18.817 ns; Loc. = LCCOMB_X53_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~35'
        Info: 31: + IC(0.274 ns) + CELL(0.150 ns) = 19.241 ns; Loc. = LCCOMB_X53_Y32_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~37'
        Info: 32: + IC(0.459 ns) + CELL(0.275 ns) = 19.975 ns; Loc. = LCCOMB_X53_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~38'
        Info: 33: + IC(0.261 ns) + CELL(0.150 ns) = 20.386 ns; Loc. = LCCOMB_X53_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~39'
        Info: 34: + IC(0.274 ns) + CELL(0.275 ns) = 20.935 ns; Loc. = LCCOMB_X53_Y32_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~41'
        Info: 35: + IC(0.260 ns) + CELL(0.150 ns) = 21.345 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[30]~43'
        Info: 36: + IC(0.280 ns) + CELL(0.275 ns) = 21.900 ns; Loc. = LCCOMB_X53_Y32_N20; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~2'
        Info: 37: + IC(0.281 ns) + CELL(0.275 ns) = 22.456 ns; Loc. = LCCOMB_X53_Y32_N4; Fanout = 44; COMB Node = 'unidadeControle:unidadeControle|Selector79~3'
        Info: 38: + IC(0.815 ns) + CELL(0.420 ns) = 23.691 ns; Loc. = LCCOMB_X53_Y31_N28; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux19~4'
        Info: 39: + IC(0.806 ns) + CELL(0.275 ns) = 24.772 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~2'
        Info: 40: + IC(0.240 ns) + CELL(0.150 ns) = 25.162 ns; Loc. = LCCOMB_X52_Y32_N16; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~3'
        Info: 41: + IC(0.755 ns) + CELL(0.149 ns) = 26.066 ns; Loc. = LCCOMB_X53_Y28_N16; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~4'
        Info: 42: + IC(4.079 ns) + CELL(2.622 ns) = 32.767 ns; Loc. = PIN_R26; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 11.858 ns ( 36.19 % )
        Info: Total interconnect delay = 20.909 ns ( 63.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Tue May 09 03:08:16 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


