0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_2/lab10_3_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_2/lab10_3_2.srcs/sim_1/new/coutner_fsm_using_ROM_with_timer_tb.v,1648364932,verilog,,,,counter_fsm_using_ROM_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_2/lab10_3_2.srcs/sources_1/new/counter_fsm_using_ROM_with_timer.v,1648365432,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_2/lab10_3_2.srcs/sim_1/new/coutner_fsm_using_ROM_with_timer_tb.v,,counter_fsm_using_ROM;timer,,,,,,,,
