using System.Collections;
using UnityEngine;
using UnityEngine.Serialization;

public struct ProcessorLevelState
{
    public int RegisterPCValue;
    public int RegisterOldPCValue;
    public int RegisterInstrValue;
    public int RegisterDataValue;
    public int RegisterScrAValue;
    public int RegisterSrcBValue;
    public int RegisterAluOutValue;

    public int FirstMemoryValue;
    public int SecondMemoryValue;
    public int ThirdMemoryValue;
    public int FourthMemoryValue;

    public int[] RegisterFieldValue;

    public bool RegisterPCwe;
    public bool RegisterOldPCwe;
    public bool RegisterInstrWe;
    public bool RegisterDataWe;
    public bool RegisterScrAwe;
    public bool RegisterSrcBwe;
    public bool RegisterAluOutWe;

    public int AluOperation;

    public int ExtenderOperation;

    public int MuXadrPath;
    public int MuXsrcAPath;
    public int MuXsrcBPath;
    public int MuXresultPath;
}

[System.Serializable]
public class FullProcessorBusSegments
{
    [Header("IF - Instruction Fetch")]
    [Tooltip("PC -> ADR MUX input (selects instruction memory address)")]
    public LineRenderer pcToAdrMux;
    [Tooltip("PC -> OldPC register (saves PC for BTA stage)")]
    public LineRenderer pcToOldPcReg;
    [Tooltip("PC -> PC+4 adder input A")]
    public LineRenderer pcToPcAdder;
    [Tooltip("Constant 4 -> PC+4 adder input B")]
    public LineRenderer constFourToPcAdder;
    [Tooltip("ADR MUX output -> Memory address input")]
    public LineRenderer adrMuxToMem;
    [Tooltip("Memory read data -> Instruction Register")]
    public LineRenderer memToInstrReg;
    [Tooltip("SrcA MUX output -> SrcA register  /  SrcA register -> SrcA MUX")]
    public LineRenderer srcAMuxToSrcAReg;
    [Tooltip("SrcB MUX output -> SrcB register  /  SrcB register -> SrcB MUX")]
    public LineRenderer srcBMuxToSrcBReg;
    [Tooltip("ALU result -> AluOut register")]
    public LineRenderer aluToAluOutReg;
    [Tooltip("Result MUX output -> PC register input")]
    public LineRenderer resultMuxToPC;

    [Header("ID - Instruction Decode")]
    [Tooltip("Instruction Register -> Register File A1 (rs1)")]
    public LineRenderer instrToRegFileA1;
    [Tooltip("Instruction Register -> Register File A2 (rs2)")]
    public LineRenderer instrToRegFileA2;
    [Tooltip("Instruction Register -> Extend unit")]
    public LineRenderer instrToExtend;
    [Tooltip("Register File RD1 -> SrcA MUX input")]
    public LineRenderer rd1ToSrcAMux;
    [Tooltip("Register File RD2 -> SrcB MUX input")]
    public LineRenderer rd2ToSrcBMux;

    [Header("EX - Execute")]
    [Tooltip("Extend unit output -> SrcB MUX input [1]")]
    public LineRenderer extToSrcBMux;
    [Tooltip("SrcA MUX output -> ALU input A")]
    public LineRenderer srcAMuxToAlu;
    [Tooltip("SrcB MUX output -> ALU input B")]
    public LineRenderer srcBMuxToAlu;
    [Tooltip("ALU combinatorial output -> AluOut register")]
    public LineRenderer aluCombToAluOutReg;

    [Header("MEM - Memory")]
    [Tooltip("AluOut register -> Result MUX and Data Memory address")]
    public LineRenderer aluOutToResultMux;
    [Tooltip("AluOut register -> Data Memory address (A)")]
    public LineRenderer aluOutToDataMem;

    [Header("WB - Write Back")]
    [Tooltip("Result MUX -> PC (branch / next-PC)  - shared with IF")]
    public LineRenderer resultMuxToPcWb;
    [Tooltip("Result MUX -> Register File WD3")]
    public LineRenderer resultMuxToRegFile;
    [Tooltip("Result MUX -> third fanout destination")]
    public LineRenderer resultMuxFanOut;

    public void RegisterAll(BusController c)
    {
        c.RegisterSegment(pcToAdrMux);
        c.RegisterSegment(pcToOldPcReg);
        c.RegisterSegment(pcToPcAdder);
        c.RegisterSegment(constFourToPcAdder);
        c.RegisterSegment(adrMuxToMem);
        c.RegisterSegment(memToInstrReg);
        c.RegisterSegment(srcAMuxToSrcAReg);
        c.RegisterSegment(srcBMuxToSrcBReg);
        c.RegisterSegment(aluToAluOutReg);
        c.RegisterSegment(resultMuxToPC);
        c.RegisterSegment(instrToRegFileA1);
        c.RegisterSegment(instrToRegFileA2);
        c.RegisterSegment(instrToExtend);
        c.RegisterSegment(rd1ToSrcAMux);
        c.RegisterSegment(rd2ToSrcBMux);
        c.RegisterSegment(extToSrcBMux);
        c.RegisterSegment(srcAMuxToAlu);
        c.RegisterSegment(srcBMuxToAlu);
        c.RegisterSegment(aluCombToAluOutReg);
        c.RegisterSegment(aluOutToResultMux);
        c.RegisterSegment(aluOutToDataMem);
        c.RegisterSegment(resultMuxToPcWb);
        c.RegisterSegment(resultMuxToRegFile);
        c.RegisterSegment(resultMuxFanOut);
    }
}

public enum ExerciseTyp {
    REGISTER_FIELD = 0,
    MEMORY = 1,
    BEQ = 2,
    JAL = 3,
}

public class FullProcessorRegisseur : BaseLevelRegisseur<ProcessorLevelState>
{
    [FormerlySerializedAs("_registerPCVisualizer")]
    [Header("Processor Specific Components")]
    [SerializeField] private RegisterVisualizer registerPCVisualizer;
    [FormerlySerializedAs("_registerOldPCVisualizer")] [SerializeField] private RegisterVisualizer registerOldPCVisualizer;
    [FormerlySerializedAs("registerIntructionVisualizer")] [FormerlySerializedAs("_registerIntructionVisualizer")] [SerializeField] private RegisterVisualizer registerInstructionVisualizer;
    [FormerlySerializedAs("_registerDataVisualizer")] [SerializeField] private RegisterVisualizer registerDataVisualizer;
    [FormerlySerializedAs("_registerSrcAVisualizer")] [SerializeField] private RegisterVisualizer registerSrcAVisualizer;
    [FormerlySerializedAs("_registerSrcBVisualizer")] [SerializeField] private RegisterVisualizer registerSrcBVisualizer;
    [FormerlySerializedAs("_registerALUOutVisualizer")] [SerializeField] private RegisterVisualizer registerAluOutVisualizer;

    [FormerlySerializedAs("_adrMUXVisualizer")] [SerializeField] private MultiplexerVisualizer adrMuxVisualizer;
    [FormerlySerializedAs("_srcAMUXVisualizer")] [SerializeField] private MultiplexerVisualizer srcAmuxVisualizer;
    [FormerlySerializedAs("_srcBMUXVisualizer")] [SerializeField] private MultiplexerVisualizer srcBmuxVisualizer;
    [FormerlySerializedAs("_resultMUXVisualizer")] [SerializeField] private MultiplexerVisualizer resultMuxVisualizer;

    [FormerlySerializedAs("_aluVizualizer")] [SerializeField] private AluVisualiser aluVisualizer;
    [FormerlySerializedAs("extenderVizualizer")] [FormerlySerializedAs("_extenderVizualizer")] [SerializeField] private ExtenderVisualizer extenderVisualizer;

    [FormerlySerializedAs("_memoryVisualizer")] [SerializeField] private InstructionDataMemoryVisualizer memoryVisualizer;
    [FormerlySerializedAs("_registerFileVisualizer")] [SerializeField] private RegisterFileVisualizer registerFileVisualizer;

    [FormerlySerializedAs("_numberBlinker")] [SerializeField] private Blinker numberBlinker;

    [Header("Initial values for level")]
    // [SerializeField] private ProcessorInitialState _initial;
    public static ProcessorInitialState Initial;

    [FormerlySerializedAs("_sidePanelInformer")]
    [Header("Extra Panel Fields")]
    [SerializeField] private SidePanelStateInformer sidePanelInformer;

    #region CACHED UI REFERENCES
    private InfoPanelUI _infoPCRegister;
    private InfoPanelUI _infoOldPCRegister;
    private InfoPanelUI _infoInstructionRegister;
    private InfoPanelUI _infoDataRegister;
    private InfoPanelUI _infoSrcARegister;
    private InfoPanelUI _infoSrcBRegister;
    private InfoPanelUI _infoAluOutRegister;

    private InstrMemoryControlPanel _infoDataMemory;
    #endregion

    // Intern components for computations
    private Register _pc;
    private Register _oldPC;
    private Register _instructionReg;
    private Register _dataReg;
    private Register _srcA;
    private Register _srcB;
    private Register _aluOutReg;

    private DataInstMemory _dataInstructionMemory;
    private RegisterFile _registerFile;


    private int _currentBus; // [0, 10]
    
    [Header("Bus Segments")]
    [SerializeField] private FullProcessorBusSegments buses;

    protected void Awake()
    {
        levelManager.SetLevelDialogue(Initial.customDialogueGraph);
    }
    protected override void Start()
    {
        base.Start();
        buses.RegisterAll(busController);
        WaitNoSignals = new WaitUntil(() => busController.NoActiveSignals);
    }
    protected override void OnLevelStart()
    {
        _pc = new Register(Initial.pcRegisterInitialValue)
        {
            WriteEnable = true
        };
        _oldPC = new Register()
        {
            WriteEnable = true
        };
        _instructionReg = new Register()
        {
            WriteEnable = true
        };
        _dataReg = new Register()
        {
            WriteEnable = true
        };
        _srcA = new Register()
        {
            WriteEnable = true
        };
        _srcB = new Register()
        {
            WriteEnable = true
        };
        _aluOutReg = new Register()
        {
            WriteEnable = true
        };

        _registerFile = new RegisterFile
        {
            RegisterWriteEnable = true
        };
        _registerFile.InitializeRegisters(new [] { 0, 1, 39, 43, 5, 6, 8,
                                                     40, 3, 39, 13, 56, 63, 20,
                                                     50, 51, 0, 12, 53, 65, 29,
                                                     60, 61, 0, 25, 54, 0, 28,
                                                     70, 30, 31, 0});

        _dataInstructionMemory = new DataInstMemory
        {
            MemoryWrite = true
        };

        _dataInstructionMemory.LoadWord(0, Initial.firstMemoWord);
        _dataInstructionMemory.LoadWord(4, Initial.secondMemoWord);
        _dataInstructionMemory.LoadWord(8, Initial.thirdMemoWord);
        _dataInstructionMemory.LoadWord(12, Initial.fourthMemoWord);

        // Caching of UI panels for visualizers
        _infoPCRegister = registerPCVisualizer.UIRegisterPanel;
        _infoOldPCRegister = registerOldPCVisualizer.UIRegisterPanel;
        _infoInstructionRegister = registerInstructionVisualizer.UIRegisterPanel;
        _infoDataRegister = registerDataVisualizer.UIRegisterPanel;
        _infoSrcARegister = registerSrcAVisualizer.UIRegisterPanel;
        _infoSrcBRegister = registerSrcBVisualizer.UIRegisterPanel;
        _infoAluOutRegister = registerAluOutVisualizer.UIRegisterPanel;

        UpdateVisualizers();
    }

    protected override void ApplyState(ProcessorLevelState s)
    {
        _pc.Reset(s.RegisterPCValue);
        _oldPC.Reset(s.RegisterOldPCValue);
        _instructionReg.Reset(s.RegisterInstrValue);
        _dataReg.Reset(s.RegisterDataValue);
        _srcA.Reset(s.RegisterScrAValue);
        _srcB.Reset(s.RegisterSrcBValue);
        _aluOutReg.Reset(s.RegisterAluOutValue);
        
        ApplyMuxState(s.MuXadrPath, adrMuxVisualizer);
        ApplyMuxState(s.MuXsrcAPath, srcAmuxVisualizer);
        ApplyMuxState(s.MuXsrcBPath, srcBmuxVisualizer);
        ApplyMuxState(s.MuXresultPath, resultMuxVisualizer);
        
        // WE for dataInstrMem ???
        _dataInstructionMemory.LoadWord(0, s.FirstMemoryValue);
        _dataInstructionMemory.LoadWord(4, s.SecondMemoryValue);
        _dataInstructionMemory.LoadWord(8, s.ThirdMemoryValue);
        _dataInstructionMemory.LoadWord(12, s.FourthMemoryValue);

        // noch Register File einfuegen
        _registerFile.InitializeRegisters(s.RegisterFieldValue);

        _pc.WriteEnable = s.RegisterPCwe;
        _oldPC.WriteEnable = s.RegisterOldPCwe;
        _instructionReg.WriteEnable = s.RegisterInstrWe;
        _dataReg.WriteEnable = s.RegisterDataWe;
        _srcA.WriteEnable = s.RegisterScrAwe;
        _srcB.WriteEnable = s.RegisterSrcBwe;
        _aluOutReg.WriteEnable = s.RegisterAluOutWe;

        aluVisualizer.ChooseAluOperation(s.AluOperation);
        extenderVisualizer.ChooseAluOperation(s.ExtenderOperation);
    }

    protected override void BlinkClockedComponents()
    {
        registerPCVisualizer.TriggerBlink();
        registerOldPCVisualizer.TriggerBlink();
        registerInstructionVisualizer.TriggerBlink();
        registerDataVisualizer.TriggerBlink();
        registerSrcAVisualizer.TriggerBlink();
        registerSrcBVisualizer.TriggerBlink();
        registerAluOutVisualizer.TriggerBlink();

        memoryVisualizer.TriggerBlink();
        registerFileVisualizer.TriggerBlink();

        numberBlinker.Trigger();
    }

    protected override bool CheckWinCondition()
    {
        return Initial.aufgabeTyp switch
        {
            ExerciseTyp.REGISTER_FIELD => _registerFile.Registers[Initial.registerFieldAddressAnswer] ==
                                          Initial.registerFieldValueAnswer,
            ExerciseTyp.MEMORY => _dataInstructionMemory.Memory[Initial.memoryAddressAnswer] ==
                                  Initial.memoryValueAnswer,
            ExerciseTyp.BEQ => _pc.Output == Initial.pcValueAnswer,
            ExerciseTyp.JAL => _pc.Output == Initial.pcValueAnswer &&
                               _registerFile.Registers[Initial.registerFieldAddressAnswer] ==
                               Initial.registerFieldValueAnswer,
            _ => false
        };
    }

    protected override ProcessorLevelState GetCurrentState()
    {
        return new ProcessorLevelState
        {
            RegisterPCValue = _pc.Output,
            RegisterOldPCValue = _oldPC.Output,
            RegisterInstrValue = _instructionReg.Output,
            RegisterDataValue = _dataReg.Output,
            RegisterScrAValue = _srcA.Output,
            RegisterSrcBValue = _srcB.Output,
            RegisterAluOutValue = _aluOutReg.Output,

            RegisterFieldValue = (int[])_registerFile.Registers.Clone(),

            FirstMemoryValue = _dataInstructionMemory.Memory[0],
            SecondMemoryValue = _dataInstructionMemory.Memory[4],
            ThirdMemoryValue = _dataInstructionMemory.Memory[8],
            FourthMemoryValue = _dataInstructionMemory.Memory[12],

            RegisterPCwe = _pc.WriteEnable,
            RegisterOldPCwe = _oldPC.WriteEnable,
            RegisterInstrWe = _instructionReg.WriteEnable,
            RegisterDataWe = _dataReg.WriteEnable,
            RegisterScrAwe = _srcA.WriteEnable,
            RegisterSrcBwe = _srcB.WriteEnable,
            RegisterAluOutWe = _aluOutReg.WriteEnable,

            AluOperation = aluVisualizer.CurrentAluOperation,

            ExtenderOperation = extenderVisualizer.CurrentAluOperation,

            MuXadrPath = adrMuxVisualizer.CurrentChosenMuxPath,
            MuXsrcAPath = srcAmuxVisualizer.CurrentChosenMuxPath,
            MuXsrcBPath = srcBmuxVisualizer.CurrentChosenMuxPath,
            MuXresultPath = resultMuxVisualizer.CurrentChosenMuxPath,
        };
    }

    protected override void HandleClockUpdate()
    {
        // synchronize visualizers and concrete objects
        _pc.WriteEnable = registerPCVisualizer.isWriteEnabled;
        _oldPC.WriteEnable = registerOldPCVisualizer.isWriteEnabled;
        _instructionReg.WriteEnable = registerInstructionVisualizer.isWriteEnabled;
        _dataReg.WriteEnable = registerDataVisualizer.isWriteEnabled;
        _srcA.WriteEnable = registerSrcAVisualizer.isWriteEnabled;
        _srcB.WriteEnable = registerSrcBVisualizer.isWriteEnabled;
        _aluOutReg.WriteEnable = registerAluOutVisualizer.isWriteEnabled;
        _dataInstructionMemory.MemoryWrite = memoryVisualizer.isWriteEnabled;
        _registerFile.RegisterWriteEnable = registerFileVisualizer.isWriteEnabled;



        // implementation

        #region first step (memory)
        var tmpAddress = CalculateAddressMux();
        if (_dataInstructionMemory.Memory.ContainsKey(tmpAddress))
        {
            _instructionReg.Input = _dataInstructionMemory.Memory[tmpAddress];
            _dataReg.Input = _dataInstructionMemory.Memory[tmpAddress];
        }
        else
        {
            _instructionReg.Input = 0;
            _dataReg.Input = 0;
        }

        _oldPC.Input = _pc.Output;

        _dataInstructionMemory.Address = tmpAddress;
        #endregion

        #region second step (register file)

        // A1: [19:15] (Register Source 1)
        _registerFile.ReadAdress1 = (_instructionReg.Output >> 15) & 0x1F;

        // A2: [24:20] (Register Source 2)
        _registerFile.ReadAdress2 = (_instructionReg.Output >> 20) & 0x1F;

        _registerFile.ReadRegisters();
        
        // A3: [11:7] (Register Destination / rd)

        _srcA.Input = _registerFile.ReadData1;
        _srcB.Input = _registerFile.ReadData2;
        #endregion

        #region third step (ALU)
        _aluOutReg.Input = CalculateAlu();
        _dataInstructionMemory.WriteData = _srcB.Output;
        #endregion

        #region fourth step (WB)
        
        if (TickCounter - 2 >= 0) {
            _registerFile.WriteAdress = ((TickStateValues[TickCounter - 2].RegisterInstrValue >> 7) & 0x1F);
            // _registerFile.WriteData = TickStateValues[TickCounter - 2].RegisterInstrValue;
        }

        var tmpResult = CalculateResultMux();
        _registerFile.WriteData = tmpResult;
        _pc.Input = tmpResult;
        #endregion

        _pc.PreClockUpdate();
        _oldPC.PreClockUpdate();
        _instructionReg.PreClockUpdate();
        _dataReg.PreClockUpdate();
        _srcA.PreClockUpdate();
        _srcB.PreClockUpdate();
        _aluOutReg.PreClockUpdate();
        _dataInstructionMemory.PreClockUpdate();

        _pc.Clock();
        _oldPC.Clock();
        _instructionReg.Clock();
        _dataReg.Clock();
        _srcA.Clock();
        _srcB.Clock();
        _aluOutReg.Clock();
        _dataInstructionMemory.Clock();
        _registerFile.Clock();
    }

    protected override IEnumerator RunBusVisualizations()
    {
        if (_currentBus >= 0 && _currentBus < maxTickNumber)
        {
            switch (_currentBus % 4)
            {
                case 0: yield return RunFetchVisualisation(); break;
                case 1: yield return RunDecodeVisualisation(); break;
                case 2: yield return RunExecutionVisualisation(); break;
                case 3: yield return RunWriteBackVisualisation(); break;
            }

            _currentBus++;
        }

        yield return WaitNoSignals;
    }

    #region vizualization helpers
    private IEnumerator RunFetchVisualisation() {
        busController.StartBusSignal(buses.pcToAdrMux, _pc.Output);
        busController.StartBusSignal(buses.pcToOldPcReg, _pc.Output);
        busController.StartBusSignal(buses.pcToPcAdder, _pc.Output);

        var muxSrcA = CalculateSrcAMux();
        var muxSrcB = CalculateSrcBMux();
        var output = CalculateResultMux();
        var addressValue = CalculateAddressMux();

        yield return StartCoroutine(DelayedSignal(buses.adrMuxToMem, addressValue));

        // ob Value existiert
        if (_dataInstructionMemory.Memory.TryGetValue(addressValue, out var value)) {
            yield return StartCoroutine(DelayedSignal(buses.memToInstrReg, value));
        }
        else
        {
            yield return StartCoroutine(DelayedSignal(buses.memToInstrReg, 0));
        }


        yield return StartCoroutine(DelayedSignal(buses.constFourToPcAdder, 4));
        
        yield return StartCoroutine(DelayedSignals(buses.srcAMuxToSrcAReg, muxSrcA, buses.srcBMuxToSrcBReg, muxSrcB));

        yield return StartCoroutine(DelayedSignal(buses.aluToAluOutReg, CalculateAlu()));

        
        yield return StartCoroutine(DelayedSignal(buses.resultMuxToPC, output));

        yield return WaitNoSignals;
    }
    private IEnumerator RunDecodeVisualisation()
    {
        busController.StartBusSignal(buses.instrToRegFileA1, _instructionReg.Output);
        busController.StartBusSignal(buses.instrToRegFileA2, _instructionReg.Output);
        // _busController.StartBusSignal(_busController.busSegments[2], instructionReg.Output);
        busController.StartBusSignal(buses.instrToExtend, _instructionReg.Output);

        var srcAValue = 0;
        var srcBValue = 0;
        if (_dataInstructionMemory.Memory.TryGetValue(_instructionReg.Output, out var value))
        {
            srcAValue = value;
        }
        if (_dataInstructionMemory.Memory.TryGetValue(_instructionReg.Output, out var value1)) {
            srcBValue = value1;
        }
        yield return StartCoroutine(DelayedSignals(buses.rd1ToSrcAMux, srcAValue, buses.rd2ToSrcBMux, srcBValue));

        yield return WaitNoSignals;
    }
    private IEnumerator RunExecutionVisualisation() { // das noch korrigieren
        busController.StartBusSignal(buses.srcAMuxToSrcAReg, _srcA.Output);
        busController.StartBusSignal(buses.extToSrcBMux, Extender.Evaluate(extenderVisualizer.CurrentAluOperation, (uint)_instructionReg.Output));

        yield return WaitNoSignals;

        busController.StartBusSignal(buses.srcAMuxToAlu, CalculateSrcAMux());
        busController.StartBusSignal(buses.srcBMuxToAlu, CalculateSrcBMux());

        yield return WaitNoSignals;
        busController.StartBusSignal(buses.aluCombToAluOutReg, CalculateAlu());

        yield return WaitNoSignals;
    }
    private IEnumerator RunWriteBackVisualisation() { // das noch korrigieren
        busController.StartBusSignal(buses.aluOutToResultMux, _aluOutReg.Output);
        busController.StartBusSignal(buses.aluOutToDataMem, _aluOutReg.Output);

        yield return WaitNoSignals;

        var res = CalculateResultMux();
        busController.StartBusSignal(buses.resultMuxToPC, res);
        busController.StartBusSignal(buses.resultMuxToRegFile, res);
        busController.StartBusSignal(buses.resultMuxFanOut, res);

        yield return WaitNoSignals;
    }
    
    private int CalculateSrcAMux() { 
        return EvaluateMux(srcAmuxVisualizer.CurrentChosenMuxPath, _pc.Output, _oldPC.Output, _srcA.Output);
    }
    private int CalculateSrcBMux()
    {
        return EvaluateMux(srcBmuxVisualizer.CurrentChosenMuxPath, _srcB.Output, Extender.Evaluate(extenderVisualizer.CurrentAluOperation, (uint)_instructionReg.Output), 4);
    }
    private int CalculateResultMux() { 
        return EvaluateMux(resultMuxVisualizer.CurrentChosenMuxPath, _aluOutReg.Output, _dataReg.Output, CalculateAlu());
    }
    private int CalculateAddressMux() { 
        return EvaluateMux(adrMuxVisualizer.CurrentChosenMuxPath, _pc.Output, CalculateResultMux(), 0);
    }
    
    private int CalculateAlu() {
        var muxSrcA = EvaluateMux(srcAmuxVisualizer.CurrentChosenMuxPath, _pc.Output, _oldPC.Output, _srcA.Output);

        var extenderTmp = 0;
        if (TickCounter > 0) {
            extenderTmp =  TickStateValues[TickCounter - 1].RegisterInstrValue;
        }
        var muxSrcB = EvaluateMux(srcBmuxVisualizer.CurrentChosenMuxPath, 
            _srcB.Output, 
            Extender.Evaluate(extenderVisualizer.CurrentAluOperation, (uint)extenderTmp), 
            4);
        return Alu.Calculate(muxSrcA, muxSrcB, aluVisualizer.CurrentAluOperation);
    }

    private IEnumerator ReverseFetchVisualisation() { // noch zu korrigieren
        yield return StartCoroutine(DelayedSignal(buses.resultMuxToPC, _pc.Input, true));

        yield return StartCoroutine(DelayedSignal(buses.aluToAluOutReg, CalculateAlu(), true));

        yield return StartCoroutine(DelayedSignals(buses.srcAMuxToSrcAReg, _srcA.Output, buses.srcBMuxToSrcBReg, _srcB.Output, true, true));

        yield return StartCoroutine(DelayedSignal(buses.memToInstrReg, _instructionReg.Input, true));

        yield return StartCoroutine(DelayedSignal(buses.constFourToPcAdder, 4, true));

        yield return StartCoroutine(DelayedSignal(buses.adrMuxToMem, _dataInstructionMemory.Address, true));

        busController.StartBusSignal(buses.pcToAdrMux, _oldPC.Input, true);
        busController.StartBusSignal(buses.pcToOldPcReg, _oldPC.Input, true);
        busController.StartBusSignal(buses.pcToPcAdder, _oldPC.Input, true);

        yield return WaitNoSignals;
    }
    private IEnumerator ReverseDecodeVisualisation()
    {
        yield return StartCoroutine(DelayedSignals(buses.rd1ToSrcAMux, _srcA.Input, buses.rd2ToSrcBMux, _srcB.Input, true, true));

        busController.StartBusSignal(buses.instrToRegFileA1, _instructionReg.Output, true);
        busController.StartBusSignal(buses.instrToRegFileA2, _instructionReg.Output, true);
        // _busController.StartBusSignal(_busController.busSegments[2], instructionReg.Output);
        busController.StartBusSignal(buses.instrToExtend, _instructionReg.Output, true);
        
        yield return WaitNoSignals;
    } 
    private IEnumerator ReverseExecutionVisualisation() // das noch korrigieren
    {
        busController.StartBusSignal(buses.aluCombToAluOutReg, CalculateAlu(), true);

        yield return WaitNoSignals;

        busController.StartBusSignal(buses.srcAMuxToSrcAReg, _srcA.Output, true);
        busController.StartBusSignal(buses.extToSrcBMux, Extender.Evaluate(extenderVisualizer.CurrentAluOperation, (uint)_instructionReg.Output), true);

        yield return WaitNoSignals;

        busController.StartBusSignal(buses.srcAMuxToAlu, CalculateSrcAMux(), true);
        busController.StartBusSignal(buses.srcBMuxToAlu, CalculateSrcBMux(), true);

        yield return WaitNoSignals;
    }
    private IEnumerator ReverseWriteBackVisualisation() // das noch korrigieren
    {
        var res = CalculateResultMux();
        busController.StartBusSignal(buses.resultMuxToPC, res, true);
        busController.StartBusSignal(buses.resultMuxToRegFile, res, true);
        busController.StartBusSignal(buses.resultMuxFanOut, res, true);

        yield return WaitNoSignals;

        busController.StartBusSignal(buses.aluOutToResultMux, _aluOutReg.Output, true);
        busController.StartBusSignal(buses.aluOutToDataMem, _aluOutReg.Output, true);

        yield return WaitNoSignals;
    }
    #endregion

    protected override IEnumerator ReverseBusVisualizations()
    {
        if (_currentBus >= 1 && _currentBus <= maxTickNumber)
        {
            switch ((_currentBus - 1) % 4)
            {
                case 0: yield return ReverseFetchVisualisation(); break;
                case 1: yield return ReverseDecodeVisualisation(); break;
                case 2: yield return ReverseExecutionVisualisation(); break;
                case 3: yield return ReverseWriteBackVisualisation(); break;
            }

            _currentBus--;
        }

        yield return WaitNoSignals;
    }

    protected override void UpdateVisualizers()
    {
        UpdateSidePanel();

        _infoPCRegister.Display("PC Register", _pc.Output);
        _infoOldPCRegister.Display("Old PC Register", _oldPC.Output);
        _infoInstructionRegister.Display("Instruction Register", RiscVDecoder.CommandBuilder((uint)_instructionReg.Output));
        _infoDataRegister.Display("Data Register", _dataReg.Output);
        _infoSrcARegister.Display("SrcA Register", _srcA.Output);
        _infoSrcBRegister.Display("SrcB Register", _srcB.Output);
        _infoAluOutRegister.Display("ALU Out Register", _aluOutReg.Output);

        memoryVisualizer.UIRegisterPanel.Display(
            RiscVDecoder.CommandBuilder((uint)_dataInstructionMemory.Memory[0]),
            RiscVDecoder.CommandBuilder((uint)_dataInstructionMemory.Memory[4]),
            RiscVDecoder.CommandBuilder((uint)_dataInstructionMemory.Memory[8]),
            RiscVDecoder.CommandBuilder((uint)_dataInstructionMemory.Memory[12])
        );
        registerFileVisualizer.UIRegisterPanel.Display(_registerFile.Registers);


        // ==============================  WE SECTION  =====================================
        registerPCVisualizer.ForceUpdateWriteEnableVisualization(_pc.WriteEnable);
        registerOldPCVisualizer.ForceUpdateWriteEnableVisualization(_oldPC.WriteEnable);
        registerInstructionVisualizer.ForceUpdateWriteEnableVisualization(_instructionReg.WriteEnable);
        registerDataVisualizer.ForceUpdateWriteEnableVisualization(_dataReg.WriteEnable);
        registerSrcAVisualizer.ForceUpdateWriteEnableVisualization(_srcA.WriteEnable);
        registerSrcBVisualizer.ForceUpdateWriteEnableVisualization(_srcB.WriteEnable);
        registerAluOutVisualizer.ForceUpdateWriteEnableVisualization(_aluOutReg.WriteEnable);

        registerFileVisualizer.ForceUpdateWriteEnableVisualization(_registerFile.RegisterWriteEnable);
        memoryVisualizer.ForceUpdateWriteEnableVisualization(_dataInstructionMemory.MemoryWrite);
    }


    private void UpdateSidePanel() {
        var containsKey = _pc.Output % 4 == 0 
                          && _pc.Output is <= 12 and >= 0
                          && _dataInstructionMemory.Memory.ContainsKey(_pc.Output)
                          && _dataInstructionMemory.Memory[_pc.Output] > GameConstants.MinValidInstruction;
        if (containsKey)
        {
            sidePanelInformer.SetStateInfo(StateName.FETCH);
        }
        else if (_instructionReg.Output > GameConstants.MinValidInstruction)
        {
            sidePanelInformer.SetStateInfo(StateName.DECODE);
        }
        else if (TickCounter - 2 >= 0) {
            var s = TickStateValues[TickCounter - 1];

            if (s.RegisterInstrValue < GameConstants.MinValidInstruction) return;
            var opcode = s.RegisterInstrValue & 0x7F;

            switch(opcode)
            {
                case 0x33:
                    sidePanelInformer.SetStateInfo(StateName.EXECUTE_R);
                    break;
                case 0x13:
                    sidePanelInformer.SetStateInfo(StateName.EXECUTE_I);
                    break;
                case 0x03:
                case 0x23:
                    sidePanelInformer.SetStateInfo(StateName.MEM_ADDRESS);
                    break;
                case 0x63:
                    sidePanelInformer.SetStateInfo(StateName.BEQ);
                    break;
                case 0x6F:
                case 0x67:
                    sidePanelInformer.SetStateInfo(StateName.JAL);
                    break;
            }
        }
        else if (TickCounter - 3 >= 0)
        {
            var s = TickStateValues[TickCounter - 2];

            if (s.RegisterInstrValue < GameConstants.MinValidInstruction) return;
            var opcode = s.RegisterInstrValue & 0x7F;

            switch (opcode)
            {
                case 0x33:
                case 0x13:
                    sidePanelInformer.SetStateInfo(StateName.ALU_WB);
                    break;
                case 0x03:
                    sidePanelInformer.SetStateInfo(StateName.MEM_READ);
                    break;
                case 0x23:
                    sidePanelInformer.SetStateInfo(StateName.MEM_WRITE);
                    break;
                case 0x6F:
                case 0x67:
                    sidePanelInformer.SetStateInfo(StateName.ALU_WB);
                    break;
            }
        }
        else if (TickCounter - 4 >= 0)
        {
            if (TickStateValues[TickCounter - 3].RegisterInstrValue < GameConstants.MinValidInstruction) return;
            var opcode = TickStateValues[TickCounter - 3].RegisterInstrValue & 0x7F;

            if (opcode == 0x03)
            {
                sidePanelInformer.SetStateInfo(StateName.MEM_WB);
            }
        }
        else
        {
            sidePanelInformer.SetStateInfo(StateName.UNKNOWN);
        }
    }

    #region transition to next level
    private void OnEnable()
    {
        LevelManager.OnRequestNextLevelData += GetNextLevelData;
    }

    private void OnDisable()
    {
        LevelManager.OnRequestNextLevelData -= GetNextLevelData;
    }

    private static object GetNextLevelData()
    {
        if (Initial != null && Initial.nextSceneInitial != null)
        {
            return Initial.nextSceneInitial;
        }
        return null;
    }
    #endregion
}
