{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421758761672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421758761673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 20:59:20 2015 " "Processing started: Tue Jan 20 20:59:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421758761673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421758761673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bitRCAdder -c 4bitRCAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bitRCAdder -c 4bitRCAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421758761673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1421758763777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitrcadder.v 2 2 " "Found 2 design units, including 2 entities, in source file fourbitrcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitRCAdder " "Found entity 1: fourbitRCAdder" {  } { { "fourbitRCAdder.v" "" { Text "D:/University/Subjects/EE 177/4bitRCAdder/fourbitRCAdder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421758764305 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "fourbitRCAdder.v" "" { Text "D:/University/Subjects/EE 177/4bitRCAdder/fourbitRCAdder.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421758764305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421758764305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ripple0 fourbitRCAdder.v(47) " "Verilog HDL Implicit Net warning at fourbitRCAdder.v(47): created implicit net for \"ripple0\"" {  } { { "fourbitRCAdder.v" "" { Text "D:/University/Subjects/EE 177/4bitRCAdder/fourbitRCAdder.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421758764321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ripple1 fourbitRCAdder.v(48) " "Verilog HDL Implicit Net warning at fourbitRCAdder.v(48): created implicit net for \"ripple1\"" {  } { { "fourbitRCAdder.v" "" { Text "D:/University/Subjects/EE 177/4bitRCAdder/fourbitRCAdder.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421758764321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ripple2 fourbitRCAdder.v(49) " "Verilog HDL Implicit Net warning at fourbitRCAdder.v(49): created implicit net for \"ripple2\"" {  } { { "fourbitRCAdder.v" "" { Text "D:/University/Subjects/EE 177/4bitRCAdder/fourbitRCAdder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421758764321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourbitRCAdder " "Elaborating entity \"fourbitRCAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421758764453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:Fadder1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:Fadder1\"" {  } { { "fourbitRCAdder.v" "Fadder1" { Text "D:/University/Subjects/EE 177/4bitRCAdder/fourbitRCAdder.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421758764629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1421758767866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1421758769645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421758769645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1421758769968 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1421758769968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1421758769968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1421758769968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421758771022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 20 20:59:31 2015 " "Processing ended: Tue Jan 20 20:59:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421758771022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421758771022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421758771022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421758771022 ""}
