/*
 *  arch/arm/mach-faraday/include/mach/ftscu010.h
 *
 *  Faraday FTSCU010 System Control Unit
 *
 *  Copyright (C) 2009 Faraday Technology
 *  Copyright (C) 2009 Po-Yu Chuang <ratbert@faraday-tech.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __FTSCU010_H
#define __FTSCU010_H

#define FTSCU010_OFFSET_ID		0x00
#define FTSCU010_OFFSET_VER		0x04
#define FTSCU010_OFFSET_CSR		0x08
#define FTSCU010_OFFSET_MFCR		0x0c
#define FTSCU010_OFFSET_CR		0x10
#define FTSCU010_OFFSET_SR		0x14
#define FTSCU010_OFFSET_GPIO_SLEEP	0x18
#define FTSCU010_OFFSET_OSCC		0x1c
#define FTSCU010_OFFSET_PLL1CR		0x20
#define FTSCU010_OFFSET_DLL		0x24
#define FTSCU010_OFFSET_HCLKGATE	0x28
#define FTSCU010_OFFSET_PCLKGATE	0x2c
#define FTSCU010_OFFSET_SPR0		0x100
#define FTSCU010_OFFSET_SPR1		0x104
#define FTSCU010_OFFSET_SPR2		0x108
#define FTSCU010_OFFSET_SPR3		0x10c
#define FTSCU010_OFFSET_SPR4		0x110
#define FTSCU010_OFFSET_SPR5		0x114
#define FTSCU010_OFFSET_SPR6		0x118
#define FTSCU010_OFFSET_SPR7		0x11c
#define FTSCU010_OFFSET_SPR8		0x120
#define FTSCU010_OFFSET_SPR9		0x124
#define FTSCU010_OFFSET_SPR10		0x128
#define FTSCU010_OFFSET_SPR11		0x12c
#define FTSCU010_OFFSET_SPR12		0x130
#define FTSCU010_OFFSET_SPR13		0x134
#define FTSCU010_OFFSET_SPR14		0x138
#define FTSCU010_OFFSET_SPR15		0x13c
#define FTSCU010_OFFSET_GC		0x200
#define FTSCU010_OFFSET_EXT_CS		0x204
#define FTSCU010_OFFSET_DMAC0_REQ_CFG0	0x208
#define FTSCU010_OFFSET_DMAC0_REQ_CFG1	0x20c
#define FTSCU010_OFFSET_DMAC1_REQ_CFG0	0x210
#define FTSCU010_OFFSET_DMAC1_REQ_CFG1	0x214
#define FTSCU010_OFFSET_DMA_ACK_CFG0	0x218
#define FTSCU010_OFFSET_DMA_ACK_CFG1	0x21c
#define FTSCU010_OFFSET_DMA_ACK_CFG2	0x220
#define FTSCU010_OFFSET_DMA_ACK_CFG3	0x224
#define FTSCU010_OFFSET_SCLK_CFG0	0x228
#define FTSCU010_OFFSET_SCLK_CFG1	0x22c
#define FTSCU010_OFFSET_SCLK_EN		0x230
#define FTSCU010_OFFSET_EDG_SYN_CTRL	0x234
#define FTSCU010_OFFSET_MFPSR0		0x238
#define FTSCU010_OFFSET_MFPSR1		0x23c
#define FTSCU010_OFFSET_DCSRCR0		0x240
#define FTSCU010_OFFSET_DCSRCR1		0x244
#define FTSCU010_OFFSET_DBG_CFG		0x248
#define FTSCU010_OFFSET_DLY_CTRL	0x254
#define FTSCU010_OFFSET_PWR_CTRL	0x258
#define FTSCU010_OFFSET_SATA_DBG	0x25c

/*
 * Configuration Strap Register
 */
#define FTSCU010_CSR_OSCH_CNT_DIS	(1 << 0)
#define FTSCU010_CSR_PLL_DIS		(1 << 1)
#define FTSCU010_CSR_DLL_DIS		(1 << 2)
#define FTSCU010_CSR_CPU_M_FCLK(csr)	(((csr) >> 3) & 0x3)
#define FTSCU010_CSR_PLL_NS(csr)	(((csr) >> 5) & 0x3f)

/*
 * PLL1 Control Register
 */
#define FTSCU010_PLL1CR_PLL_DIS		(1 << 0)
#define FTSCU010_PLL1CR_PLL_STABLE	(1 << 1)
#define FTSCU010_PLL1CR_PLL_NS(cr)	(((cr) >> 24) & 0x3f)

/*
 * AHB Module AHB Clock Gating Register
 */
#define FTSCU010_HCLKGATE_SCU		(1 << 0)
#define FTSCU010_HCLKGATE_INTC0		(1 << 1)
#define FTSCU010_HCLKGATE_INTC1		(1 << 2)
#define FTSCU010_HCLKGATE_EMRAM0	(1 << 3)
#define FTSCU010_HCLKGATE_EMRAM1	(1 << 4)
#define FTSCU010_HCLKGATE_IDE		(1 << 5)
#define FTSCU010_HCLKGATE_SDC0		(1 << 6)
#define FTSCU010_HCLKGATE_SDC1		(1 << 7)
#define FTSCU010_HCLKGATE_OTG		(1 << 8)
#define FTSCU010_HCLKGATE_USBH		(1 << 9)
#define FTSCU010_HCLKGATE_PCIE		(1 << 10)
#define FTSCU010_HCLKGATE_SATAD		(1 << 11)
#define FTSCU010_HCLKGATE_SATAH		(1 << 12)
#define FTSCU010_HCLKGATE_GMAC		(1 << 13)
#define FTSCU010_HCLKGATE_AES		(1 << 14)
#define FTSCU010_HCLKGATE_ISP		(1 << 15)
#define FTSCU010_HCLKGATE_LCDC		(1 << 16)
#define FTSCU010_HCLKGATE_2DGE		(1 << 17)
#define FTSCU010_HCLKGATE_MCP100	(1 << 18)
#define FTSCU010_HCLKGATE_MCP220	(1 << 19)
#define FTSCU010_HCLKGATE_DMAC0		(1 << 20)
#define FTSCU010_HCLKGATE_DMAC1		(1 << 21)
#define FTSCU010_HCLKGATE_SMC		(1 << 22)
#define FTSCU010_HCLKGATE_NANDC		(1 << 23)
#define FTSCU010_HCLKGATE_APBB		(1 << 24)
#define FTSCU010_HCLKGATE_AHBC0		(1 << 25)
#define FTSCU010_HCLKGATE_AHBC1		(1 << 26)
#define FTSCU010_HCLKGATE_AHBC2		(1 << 27)
#define FTSCU010_HCLKGATE_TS		(1 << 28)
#define FTSCU010_HCLKGATE_CPU_S		(1 << 30)
#define FTSCU010_HCLKGATE_CPU_M		(1 << 31)

/*
 * General Configuration Register
 */
#define FTSCU010_GC_SW_RST		(1 << 0)
#define FTSCU010_GC_MASK_INTR0		(1 << 1)
#define FTSCU010_GC_MASK_INTR1		(1 << 2)
#define FTSCU010_GC_OTG_OSC_EN		(1 << 3)
#define FTSCU010_GC_OTG_PLL_ALIVE	(1 << 4)
#define FTSCU010_GC_USBH_OSC_EN		(1 << 5)
#define FTSCU010_GC_USBH_PLL_ALIVE	(1 << 6)
#define FTSCU010_GC_VDT_PD		(1 << 7)
#define FTSCU010_GC_SATA_RSTN		(1 << 8)
#define FTSCU010_GC_CPU_S_EXTAHB_RSTN	(1 << 11)
#define FTSCU010_GC_IO_OUT_EN		(1 << 12)
#define FTSCU010_GC_CS0_RELEASE		(1 << 13)
#define FTSCU010_GC_EXT_IRQ_SRC		(1 << 14)
#define FTSCU010_GC_GLB_CLK_SEL		(1 << 15)

/*
 * Extended Configuration Strap Register
 */
#define FTSCU010_EXT_CS_BOOT_MODE(csr)		(((csr) >> 0) & 0x3)
#define FTSCU010_EXT_CS_CPU_MODE		(1 << 2)
#define FTSCU010_EXT_CS_NAND_X16		(1 << 4)
#define FTSCU010_EXT_CS_NAND_ADD_CYC(csr)	(((csr) >> 5) & 0x3)
#define FTSCU010_EXT_CS_NAND_PSIZE(csr)		(((csr) >> 7) & 0x3)
#define FTSCU010_EXT_CS_NAND_BSIZE(csr)		(((csr) >> 9) & 0x3)
#define FTSCU010_EXT_CS_PCIE_MODE		(1 << 11)
#define FTSCU010_EXT_CS_SATA_MODE		(1 << 12)
#define FTSCU010_EXT_CS_DBG_BY_SW		(1 << 13)
#define FTSCU010_EXT_CS_DBG_EN			(1 << 14)
#define FTSCU010_EXT_CS_AST_EN			(1 << 15)

/*
 * DMAC0/1 Request Configuration Register 0/1
 */
#define FTSCU010_DMA_REQ_CFG_UART0TX	0x1
#define FTSCU010_DMA_REQ_CFG_UART0RX	0x2
#define FTSCU010_DMA_REQ_CFG_UART1TX	0x3
#define FTSCU010_DMA_REQ_CFG_UART1RX	0x4
#define FTSCU010_DMA_REQ_CFG_UART2TX	0x5
#define FTSCU010_DMA_REQ_CFG_UART2RX	0x6
#define FTSCU010_DMA_REQ_CFG_UART3TX	0x7
#define FTSCU010_DMA_REQ_CFG_UART3RX	0x8
#define FTSCU010_DMA_REQ_CFG_IRDA	0x9
#define FTSCU010_DMA_REQ_CFG_SSP0TX	0xa
#define FTSCU010_DMA_REQ_CFG_SSP0RX	0xb
#define FTSCU010_DMA_REQ_CFG_SSP1TX	0xc
#define FTSCU010_DMA_REQ_CFG_SSP1RX	0xd
#define FTSCU010_DMA_REQ_CFG_TSC	0xe
#define FTSCU010_DMA_REQ_CFG_TS		0xf
#define FTSCU010_DMA_REQ_CFG_TMR1	0x10
#define FTSCU010_DMA_REQ_CFG_TMR2	0x11
#define FTSCU010_DMA_REQ_CFG_TMR3	0x12
#define FTSCU010_DMA_REQ_CFG_TMR5	0x13
#define FTSCU010_DMA_REQ_CFG_TMR6	0x14
#define FTSCU010_DMA_REQ_CFG_TMR7	0x15

/*
 * DMAC0 Request Configuration Register 0
 */
#define FTSCU010_DMAC0_REQ_CFG0_HS3_SHIFT	0
#define FTSCU010_DMAC0_REQ_CFG0_HS3_MASK	(0x1f << 0)
#define FTSCU010_DMAC0_REQ_CFG0_HS4_SHIFT	8
#define FTSCU010_DMAC0_REQ_CFG0_HS4_MASK	(0x1f << 8)
#define FTSCU010_DMAC0_REQ_CFG0_HS5_SHIFT	16
#define FTSCU010_DMAC0_REQ_CFG0_HS5_MASK	(0x1f << 16)
#define FTSCU010_DMAC0_REQ_CFG0_HS6_SHIFT	24
#define FTSCU010_DMAC0_REQ_CFG0_HS6_MASK	(0x1f << 24)

/*
 * DMAC0 Request Configuration Register 1
 */
#define FTSCU010_DMAC0_REQ_CFG1_HS0_SHIFT	8
#define FTSCU010_DMAC0_REQ_CFG1_HS0_MASK	(0x1f << 8)
#define FTSCU010_DMAC0_REQ_CFG1_HS1_SHIFT	16
#define FTSCU010_DMAC0_REQ_CFG1_HS1_MASK	(0x1f << 16)
#define FTSCU010_DMAC0_REQ_CFG1_HS2_SHIFT	24
#define FTSCU010_DMAC0_REQ_CFG1_HS2_MASK	(0x1f << 24)

/*
 * DMAC1 Request Configuration Register 0
 */
#define FTSCU010_DMAC1_REQ_CFG0_HS3_SHIFT	0
#define FTSCU010_DMAC1_REQ_CFG0_HS3_MASK	(0x1f << 0)
#define FTSCU010_DMAC1_REQ_CFG0_HS4_SHIFT	8
#define FTSCU010_DMAC1_REQ_CFG0_HS4_MASK	(0x1f << 8)
#define FTSCU010_DMAC1_REQ_CFG0_HS5_SHIFT	16
#define FTSCU010_DMAC1_REQ_CFG0_HS5_MASK	(0x1f << 16)
#define FTSCU010_DMAC1_REQ_CFG0_HS6_SHIFT	24
#define FTSCU010_DMAC1_REQ_CFG0_HS6_MASK	(0x1f << 24)

/*
 * DMAC1 Request Configuration Register 1
 */
#define FTSCU010_DMAC1_REQ_CFG1_HS0_SHIFT	8
#define FTSCU010_DMAC1_REQ_CFG1_HS0_MASK	(0x1f << 8)
#define FTSCU010_DMAC1_REQ_CFG1_HS1_SHIFT	16
#define FTSCU010_DMAC1_REQ_CFG1_HS1_MASK	(0x1f << 16)
#define FTSCU010_DMAC1_REQ_CFG1_HS2_SHIFT	24
#define FTSCU010_DMAC1_REQ_CFG1_HS2_MASK	(0x1f << 24)

/*
 * DMA Acknowledge Configuration Register 0/1/2/3
 */
#define FTSCU010_DMA_ACK_CFG_SELECT_APBB	0
#define FTSCU010_DMA_ACK_CFG_SELECT_DMAC0	1
#define FTSCU010_DMA_ACK_CFG_SELECT_DMAC1	2

/*
 * DMA Acknowledge Configuration Register 0
 */
#define FTSCU010_DMA_ACK_CFG0_UART2RX_DMAC_HS_SHIFT	0
#define FTSCU010_DMA_ACK_CFG0_UART2RX_DMAC_HS_MASK	(0x7 << 0)
#define FTSCU010_DMA_ACK_CFG0_UART2RX_SELECT_SHIFT	3
#define FTSCU010_DMA_ACK_CFG0_UART2RX_SELECT_MASK	(0x3 << 3)
#define FTSCU010_DMA_ACK_CFG0_UART2TX_DMAC_HS_SHIFT	5
#define FTSCU010_DMA_ACK_CFG0_UART2TX_DMAC_HS_MASK	(0x7 << 5)
#define FTSCU010_DMA_ACK_CFG0_UART2TX_SELECT_SHIFT	8
#define FTSCU010_DMA_ACK_CFG0_UART2TX_SELECT_MASK	(0x3 << 8)
#define FTSCU010_DMA_ACK_CFG0_UART1RX_DMAC_HS_SHIFT	10
#define FTSCU010_DMA_ACK_CFG0_UART1RX_DMAC_HS_MASK	(0x7 << 10)
#define FTSCU010_DMA_ACK_CFG0_UART1RX_SELECT_SHIFT	13
#define FTSCU010_DMA_ACK_CFG0_UART1RX_SELECT_MASK	(0x3 << 13)
#define FTSCU010_DMA_ACK_CFG0_UART1TX_DMAC_HS_SHIFT	15
#define FTSCU010_DMA_ACK_CFG0_UART1TX_DMAC_HS_MASK	(0x7 << 15)
#define FTSCU010_DMA_ACK_CFG0_UART1TX_SELECT_SHIFT	18
#define FTSCU010_DMA_ACK_CFG0_UART1TX_SELECT_MASK	(0x3 << 18)
#define FTSCU010_DMA_ACK_CFG0_UART0RX_DMAC_HS_SHIFT	20
#define FTSCU010_DMA_ACK_CFG0_UART0RX_DMAC_HS_MASK	(0x7 << 20)
#define FTSCU010_DMA_ACK_CFG0_UART0RX_SELECT_SHIFT	23
#define FTSCU010_DMA_ACK_CFG0_UART0RX_SELECT_MASK	(0x3 << 23)
#define FTSCU010_DMA_ACK_CFG0_UART0TX_DMAC_HS_SHIFT	25
#define FTSCU010_DMA_ACK_CFG0_UART0TX_DMAC_HS_MASK	(0x7 << 25)
#define FTSCU010_DMA_ACK_CFG0_UART0TX_SELECT_SHIFT	28
#define FTSCU010_DMA_ACK_CFG0_UART0TX_SELECT_MASK	(0x3 << 28)

/*
 * DMA Acknowledge Configuration Register 1
 */
#define FTSCU010_DMA_ACK_CFG1_IRDA_DMAC_HS_SHIFT	0
#define FTSCU010_DMA_ACK_CFG1_IRDA_DMAC_HS_MASK		(0x7 << 0)
#define FTSCU010_DMA_ACK_CFG1_IRDA_SELECT_SHIFT		3
#define FTSCU010_DMA_ACK_CFG1_IRDA_SELECT_MASK		(0x3 << 3)
#define FTSCU010_DMA_ACK_CFG1_UART3RX_DMAC_HS_SHIFT	5
#define FTSCU010_DMA_ACK_CFG1_UART3RX_DMAC_HS_MASK	(0x7 << 5)
#define FTSCU010_DMA_ACK_CFG1_UART3RX_SELECT_SHIFT	8
#define FTSCU010_DMA_ACK_CFG1_UART3RX_SELECT_MASK	(0x3 << 8)
#define FTSCU010_DMA_ACK_CFG1_UART3TX_DMAC_HS_SHIFT	10
#define FTSCU010_DMA_ACK_CFG1_UART3TX_DMAC_HS_MASK	(0x7 << 10)
#define FTSCU010_DMA_ACK_CFG1_UART3TX_SELECT_SHIFT	13
#define FTSCU010_DMA_ACK_CFG1_UART3TX_SELECT_MASK	(0x3 << 13)

/*
 * DMA Acknowledge Configuration Register 2
 */
#define FTSCU010_DMA_ACK_CFG2_TS_DMAC_HS_SHIFT		0
#define FTSCU010_DMA_ACK_CFG2_TS_DMAC_HS_MASK		(0x7 << 0)
#define FTSCU010_DMA_ACK_CFG2_TS_SELECT_SHIFT		3
#define FTSCU010_DMA_ACK_CFG2_TS_SELECT_MASK		(0x3 << 3)
#define FTSCU010_DMA_ACK_CFG2_TSC_DMAC_HS_SHIFT		5
#define FTSCU010_DMA_ACK_CFG2_TSC_DMAC_HS_MASK		(0x7 << 5)
#define FTSCU010_DMA_ACK_CFG2_TSC_SELECT_SHIFT		8
#define FTSCU010_DMA_ACK_CFG2_TSC_SELECT_MASK		(0x3 << 8)
#define FTSCU010_DMA_ACK_CFG2_SSP1RX_DMAC_HS_SHIFT	10
#define FTSCU010_DMA_ACK_CFG2_SSP1RX_DMAC_HS_MASK	(0x7 << 10)
#define FTSCU010_DMA_ACK_CFG2_SSP1RX_SELECT_SHIFT	13
#define FTSCU010_DMA_ACK_CFG2_SSP1RX_SELECT_MASK	(0x3 << 13)
#define FTSCU010_DMA_ACK_CFG2_SSP1TX_DMAC_HS_SHIFT	15
#define FTSCU010_DMA_ACK_CFG2_SSP1TX_DMAC_HS_MASK	(0x7 << 15)
#define FTSCU010_DMA_ACK_CFG2_SSP1TX_SELECT_SHIFT	18
#define FTSCU010_DMA_ACK_CFG2_SSP1TX_SELECT_MASK	(0x3 << 18)
#define FTSCU010_DMA_ACK_CFG2_SSP0RX_DMAC_HS_SHIFT	20
#define FTSCU010_DMA_ACK_CFG2_SSP0RX_DMAC_HS_MASK	(0x7 << 20)
#define FTSCU010_DMA_ACK_CFG2_SSP0RX_SELECT_SHIFT	23
#define FTSCU010_DMA_ACK_CFG2_SSP0RX_SELECT_MASK	(0x3 << 23)
#define FTSCU010_DMA_ACK_CFG2_SSP0TX_DMAC_HS_SHIFT	25
#define FTSCU010_DMA_ACK_CFG2_SSP0TX_DMAC_HS_MASK	(0x7 << 25)
#define FTSCU010_DMA_ACK_CFG2_SSP0TX_SELECT_SHIFT	28
#define FTSCU010_DMA_ACK_CFG2_SSP0TX_SELECT_MASK	(0x3 << 28)

/*
 * DMA Acknowledge Configuration Register 3
 */
#define FTSCU010_DMA_ACK_CFG3_TMR7_DMAC_HS_SHIFT	0
#define FTSCU010_DMA_ACK_CFG3_TMR7_DMAC_HS_MASK		(0x7 << 0)
#define FTSCU010_DMA_ACK_CFG3_TMR7_SELECT_SHIFT		3
#define FTSCU010_DMA_ACK_CFG3_TMR7_SELECT_MASK		(0x3 << 3)
#define FTSCU010_DMA_ACK_CFG3_TMR6_DMAC_HS_SHIFT	5
#define FTSCU010_DMA_ACK_CFG3_TMR6_DMAC_HS_MASK		(0x7 << 5)
#define FTSCU010_DMA_ACK_CFG3_TMR6_SELECT_SHIFT		8
#define FTSCU010_DMA_ACK_CFG3_TMR6_SELECT_MASK		(0x3 << 8)
#define FTSCU010_DMA_ACK_CFG3_TMR5_DMAC_HS_SHIFT	10
#define FTSCU010_DMA_ACK_CFG3_TMR5_DMAC_HS_MASK		(0x7 << 10)
#define FTSCU010_DMA_ACK_CFG3_TMR5_SELECT_SHIFT		13
#define FTSCU010_DMA_ACK_CFG3_TMR5_SELECT_MASK		(0x3 << 13)
#define FTSCU010_DMA_ACK_CFG3_TMR3_DMAC_HS_SHIFT	15
#define FTSCU010_DMA_ACK_CFG3_TMR3_DMAC_HS_MASK		(0x7 << 15)
#define FTSCU010_DMA_ACK_CFG3_TMR3_SELECT_SHIFT		18
#define FTSCU010_DMA_ACK_CFG3_TMR3_SELECT_MASK		(0x3 << 18)
#define FTSCU010_DMA_ACK_CFG3_TMR2_DMAC_HS_SHIFT	20
#define FTSCU010_DMA_ACK_CFG3_TMR2_DMAC_HS_MASK		(0x7 << 20)
#define FTSCU010_DMA_ACK_CFG3_TMR2_SELECT_SHIFT		23
#define FTSCU010_DMA_ACK_CFG3_TMR2_SELECT_MASK		(0x3 << 23)
#define FTSCU010_DMA_ACK_CFG3_TMR1_DMAC_HS_SHIFT	25
#define FTSCU010_DMA_ACK_CFG3_TMR1_DMAC_HS_MASK		(0x7 << 25)
#define FTSCU010_DMA_ACK_CFG3_TMR1_SELECT_SHIFT		28
#define FTSCU010_DMA_ACK_CFG3_TMR1_SELECT_MASK		(0x3 << 28)

/*
 * Special Clock Configuration Register 0
 */
#define FTSCU010_SCLK_CFG0_LCD_SEL_MASK		(0x3 << 0)
#define FTSCU010_SCLK_CFG0_LCD_SEL_133MHz	(0x0 << 0)
#define FTSCU010_SCLK_CFG0_LCD_SEL_66MHz	(0x1 << 0)
#define FTSCU010_SCLK_CFG0_LCD_SEL_EXT		(0x2 << 0)
#define FTSCU010_SCLK_CFG0_LCD_SCK_SEL_MASK	(0x3 << 2)
#define FTSCU010_SCLK_CFG0_LCD_SCK_SEL_133MHz	(0x0 << 2)
#define FTSCU010_SCLK_CFG0_LCD_SCK_SEL_66MHz	(0x1 << 2)
#define FTSCU010_SCLK_CFG0_LCD_SCK_SEL_EXT	(0x2 << 2)
#define FTSCU010_SCLK_CFG0_EXTAHB_FQ_MASK	(0xf << 4)
#define FTSCU010_SCLK_CFG0_EXTAHB_FQ_SHIFT	4
#define FTSCU010_SCLK_CFG0_IDE_FQ_MASK		(0xf << 8)
#define FTSCU010_SCLK_CFG0_ISP_ACK_FQ_MASK	(0xf << 12)
#define FTSCU010_SCLK_CFG0_ISP_BCK_FQ_MASK	(0xf << 16)
#define FTSCU010_SCLK_CFG0_GMAC_PLL_N_MASK	(0x3f << 20)
#define FTSCU010_SCLK_CFG0_GMAC_PLL_PDN		(1 << 26)
#define FTSCU010_SCLK_CFG0_GMAC_PLL_DIS		(1 << 27)
#define FTSCU010_SCLK_CFG0_SATA_PLL_PDN		(1 << 28)
#define FTSCU010_SCLK_CFG0_SATA_SEL_25MHz	(1 << 29)

/*
 * Special Clock Configuration Register 1
 */
#define FTSCU010_SCLK_CFG1_SSP0_FQ_MASK		(0xf << 0)
#define FTSCU010_SCLK_CFG1_SSP0_SEL		(1 << 4)
#define FTSCU010_SCLK_CFG1_SSP1_FQ_MASK		(0xf << 8)
#define FTSCU010_SCLK_CFG1_SSP1_SEL		(1 << 12)
#define FTSCU010_SCLK_CFG1_SD0_SEL_MASK		(0x3 << 16)
#define FTSCU010_SCLK_CFG1_SD0_SEL_266MHz	(0x0 << 16)
#define FTSCU010_SCLK_CFG1_SD0_SEL_177MHz	(0x1 << 16)
#define FTSCU010_SCLK_CFG1_SD0_SEL_133MHz	(0x2 << 16)
#define FTSCU010_SCLK_CFG1_SD1_SEL_MASK		(0x3 << 18)
#define FTSCU010_SCLK_CFG1_SD1_SEL_266MHz	(0x0 << 18)
#define FTSCU010_SCLK_CFG1_SD1_SEL_177MHz	(0x1 << 18)
#define FTSCU010_SCLK_CFG1_SD1_SEL_133MHz	(0x2 << 18)
#define FTSCU010_SCLK_CFG1_UART3_SEL		(1 << 20)
#define FTSCU010_SCLK_CFG1_TMR1_SEL		(1 << 24)
#define FTSCU010_SCLK_CFG1_TMR2_SEL		(1 << 25)
#define FTSCU010_SCLK_CFG1_TMR3_SEL		(1 << 26)
#define FTSCU010_SCLK_CFG1_TMR4_SEL		(1 << 27)
#define FTSCU010_SCLK_CFG1_TMR5_SEL		(1 << 28)
#define FTSCU010_SCLK_CFG1_TMR6_SEL		(1 << 29)
#define FTSCU010_SCLK_CFG1_TMR7_SEL		(1 << 30)
#define FTSCU010_SCLK_CFG1_TMR8_SEL		(1 << 31)

/*
 * Multi-Function Pin Setting Register 0
 */
#define FTSCU010_MFPSR0_FGEXTAHB_EXTAHB		(0x0 << 0)
#define FTSCU010_MFPSR0_FGEXTAHB_PERIPHERALS	(0x1 << 0)
#define FTSCU010_MFPSR0_FGEXTAHB_MASK		(0x3 << 0)
#define FTSCU010_MFPSR0_FGSATA_EXTAHB		(0x0 << 2)
#define FTSCU010_MFPSR0_FGSATA_SATA		(0x1 << 2)
#define FTSCU010_MFPSR0_FGSATA_EXTDMA		(0x2 << 2)
#define FTSCU010_MFPSR0_FGSATA_MASK		(0x3 << 2)
#define FTSCU010_MFPSR0_FGISP_EXTAHB		(0x0 << 4)
#define FTSCU010_MFPSR0_FGISP_GPIO1		(0x1 << 4)
#define FTSCU010_MFPSR0_FGISP_ISP		(0x2 << 4)
#define FTSCU010_MFPSR0_FGISP_MASK		(0x3 << 4)
#define FTSCU010_MFPSR0_FGTS_EXTAHB		(0x0 << 6)
#define FTSCU010_MFPSR0_FGTS_GPIO0		(0x1 << 6)
#define FTSCU010_MFPSR0_FGTS_TS			(0x2 << 6)
#define FTSCU010_MFPSR0_FGTS_MASK		(0x3 << 6)
#define FTSCU010_MFPSR0_FGLCD_LCD		(0x0 << 8)
#define FTSCU010_MFPSR0_FGLCD_TV_MICE		(0x1 << 8)
#define FTSCU010_MFPSR0_FGLCD_LCD_MICE		(0x2 << 8)
#define FTSCU010_MFPSR0_FGLCD_MASK		(0x3 << 8)
#define FTSCU010_MFPSR0_FGEBI_EBI		(0x0 << 10)
#define FTSCU010_MFPSR0_FGEBI_IDE		(0x1 << 10)
#define FTSCU010_MFPSR0_FGEBI_MASK		(0x3 << 10)

/*
 * Multi-Function Pin Setting Register 1
 */
#define FTSCU010_MFPSR1_FGUART1_EXTAHB		(0x0 << 0)
#define FTSCU010_MFPSR1_FGUART1_GPIO0		(0x1 << 0)
#define FTSCU010_MFPSR1_FGUART1_UART1		(0x2 << 0)
#define FTSCU010_MFPSR1_FGUART1_MASK		(0x3 << 0)
#define FTSCU010_MFPSR1_FGUART2_GPIO1		(0x0 << 2)
#define FTSCU010_MFPSR1_FGUART2_PWM		(0x1 << 2)
#define FTSCU010_MFPSR1_FGUART2_UART2		(0x2 << 2)
#define FTSCU010_MFPSR1_FGUART2_MASK		(0x3 << 2)
#define FTSCU010_MFPSR1_FGUART3_GPIO1		(0x0 << 4)
#define FTSCU010_MFPSR1_FGUART3_UART3		(0x2 << 4)
#define FTSCU010_MFPSR1_FGUART3_MASK		(0x3 << 4)
#define FTSCU010_MFPSR1_FGSSP0_SSP0		(0x0 << 6)
#define FTSCU010_MFPSR1_FGSSP0_SATA		(0x1 << 6)
#define FTSCU010_MFPSR1_FGSSP0_SICE		(0x2 << 6)
#define FTSCU010_MFPSR1_FGSSP0_MASK		(0x3 << 6)
#define FTSCU010_MFPSR1_FGSSP1_GPIO1		(0x0 << 8)
#define FTSCU010_MFPSR1_FGSSP1_I2C1		(0x1 << 8)
#define FTSCU010_MFPSR1_FGSSP1_SSP1		(0x2 << 8)
#define FTSCU010_MFPSR1_FGSSP1_MASK		(0x3 << 8)
#define FTSCU010_MFPSR1_FGGMAC_GMAC		(0x0 << 10)
#define FTSCU010_MFPSR1_FGGMAC_MCP_ICE		(0x1 << 10)
#define FTSCU010_MFPSR1_FGGMAC_MASK		(0x3 << 10)
#define FTSCU010_MFPSR1_FGPWM0_EXTAHB		(0x0 << 12)
#define FTSCU010_MFPSR1_FGPWM0_PWM		(0x1 << 12)
#define FTSCU010_MFPSR1_FGPWM0_EXTDMA		(0x2 << 12)
#define FTSCU010_MFPSR1_FGPWM0_MASK		(0x3 << 12)
#define FTSCU010_MFPSR1_FGPWM1_EXTAHB		(0x0 << 14)
#define FTSCU010_MFPSR1_FGPWM1_GPIO1		(0x1 << 14)
#define FTSCU010_MFPSR1_FGPWM1_PWM		(0x2 << 14)
#define FTSCU010_MFPSR1_FGPWM1_MASK		(0x3 << 14)
#define FTSCU010_MFPSR1_FGI2C1_EXTAHB		(0x0 << 16)
#define FTSCU010_MFPSR1_FGI2C1_GPIO1		(0x1 << 16)
#define FTSCU010_MFPSR1_FGI2C1_I2C1		(0x2 << 16)
#define FTSCU010_MFPSR1_FGI2C1_MASK		(0x3 << 16)
#define FTSCU010_MFPSR1_FGGPIO0_EXTAHB		(0x0 << 18)
#define FTSCU010_MFPSR1_FGGPIO0_GPIO0		(0x1 << 18)
#define FTSCU010_MFPSR1_FGGPIO0_EXTDMA		(0x2 << 18)
#define FTSCU010_MFPSR1_FGGPIO0_MASK		(0x3 << 18)
#define FTSCU010_MFPSR1_FGKBC_EXTAHB		(0x0 << 20)
#define FTSCU010_MFPSR1_FGKBC_GPIO0		(0x1 << 20)
#define FTSCU010_MFPSR1_FGKBC_KBC		(0x2 << 20)
#define FTSCU010_MFPSR1_FGKBC_MASK		(0x3 << 20)

void ftscu010_init(void __iomem *base);
int ftscu010_pinmux_setup(const char *fgname, const char *select);
int ftscu010_handshake_alloc(const char *name);
int ftscu010_handshake_setup(unsigned int handshake, int which);
int ftscu010_handshake_free(unsigned int handshake);

extern struct clk ftscu010_main_clk;
extern struct clk ftscu010_pll_clk;
extern struct clk ftscu010_dclk;
extern struct clk ftscu010_mclk;
extern struct clk ftscu010_hclk;
extern struct clk ftscu010_pclk;
extern struct clk ftscu010_extahb_clk;
extern struct clk ftscu010_mcpu_clk;
extern struct clk ftscu010_scpu_clk;
extern struct clk ftscu010_ssp0_extclk;
extern struct clk ftscu010_tsc_clk;

#endif	/* __FTSCU010_H */
