tst r0, r1
mvn r2, 31
mvnls r2, r0, lsr 31
