#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 11 11:59:46 2025
# Process ID: 74716
# Current directory: D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1
# Command line: vivado.exe -log hs_dual_da_hdmi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hs_dual_da_hdmi_top.tcl
# Log file: D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/hs_dual_da_hdmi_top.vds
# Journal file: D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hs_dual_da_hdmi_top.tcl -notrace
Command: synth_design -top hs_dual_da_hdmi_top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30032
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in adc_to_usb_60m with formal parameter declaration list [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in adc_to_usb_60m with formal parameter declaration list [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in adc_to_usb_60m with formal parameter declaration list [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in adc_to_usb_60m with formal parameter declaration list [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in adc_to_usb_60m with formal parameter declaration list [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:85]
WARNING: [Synth 8-6901] identifier 'output_enable' is used before its declaration [D:/senhaowang/project/da_sweep/rtl/hs_dual_da.v:99]
WARNING: [Synth 8-6901] identifier 'force_sine_en' is used before its declaration [D:/senhaowang/project/da_sweep/rtl/hs_dual_da.v:99]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_dual_da_hdmi_top' [D:/senhaowang/project/da_sweep/rtl/hs_dual_da_hdmi_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'key_debounce' [D:/senhaowang/project/da_sweep/rtl/key_debounce.v:9]
	Parameter CLK_FREQ bound to: 20000000 - type: integer 
	Parameter DEBOUNCE_TIME bound to: 20 - type: integer 
	Parameter SHORT_TIME bound to: 200 - type: integer 
	Parameter LONG_TIME bound to: 600 - type: integer 
	Parameter DEBOUNCE_CNT bound to: 400000 - type: integer 
	Parameter SHORT_CNT bound to: 4000000 - type: integer 
	Parameter LONG_CNT bound to: 12000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_debounce' (1#1) [D:/senhaowang/project/da_sweep/rtl/key_debounce.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hs_dual_da' [D:/senhaowang/project/da_sweep/rtl/hs_dual_da.v:23]
	Parameter PHASE_UPDATE_CYCLES bound to: 6000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'key_debounce__parameterized0' [D:/senhaowang/project/da_sweep/rtl/key_debounce.v:9]
	Parameter CLK_FREQ bound to: 20000000 - type: integer 
	Parameter DEBOUNCE_TIME bound to: 20 - type: integer 
	Parameter SHORT_TIME bound to: 200 - type: integer 
	Parameter LONG_TIME bound to: 600 - type: integer 
	Parameter DEBOUNCE_CNT bound to: 400000 - type: integer 
	Parameter SHORT_CNT bound to: 4000000 - type: integer 
	Parameter LONG_CNT bound to: 12000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_debounce__parameterized0' (2#1) [D:/senhaowang/project/da_sweep/rtl/key_debounce.v:9]
INFO: [Synth 8-6157] synthesizing module 'rom_1024x10b' [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/rom_1024x10b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_1024x10b' (3#1) [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/rom_1024x10b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (4#1) [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/senhaowang/project/da_sweep/rtl/da_wave_send.v:23]
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (5#1) [D:/senhaowang/project/da_sweep/rtl/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_led' [D:/senhaowang/project/da_sweep/rtl/seg_led.v:23]
	Parameter MAX_NUM bound to: 20000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [D:/senhaowang/project/da_sweep/rtl/binary2bcd.v:23]
	Parameter CNT_SHIFT_NUM bound to: 7'b0010100 
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (6#1) [D:/senhaowang/project/da_sweep/rtl/binary2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_led' (7#1) [D:/senhaowang/project/da_sweep/rtl/seg_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/senhaowang/project/da_sweep/rtl/uart_rx.v:30]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BAUD_CNT_MAX bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (8#1) [D:/senhaowang/project/da_sweep/rtl/uart_rx.v:30]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/senhaowang/project/da_sweep/rtl/uart_tx.v:29]
	Parameter CLK_FREQ bound to: 20000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BAUD_CNT_MAX bound to: 173 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (9#1) [D:/senhaowang/project/da_sweep/rtl/uart_tx.v:29]
INFO: [Synth 8-6157] synthesizing module 'mnist_tx_controller' [D:/senhaowang/project/da_sweep/rtl/mnist_tx_controller.v:24]
	Parameter PAUSE_DURATION_US bound to: 0 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter SENDING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter PAUSING bound to: 2'b11 
	Parameter BIT_DURATION bound to: 16'b0000111110100000 
	Parameter BITS_PER_BYTE bound to: 4'b1000 
	Parameter ROM_BYTE_DEPTH bound to: 17'b10111111011010000 
	Parameter BITS_PER_IMAGE bound to: 16'b0000001100010000 
	Parameter CLK_FREQ_MHZ bound to: 20 - type: integer 
	Parameter PAUSE_CYCLES bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/senhaowang/project/da_sweep/rtl/mnist_tx_controller.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mnist_tx_controller' (10#1) [D:/senhaowang/project/da_sweep/rtl/mnist_tx_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'hs_dual_da' (11#1) [D:/senhaowang/project/da_sweep/rtl/hs_dual_da.v:23]
INFO: [Synth 8-6157] synthesizing module 'hs_adc_top_60m' [D:/senhaowang/project/da_sweep/rtl/hs_adc_top_60m.v:21]
INFO: [Synth 8-6157] synthesizing module 'key_debounce__parameterized1' [D:/senhaowang/project/da_sweep/rtl/key_debounce.v:9]
	Parameter CLK_FREQ bound to: 60000000 - type: integer 
	Parameter DEBOUNCE_TIME bound to: 20 - type: integer 
	Parameter SHORT_TIME bound to: 200 - type: integer 
	Parameter LONG_TIME bound to: 600 - type: integer 
	Parameter DEBOUNCE_CNT bound to: 1200000 - type: integer 
	Parameter SHORT_CNT bound to: 12000000 - type: integer 
	Parameter LONG_CNT bound to: 36000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_debounce__parameterized1' (11#1) [D:/senhaowang/project/da_sweep/rtl/key_debounce.v:9]
INFO: [Synth 8-6157] synthesizing module 'adc_capture_60m' [D:/senhaowang/project/da_sweep/rtl/adc_capture_60m.v:23]
	Parameter DIV_N bound to: 2 - type: integer 
	Parameter VALID_PULSE_CYCLES bound to: 2 - type: integer 
	Parameter HALF_N bound to: 1 - type: integer 
	Parameter V0_IDX bound to: 1 - type: integer 
	Parameter V1_IDX bound to: 0 - type: integer 
	Parameter V2_IDX bound to: 1 - type: integer 
	Parameter CAP_IDX bound to: 0 - type: integer 
	Parameter SAMPLE_IDX bound to: 1 - type: integer 
	Parameter INCR_IDX bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adc_capture_60m' (12#1) [D:/senhaowang/project/da_sweep/rtl/adc_capture_60m.v:23]
INFO: [Synth 8-6157] synthesizing module 'adc_filter' [D:/senhaowang/project/da_sweep/rtl/adc_filter.v:12]
	Parameter ADC_CENTER bound to: 12'b100000000000 
	Parameter HALFWIDTH_BASE bound to: 12'b001001100111 
	Parameter HALFWIDTH_STEP bound to: 12'b000000110011 
	Parameter ADC_INIT bound to: 12'b100000000000 
INFO: [Synth 8-6155] done synthesizing module 'adc_filter' (13#1) [D:/senhaowang/project/da_sweep/rtl/adc_filter.v:12]
INFO: [Synth 8-6157] synthesizing module 'adc_to_usb_60m' [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:20]
	Parameter PHASE_DECIM_N bound to: 1 - type: integer 
	Parameter DEBUG_PKT_INTERVAL bound to: 60000 - type: integer 
	Parameter ADC_DECIM_N bound to: 30 - type: integer 
	Parameter PREF_PIPE_REG bound to: 0 - type: integer 
	Parameter START_HEADER1 bound to: 8'b10101010 
	Parameter START_HEADER2 bound to: 8'b01010101 
	Parameter FRAME_TRAILER1 bound to: 8'b01010101 
	Parameter FRAME_TRAILER2 bound to: 8'b10101010 
	Parameter SAMPLES_PER_FRAME bound to: 7'b0000000 
	Parameter IDLE bound to: 3'b000 
	Parameter HEADER1 bound to: 3'b001 
	Parameter HEADER2 bound to: 3'b010 
	Parameter BYTE1 bound to: 3'b011 
	Parameter BYTE2 bound to: 3'b100 
	Parameter TRAILER1 bound to: 3'b101 
	Parameter TRAILER2 bound to: 3'b110 
	Parameter P_IDLE bound to: 3'b000 
	Parameter P_HEADER1 bound to: 3'b001 
	Parameter P_HEADER2 bound to: 3'b010 
	Parameter P_BYTE1 bound to: 3'b011 
	Parameter P_BYTE2 bound to: 3'b100 
	Parameter P_TRAILER1 bound to: 3'b101 
	Parameter P_TRAILER2 bound to: 3'b110 
	Parameter DEBUG_PKT_INTERVAL_L bound to: 16'b1110101001100000 
INFO: [Synth 8-6155] done synthesizing module 'adc_to_usb_60m' (14#1) [D:/senhaowang/project/da_sweep/rtl/adc_to_usb_60m.v:20]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (15#1) [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/.Xil/Vivado-74716-DESKTOP-4KALS5N/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hs_adc_top_60m' (16#1) [D:/senhaowang/project/da_sweep/rtl/hs_adc_top_60m.v:21]
WARNING: [Synth 8-7071] port 'phase_updated_in' of module 'hs_adc_top_60m' is unconnected for instance 'u_hs_adc_top_60m' [D:/senhaowang/project/da_sweep/rtl/hs_dual_da_hdmi_top.v:415]
WARNING: [Synth 8-7023] instance 'u_hs_adc_top_60m' of module 'hs_adc_top_60m' has 23 connections declared, but only 22 given [D:/senhaowang/project/da_sweep/rtl/hs_dual_da_hdmi_top.v:415]
INFO: [Synth 8-6157] synthesizing module 'phase_detector_v2' [D:/senhaowang/project/da_sweep/rtl/phase_detector_v2.v:11]
	Parameter ADC_MIDPOINT_DEFAULT bound to: 12'b100000000000 
	Parameter CALIBRATION_SAMPLES bound to: 64 - type: integer 
	Parameter HYST_LSB bound to: 12'b000000010000 
	Parameter SLOPE_MIN_LSB bound to: 12'b000000001001 
	Parameter HOLD_OFF_SAMPLES bound to: 8'b00010100 
INFO: [Synth 8-6155] done synthesizing module 'phase_detector_v2' (17#1) [D:/senhaowang/project/da_sweep/rtl/phase_detector_v2.v:11]
WARNING: [Synth 8-7071] port 'phase_updated' of module 'phase_detector_v2' is unconnected for instance 'u_phase_detector' [D:/senhaowang/project/da_sweep/rtl/hs_dual_da_hdmi_top.v:456]
WARNING: [Synth 8-7023] instance 'u_phase_detector' of module 'phase_detector_v2' has 17 connections declared, but only 16 given [D:/senhaowang/project/da_sweep/rtl/hs_dual_da_hdmi_top.v:456]
INFO: [Synth 8-6157] synthesizing module 'phase_lock_simple' [D:/senhaowang/project/da_sweep/rtl/phase_lock_simple.v:13]
	Parameter RANGE_LOW bound to: 16'b1110011001111000 
	Parameter RANGE_HIGH bound to: 16'b1111111111111111 
	Parameter THRESH_LOW bound to: 16'b0111010100110000 
	Parameter WINDOW_SZ bound to: 100 - type: integer 
	Parameter IIR_SHIFT bound to: 7 - type: integer 
	Parameter RNG_HYST bound to: 16'b0000000001000000 
	Parameter COOLDOWN_WINDOWS bound to: 8 - type: integer 
	Parameter TRACK_LOW bound to: 16'b0101111010111001 
	Parameter TRACK_HIGH bound to: 16'b0111010111000010 
INFO: [Synth 8-6155] done synthesizing module 'phase_lock_simple' (18#1) [D:/senhaowang/project/da_sweep/rtl/phase_lock_simple.v:13]
INFO: [Synth 8-6157] synthesizing module 'usb_tx' [D:/senhaowang/project/da_sweep/rtl/usb_tx.v:14]
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'usb_tx' (19#1) [D:/senhaowang/project/da_sweep/rtl/usb_tx.v:14]
INFO: [Synth 8-6155] done synthesizing module 'hs_dual_da_hdmi_top' (20#1) [D:/senhaowang/project/da_sweep/rtl/hs_dual_da_hdmi_top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1206.648 ; gain = 66.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.648 ; gain = 66.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.648 ; gain = 66.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1206.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_hs_dual_da/u_blk_mem_gen_0'
Finished Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_hs_dual_da/u_blk_mem_gen_0'
Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/rom_1024x10b/rom_1024x10b/rom_1024x10b_in_context.xdc] for cell 'u_hs_dual_da/u_rom_1024x10b'
Finished Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/rom_1024x10b/rom_1024x10b/rom_1024x10b_in_context.xdc] for cell 'u_hs_dual_da/u_rom_1024x10b'
Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'u_hs_adc_top_60m/u_fifo_adc_usb'
Finished Parsing XDC File [d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'u_hs_adc_top_60m/u_fifo_adc_usb'
Parsing XDC File [D:/senhaowang/project/da_sweep/prj/hs_dual_da.srcs/constrs_1/new/hs_dual_da.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/senhaowang/project/da_sweep/prj/hs_dual_da.srcs/constrs_1/new/hs_dual_da.xdc:3]
Finished Parsing XDC File [D:/senhaowang/project/da_sweep/prj/hs_dual_da.srcs/constrs_1/new/hs_dual_da.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/senhaowang/project/da_sweep/prj/hs_dual_da.srcs/constrs_1/new/hs_dual_da.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_dual_da_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_dual_da_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1334.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1334.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for u_hs_dual_da/u_blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_hs_dual_da/u_rom_1024x10b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_hs_adc_top_60m/u_fifo_adc_usb. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'mnist_tx_controller'
INFO: [Synth 8-802] inferred FSM for state register 'phase_state_reg' in module 'adc_to_usb_60m'
INFO: [Synth 8-802] inferred FSM for state register 'data_mode_reg_reg' in module 'hs_adc_top_60m'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'usb_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 SENDING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'mnist_tx_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                              000 |                              000
                 P_BYTE1 |                              001 |                              011
                 P_BYTE2 |                              010 |                              100
              P_TRAILER1 |                              011 |                              101
              P_TRAILER2 |                              100 |                              110
               P_HEADER1 |                              101 |                              001
               P_HEADER2 |                              110 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phase_state_reg' using encoding 'sequential' in module 'adc_to_usb_60m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               00
                  iSTATE |                                1 |                               01
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_mode_reg_reg' using encoding 'sequential' in module 'hs_adc_top_60m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   WRITE |                              010 |                               01
                    WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'usb_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   6 Input   12 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 47    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input   44 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 3     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 15    
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 16    
	   7 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 101   
	   3 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_phase_detector/phase_diff3, operation Mode is: A*(B:0x2d).
DSP Report: operator u_phase_detector/phase_diff3 is absorbed into DSP u_phase_detector/phase_diff3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|phase_detector_v2 | A*(B:0x2d)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1334.012 ; gain = 193.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1345.219 ; gain = 204.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1345.219 ; gain = 204.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1345.219 ; gain = 204.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1345.219 ; gain = 204.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1345.219 ; gain = 204.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1345.219 ; gain = 204.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_generator_1 |         1|
|3     |rom_1024x10b     |         1|
|4     |blk_mem_gen_0    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen    |     1|
|2     |clk_wiz        |     1|
|3     |fifo_generator |     1|
|4     |rom_1024x10b   |     1|
|5     |BUFG           |     1|
|6     |CARRY4         |   192|
|7     |LUT1           |    39|
|8     |LUT2           |   278|
|9     |LUT3           |   308|
|10    |LUT4           |   443|
|11    |LUT5           |   148|
|12    |LUT6           |   330|
|13    |MUXF7          |    38|
|14    |MUXF8          |     1|
|15    |FDCE           |  1189|
|16    |FDPE           |    67|
|17    |FDRE           |    16|
|18    |IBUF           |    20|
|19    |OBUF           |    33|
|20    |OBUFT          |     8|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1345.219 ; gain = 204.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1345.219 ; gain = 77.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1345.219 ; gain = 204.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1358.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1358.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1358.258 ; gain = 217.777
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/senhaowang/project/da_sweep/prj/hs_dual_da.runs/synth_1/hs_dual_da_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hs_dual_da_hdmi_top_utilization_synth.rpt -pb hs_dual_da_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 12:00:42 2025...
