{
  "block/DBGMCU": {
    "description": "DBGMCU register block.",
    "items": [
      {
        "name": "IDCODE",
        "description": "DBGMCU device ID code register.",
        "byte_offset": 0,
        "fieldset": "IDCODE"
      },
      {
        "name": "CR",
        "description": "DBGMCU configuration register.",
        "byte_offset": 4,
        "fieldset": "CR"
      },
      {
        "name": "APB1FZR",
        "description": "DBGMCU APB1 freeze register.",
        "byte_offset": 8,
        "fieldset": "APB1FZR"
      },
      {
        "name": "APB2FZR",
        "description": "DBG APB2 freeze register.",
        "byte_offset": 12,
        "fieldset": "APB2FZR"
      },
      {
        "name": "SR",
        "description": "DBGMCU status register.",
        "byte_offset": 252,
        "fieldset": "SR"
      },
      {
        "name": "DBG_AUTH_HOST",
        "description": "DBGMCU debug authentication mailbox host register.",
        "byte_offset": 256,
        "fieldset": "DBG_AUTH_HOST"
      },
      {
        "name": "DBG_AUTH_DEVICE",
        "description": "DBGMCU debug authentication mailbox device register.",
        "byte_offset": 260,
        "fieldset": "DBG_AUTH_DEVICE"
      },
      {
        "name": "PIDR4",
        "description": "DBGMCU CoreSight peripheral identity register 4.",
        "byte_offset": 4048,
        "fieldset": "PIDR4"
      },
      {
        "name": "PIDR0",
        "description": "DBGMCU CoreSight peripheral identity register 0.",
        "byte_offset": 4064,
        "fieldset": "PIDR0"
      },
      {
        "name": "PIDR1",
        "description": "DBGMCU CoreSight peripheral identity register 1.",
        "byte_offset": 4068,
        "fieldset": "PIDR1"
      },
      {
        "name": "PIDR2",
        "description": "DBGMCU CoreSight peripheral identity register 2.",
        "byte_offset": 4072,
        "fieldset": "PIDR2"
      },
      {
        "name": "PIDR3",
        "description": "DBGMCU CoreSight peripheral identity register 3.",
        "byte_offset": 4076,
        "fieldset": "PIDR3"
      },
      {
        "name": "CIDR0",
        "description": "DBGMCU CoreSight component identity register 0.",
        "byte_offset": 4080,
        "fieldset": "CIDR0"
      },
      {
        "name": "CIDR1",
        "description": "DBGMCU CoreSight component identity register 1.",
        "byte_offset": 4084,
        "fieldset": "CIDR1"
      },
      {
        "name": "CIDR2",
        "description": "DBGMCU CoreSight component identity register 2.",
        "byte_offset": 4088,
        "fieldset": "CIDR2"
      },
      {
        "name": "CIDR3",
        "description": "DBGMCU CoreSight component identity register 3.",
        "byte_offset": 4092,
        "fieldset": "CIDR3"
      }
    ]
  },
  "fieldset/APB1FZR": {
    "description": "DBGMCU APB1 freeze register.",
    "fields": [
      {
        "name": "DBG_TIM2_STOP",
        "description": "TIM2 stop in debug.",
        "bit_offset": 0,
        "bit_size": 1
      },
      {
        "name": "DBG_TIM3_STOP",
        "description": "TIM3 stop in debug.",
        "bit_offset": 1,
        "bit_size": 1
      },
      {
        "name": "DBG_TIM6_STOP",
        "description": "TIM6 stop in debug.",
        "bit_offset": 4,
        "bit_size": 1
      },
      {
        "name": "DBG_TIM7_STOP",
        "description": "TIM7 stop in debug.",
        "bit_offset": 5,
        "bit_size": 1
      },
      {
        "name": "DBG_RTC_STOP",
        "description": "RTC stop in debug.",
        "bit_offset": 10,
        "bit_size": 1
      },
      {
        "name": "DBG_WWDG_STOP",
        "description": "WWDG stop in debug.",
        "bit_offset": 11,
        "bit_size": 1
      },
      {
        "name": "DBG_IWDG_STOP",
        "description": "IWDG stop in debug.",
        "bit_offset": 12,
        "bit_size": 1
      },
      {
        "name": "DBG_LPTIM2_STOP",
        "description": "LPTIM2 stop in debug.",
        "bit_offset": 30,
        "bit_size": 1
      },
      {
        "name": "DBG_LPTIM1_STOP",
        "description": "LPTIM1 stop in debug.",
        "bit_offset": 31,
        "bit_size": 1
      }
    ]
  },
  "fieldset/APB2FZR": {
    "description": "DBG APB2 freeze register.",
    "fields": [
      {
        "name": "DBG_TIM1_STOP",
        "description": "TIM1 stop in debug.",
        "bit_offset": 11,
        "bit_size": 1
      },
      {
        "name": "DBG_TIM15_STOP",
        "description": "TIM15 stop in debug.",
        "bit_offset": 16,
        "bit_size": 1
      },
      {
        "name": "DBG_TIM16_STOP",
        "description": "TIM16 stop in debug.",
        "bit_offset": 17,
        "bit_size": 1
      },
      {
        "name": "DBG_LPTIM3_STOP",
        "description": "LPTIM3 stop in debug.",
        "bit_offset": 18,
        "bit_size": 1
      }
    ]
  },
  "fieldset/CIDR0": {
    "description": "DBGMCU CoreSight component identity register 0.",
    "fields": [
      {
        "name": "PREAMBLE",
        "description": "component identification bits [7:0].",
        "bit_offset": 0,
        "bit_size": 8
      }
    ]
  },
  "fieldset/CIDR1": {
    "description": "DBGMCU CoreSight component identity register 1.",
    "fields": [
      {
        "name": "PREAMBLE",
        "description": "component identification bits [11:8].",
        "bit_offset": 0,
        "bit_size": 4
      },
      {
        "name": "CLASS",
        "description": "component identification bits [15:12] - component class.",
        "bit_offset": 4,
        "bit_size": 4
      }
    ]
  },
  "fieldset/CIDR2": {
    "description": "DBGMCU CoreSight component identity register 2.",
    "fields": [
      {
        "name": "PREAMBLE",
        "description": "component identification bits [23:16].",
        "bit_offset": 0,
        "bit_size": 8
      }
    ]
  },
  "fieldset/CIDR3": {
    "description": "DBGMCU CoreSight component identity register 3.",
    "fields": [
      {
        "name": "PREAMBLE",
        "description": "component identification bits [31:24].",
        "bit_offset": 0,
        "bit_size": 8
      }
    ]
  },
  "fieldset/CR": {
    "description": "DBGMCU configuration register.",
    "fields": [
      {
        "name": "DBG_STOP",
        "description": "Debug Stop mode Debug options in Stop mode.",
        "bit_offset": 1,
        "bit_size": 1
      },
      {
        "name": "DBG_STANDBY",
        "description": "Debug Standby and Shutdown modes Debug options in Standby or Shutdown mode.",
        "bit_offset": 2,
        "bit_size": 1
      }
    ]
  },
  "fieldset/DBG_AUTH_DEVICE": {
    "description": "DBGMCU debug authentication mailbox device register.",
    "fields": [
      {
        "name": "MESSAGE",
        "description": "Device to debug host mailbox message. During debug authentication the device communicates with the debug host via this register.",
        "bit_offset": 0,
        "bit_size": 32
      }
    ]
  },
  "fieldset/DBG_AUTH_HOST": {
    "description": "DBGMCU debug authentication mailbox host register.",
    "fields": [
      {
        "name": "MESSAGE",
        "description": "Debug host to device mailbox message. During debug authentication the debug host communicates with the device via this register.",
        "bit_offset": 0,
        "bit_size": 32
      }
    ]
  },
  "fieldset/IDCODE": {
    "description": "DBGMCU device ID code register.",
    "fields": [
      {
        "name": "DEV_ID",
        "description": "Device identifier This field indicates the device ID.",
        "bit_offset": 0,
        "bit_size": 12
      },
      {
        "name": "REV_ID",
        "description": "Revision identifier This field indicates the revision of the device.",
        "bit_offset": 16,
        "bit_size": 16
      }
    ]
  },
  "fieldset/PIDR0": {
    "description": "DBGMCU CoreSight peripheral identity register 0.",
    "fields": [
      {
        "name": "PARTNUM",
        "description": "part number bits [7:0].",
        "bit_offset": 0,
        "bit_size": 8
      }
    ]
  },
  "fieldset/PIDR1": {
    "description": "DBGMCU CoreSight peripheral identity register 1.",
    "fields": [
      {
        "name": "PARTNUM",
        "description": "part number bits [11:8].",
        "bit_offset": 0,
        "bit_size": 4
      },
      {
        "name": "JEP106ID",
        "description": "JEP106 identity code bits [3:0].",
        "bit_offset": 4,
        "bit_size": 4
      }
    ]
  },
  "fieldset/PIDR2": {
    "description": "DBGMCU CoreSight peripheral identity register 2.",
    "fields": [
      {
        "name": "JEP106ID",
        "description": "JEP106 identity code bits [6:4].",
        "bit_offset": 0,
        "bit_size": 3
      },
      {
        "name": "JEDEC",
        "description": "JEDEC assigned value.",
        "bit_offset": 3,
        "bit_size": 1
      },
      {
        "name": "REVISION",
        "description": "component revision number.",
        "bit_offset": 4,
        "bit_size": 4
      }
    ]
  },
  "fieldset/PIDR3": {
    "description": "DBGMCU CoreSight peripheral identity register 3.",
    "fields": [
      {
        "name": "CMOD",
        "description": "customer modified.",
        "bit_offset": 0,
        "bit_size": 4
      },
      {
        "name": "REVAND",
        "description": "metal fix version.",
        "bit_offset": 4,
        "bit_size": 4
      }
    ]
  },
  "fieldset/PIDR4": {
    "description": "DBGMCU CoreSight peripheral identity register 4.",
    "fields": [
      {
        "name": "JEP106CON",
        "description": "JEP106 continuation code.",
        "bit_offset": 0,
        "bit_size": 4
      },
      {
        "name": "SIZE",
        "description": "register file size.",
        "bit_offset": 4,
        "bit_size": 4
      }
    ]
  },
  "fieldset/SR": {
    "description": "DBGMCU status register.",
    "fields": [
      {
        "name": "AP1_PRESENT",
        "description": "Identifies whether access port AP1 is present in device.",
        "bit_offset": 0,
        "bit_size": 1
      },
      {
        "name": "AP0_PRESENT",
        "description": "Identifies whether access port AP0 is present in device.",
        "bit_offset": 1,
        "bit_size": 1
      },
      {
        "name": "AP1_ENABLED",
        "description": "Identifies whether access port AP0 is open (can be accessed via the debug port) or locked (debug access to the AP is blocked).",
        "bit_offset": 16,
        "bit_size": 1
      },
      {
        "name": "AP0_ENABLED",
        "description": "Identifies whether access port AP0 is open (can be accessed via the debug port) or locked (debug access to the AP is blocked).",
        "bit_offset": 17,
        "bit_size": 1
      }
    ]
  }
}