{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 15:42:05 2007 " "Info: Processing started: Thu Aug 30 15:42:05 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_Default -c DE1_Default --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_Default -c DE1_Default --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 130 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_24\[0\] " "Info: Assuming node \"CLOCK_24\[0\]\" is an undefined clock" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 128 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC:u8\|oAUD_BCK " "Info: Detected ripple clock \"AUDIO_DAC:u8\|oAUD_BCK\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC:u8\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AUDIO_DAC:u8\|LRCK_1X " "Info: Detected ripple clock \"AUDIO_DAC:u8\|LRCK_1X\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_DAC:u8\|LRCK_1X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u7\|mI2C_CTRL_CLK\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u7\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LEDR_Driver:u1\|Cont\[20\] " "Info: Detected ripple clock \"LEDR_Driver:u1\|Cont\[20\]\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR_Driver:u1\|Cont\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LEDG_Driver:u2\|Cont\[20\] " "Info: Detected ripple clock \"LEDG_Driver:u2\|Cont\[20\]\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG_Driver:u2\|Cont\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 register VGA_Controller:u4\|oCoord_Y\[2\] memory VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1~porta_address_reg8 25.4 ns " "Info: Slack time is 25.4 ns for clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u4\|oCoord_Y\[2\]\" and destination memory \"VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1~porta_address_reg8\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "70.02 MHz 14.282 ns " "Info: Fmax is 70.02 MHz (period= 14.282 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.433 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.433 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.682 ns + " "Info: + Setup relationship between source and destination is 39.682 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.239 ns " "Info: + Latch edge is 37.239 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 39.682 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 39.682 ns -2.443 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.068 ns + Largest " "Info: + Largest clock skew is 0.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 destination 2.569 ns + Shortest memory " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" to destination memory is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G9 969 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G9; Fanout = 969; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.747 ns) 2.569 ns VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1~porta_address_reg8 3 MEM M4K_X17_Y21 8 " "Info: 3: + IC(0.904 ns) + CELL(0.747 ns) = 2.569 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1~porta_address_reg8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "altsyncram_e132.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 102 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 29.08 % ) " "Info: Total cell delay = 0.747 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 70.92 % ) " "Info: Total interconnect delay = 1.822 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } { 0.000ns 0.918ns 0.904ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 source 2.501 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" to source register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G9 969 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G9; Fanout = 969; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.501 ns VGA_Controller:u4\|oCoord_Y\[2\] 3 REG LCFF_X35_Y9_N3 12 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 12; REG Node = 'VGA_Controller:u4\|oCoord_Y\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.07 % ) " "Info: Total cell delay = 0.602 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } { 0.000ns 0.918ns 0.904ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns - " "Info: - Micro setup delay of destination is 0.040 ns" {  } { { "altsyncram_e132.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 102 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } { 0.000ns 0.918ns 0.904ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.033 ns - Longest register memory " "Info: - Longest register to memory delay is 14.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u4\|oCoord_Y\[2\] 1 REG LCFF_X35_Y9_N3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 12; REG Node = 'VGA_Controller:u4\|oCoord_Y\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u4|oCoord_Y[2] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.495 ns) 1.454 ns VGA_OSD_RAM:u6\|Add0~161 2 COMB LCCOMB_X35_Y10_N12 2 " "Info: 2: + IC(0.959 ns) + CELL(0.495 ns) = 1.454 ns; Loc. = LCCOMB_X35_Y10_N12; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add0~161'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { VGA_Controller:u4|oCoord_Y[2] VGA_OSD_RAM:u6|Add0~161 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.628 ns VGA_OSD_RAM:u6\|Add0~163 3 COMB LCCOMB_X35_Y10_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 1.628 ns; Loc. = LCCOMB_X35_Y10_N14; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add0~163'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_OSD_RAM:u6|Add0~161 VGA_OSD_RAM:u6|Add0~163 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.708 ns VGA_OSD_RAM:u6\|Add0~165 4 COMB LCCOMB_X35_Y10_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.708 ns; Loc. = LCCOMB_X35_Y10_N16; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add0~165'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_OSD_RAM:u6|Add0~163 VGA_OSD_RAM:u6|Add0~165 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.788 ns VGA_OSD_RAM:u6\|Add0~167 5 COMB LCCOMB_X35_Y10_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.788 ns; Loc. = LCCOMB_X35_Y10_N18; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add0~167'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_OSD_RAM:u6|Add0~165 VGA_OSD_RAM:u6|Add0~167 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.868 ns VGA_OSD_RAM:u6\|Add0~169 6 COMB LCCOMB_X35_Y10_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.868 ns; Loc. = LCCOMB_X35_Y10_N20; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add0~169'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_OSD_RAM:u6|Add0~167 VGA_OSD_RAM:u6|Add0~169 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.326 ns VGA_OSD_RAM:u6\|Add0~170 7 COMB LCCOMB_X35_Y10_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 2.326 ns; Loc. = LCCOMB_X35_Y10_N22; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add0~170'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_OSD_RAM:u6|Add0~169 VGA_OSD_RAM:u6|Add0~170 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.517 ns) 3.653 ns VGA_OSD_RAM:u6\|Add1~187 8 COMB LCCOMB_X34_Y10_N8 2 " "Info: 8: + IC(0.810 ns) + CELL(0.517 ns) = 3.653 ns; Loc. = LCCOMB_X34_Y10_N8; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add1~187'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { VGA_OSD_RAM:u6|Add0~170 VGA_OSD_RAM:u6|Add1~187 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.111 ns VGA_OSD_RAM:u6\|Add1~188 9 COMB LCCOMB_X34_Y10_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 4.111 ns; Loc. = LCCOMB_X34_Y10_N10; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add1~188'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_OSD_RAM:u6|Add1~187 VGA_OSD_RAM:u6|Add1~188 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.495 ns) 5.146 ns VGA_OSD_RAM:u6\|Add2~225 10 COMB LCCOMB_X33_Y10_N18 2 " "Info: 10: + IC(0.540 ns) + CELL(0.495 ns) = 5.146 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add2~225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { VGA_OSD_RAM:u6|Add1~188 VGA_OSD_RAM:u6|Add2~225 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.226 ns VGA_OSD_RAM:u6\|Add2~227 11 COMB LCCOMB_X33_Y10_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.226 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add2~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_OSD_RAM:u6|Add2~225 VGA_OSD_RAM:u6|Add2~227 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.684 ns VGA_OSD_RAM:u6\|Add2~228 12 COMB LCCOMB_X33_Y10_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 5.684 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add2~228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_OSD_RAM:u6|Add2~227 VGA_OSD_RAM:u6|Add2~228 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.495 ns) 6.969 ns VGA_OSD_RAM:u6\|Add3~350 13 COMB LCCOMB_X32_Y10_N8 2 " "Info: 13: + IC(0.790 ns) + CELL(0.495 ns) = 6.969 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add3~350'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { VGA_OSD_RAM:u6|Add2~228 VGA_OSD_RAM:u6|Add3~350 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.049 ns VGA_OSD_RAM:u6\|Add3~352 14 COMB LCCOMB_X32_Y10_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.049 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add3~352'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_OSD_RAM:u6|Add3~350 VGA_OSD_RAM:u6|Add3~352 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.129 ns VGA_OSD_RAM:u6\|Add3~354 15 COMB LCCOMB_X32_Y10_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.129 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 2; COMB Node = 'VGA_OSD_RAM:u6\|Add3~354'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_OSD_RAM:u6|Add3~352 VGA_OSD_RAM:u6|Add3~354 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.303 ns VGA_OSD_RAM:u6\|Add3~356 16 COMB LCCOMB_X32_Y10_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.174 ns) = 7.303 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 1; COMB Node = 'VGA_OSD_RAM:u6\|Add3~356'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_OSD_RAM:u6|Add3~354 VGA_OSD_RAM:u6|Add3~356 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.761 ns VGA_OSD_RAM:u6\|Add3~357 17 COMB LCCOMB_X32_Y10_N16 27 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 7.761 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 27; COMB Node = 'VGA_OSD_RAM:u6\|Add3~357'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_OSD_RAM:u6|Add3~356 VGA_OSD_RAM:u6|Add3~357 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.322 ns) 8.422 ns VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|decode_qpa:decode_a\|w_anode2859w\[1\]~21 18 COMB LCCOMB_X32_Y10_N18 6 " "Info: 18: + IC(0.339 ns) + CELL(0.322 ns) = 8.422 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 6; COMB Node = 'VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|decode_qpa:decode_a\|w_anode2859w\[1\]~21'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { VGA_OSD_RAM:u6|Add3~357 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[1]~21 } "NODE_NAME" } } { "decode_qpa.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/db/decode_qpa.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.322 ns) 10.578 ns VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|decode_qpa:decode_a\|w_anode2859w\[3\] 19 COMB LCCOMB_X40_Y17_N14 9 " "Info: 19: + IC(1.834 ns) + CELL(0.322 ns) = 10.578 ns; Loc. = LCCOMB_X40_Y17_N14; Fanout = 9; COMB Node = 'VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|decode_qpa:decode_a\|w_anode2859w\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[1]~21 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[3] } "NODE_NAME" } } { "decode_qpa.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/db/decode_qpa.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.707 ns) 14.033 ns VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1~porta_address_reg8 20 MEM M4K_X17_Y21 8 " "Info: 20: + IC(2.748 ns) + CELL(0.707 ns) = 14.033 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'VGA_OSD_RAM:u6\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_f7o1:auto_generated\|altsyncram_e132:altsyncram1\|ram_block2a1~porta_address_reg8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[3] VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "altsyncram_e132.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/db/altsyncram_e132.tdf" 102 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.013 ns ( 42.85 % ) " "Info: Total cell delay = 6.013 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.020 ns ( 57.15 % ) " "Info: Total interconnect delay = 8.020 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.033 ns" { VGA_Controller:u4|oCoord_Y[2] VGA_OSD_RAM:u6|Add0~161 VGA_OSD_RAM:u6|Add0~163 VGA_OSD_RAM:u6|Add0~165 VGA_OSD_RAM:u6|Add0~167 VGA_OSD_RAM:u6|Add0~169 VGA_OSD_RAM:u6|Add0~170 VGA_OSD_RAM:u6|Add1~187 VGA_OSD_RAM:u6|Add1~188 VGA_OSD_RAM:u6|Add2~225 VGA_OSD_RAM:u6|Add2~227 VGA_OSD_RAM:u6|Add2~228 VGA_OSD_RAM:u6|Add3~350 VGA_OSD_RAM:u6|Add3~352 VGA_OSD_RAM:u6|Add3~354 VGA_OSD_RAM:u6|Add3~356 VGA_OSD_RAM:u6|Add3~357 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[1]~21 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[3] VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.033 ns" { VGA_Controller:u4|oCoord_Y[2] VGA_OSD_RAM:u6|Add0~161 VGA_OSD_RAM:u6|Add0~163 VGA_OSD_RAM:u6|Add0~165 VGA_OSD_RAM:u6|Add0~167 VGA_OSD_RAM:u6|Add0~169 VGA_OSD_RAM:u6|Add0~170 VGA_OSD_RAM:u6|Add1~187 VGA_OSD_RAM:u6|Add1~188 VGA_OSD_RAM:u6|Add2~225 VGA_OSD_RAM:u6|Add2~227 VGA_OSD_RAM:u6|Add2~228 VGA_OSD_RAM:u6|Add3~350 VGA_OSD_RAM:u6|Add3~352 VGA_OSD_RAM:u6|Add3~354 VGA_OSD_RAM:u6|Add3~356 VGA_OSD_RAM:u6|Add3~357 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[1]~21 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[3] VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } { 0.000ns 0.959ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.810ns 0.000ns 0.540ns 0.000ns 0.000ns 0.790ns 0.000ns 0.000ns 0.000ns 0.000ns 0.339ns 1.834ns 2.748ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.495ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.322ns 0.707ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } { 0.000ns 0.918ns 0.904ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oCoord_Y[2] } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.033 ns" { VGA_Controller:u4|oCoord_Y[2] VGA_OSD_RAM:u6|Add0~161 VGA_OSD_RAM:u6|Add0~163 VGA_OSD_RAM:u6|Add0~165 VGA_OSD_RAM:u6|Add0~167 VGA_OSD_RAM:u6|Add0~169 VGA_OSD_RAM:u6|Add0~170 VGA_OSD_RAM:u6|Add1~187 VGA_OSD_RAM:u6|Add1~188 VGA_OSD_RAM:u6|Add2~225 VGA_OSD_RAM:u6|Add2~227 VGA_OSD_RAM:u6|Add2~228 VGA_OSD_RAM:u6|Add3~350 VGA_OSD_RAM:u6|Add3~352 VGA_OSD_RAM:u6|Add3~354 VGA_OSD_RAM:u6|Add3~356 VGA_OSD_RAM:u6|Add3~357 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[1]~21 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[3] VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.033 ns" { VGA_Controller:u4|oCoord_Y[2] VGA_OSD_RAM:u6|Add0~161 VGA_OSD_RAM:u6|Add0~163 VGA_OSD_RAM:u6|Add0~165 VGA_OSD_RAM:u6|Add0~167 VGA_OSD_RAM:u6|Add0~169 VGA_OSD_RAM:u6|Add0~170 VGA_OSD_RAM:u6|Add1~187 VGA_OSD_RAM:u6|Add1~188 VGA_OSD_RAM:u6|Add2~225 VGA_OSD_RAM:u6|Add2~227 VGA_OSD_RAM:u6|Add2~228 VGA_OSD_RAM:u6|Add3~350 VGA_OSD_RAM:u6|Add3~352 VGA_OSD_RAM:u6|Add3~354 VGA_OSD_RAM:u6|Add3~356 VGA_OSD_RAM:u6|Add3~357 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[1]~21 VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a|w_anode2859w[3] VGA_OSD_RAM:u6|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|ram_block2a1~porta_address_reg8 } { 0.000ns 0.959ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.810ns 0.000ns 0.540ns 0.000ns 0.000ns 0.790ns 0.000ns 0.000ns 0.000ns 0.000ns 0.339ns 1.834ns 2.748ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.495ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.322ns 0.707ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 register AUDIO_DAC:u8\|LRCK_1X_DIV\[3\] register AUDIO_DAC:u8\|LRCK_1X 51.763 ns " "Info: Slack time is 51.763 ns for clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" between source register \"AUDIO_DAC:u8\|LRCK_1X_DIV\[3\]\" and destination register \"AUDIO_DAC:u8\|LRCK_1X\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "263.71 MHz 3.792 ns " "Info: Fmax is 263.71 MHz (period= 3.792 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "55.316 ns + Largest register register " "Info: + Largest register to register requirement is 55.316 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "55.555 ns + " "Info: + Setup relationship between source and destination is 55.555 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 53.112 ns " "Info: + Latch edge is 53.112 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 55.555 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" is 55.555 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 55.555 ns -2.443 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" is 55.555 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 destination 2.511 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G8 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G8; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.511 ns AUDIO_DAC:u8\|LRCK_1X 3 REG LCFF_X49_Y10_N21 4 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 4; REG Node = 'AUDIO_DAC:u8\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 source 2.511 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G8 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G8; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.511 ns AUDIO_DAC:u8\|LRCK_1X_DIV\[3\] 3 REG LCFF_X49_Y10_N7 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X49_Y10_N7; Fanout = 3; REG Node = 'AUDIO_DAC:u8\|LRCK_1X_DIV\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.553 ns - Longest register register " "Info: - Longest register to register delay is 3.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC:u8\|LRCK_1X_DIV\[3\] 1 REG LCFF_X49_Y10_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N7; Fanout = 3; REG Node = 'AUDIO_DAC:u8\|LRCK_1X_DIV\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|LRCK_1X_DIV[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.545 ns) 0.944 ns AUDIO_DAC:u8\|LessThan1~141 2 COMB LCCOMB_X49_Y10_N22 1 " "Info: 2: + IC(0.399 ns) + CELL(0.545 ns) = 0.944 ns; Loc. = LCCOMB_X49_Y10_N22; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|LessThan1~141'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { AUDIO_DAC:u8|LRCK_1X_DIV[3] AUDIO_DAC:u8|LessThan1~141 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 1.767 ns AUDIO_DAC:u8\|LessThan1~142 3 COMB LCCOMB_X49_Y10_N18 1 " "Info: 3: + IC(0.302 ns) + CELL(0.521 ns) = 1.767 ns; Loc. = LCCOMB_X49_Y10_N18; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|LessThan1~142'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { AUDIO_DAC:u8|LessThan1~141 AUDIO_DAC:u8|LessThan1~142 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.521 ns) 2.591 ns AUDIO_DAC:u8\|LessThan1~143 4 COMB LCCOMB_X49_Y10_N24 10 " "Info: 4: + IC(0.303 ns) + CELL(0.521 ns) = 2.591 ns; Loc. = LCCOMB_X49_Y10_N24; Fanout = 10; COMB Node = 'AUDIO_DAC:u8\|LessThan1~143'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { AUDIO_DAC:u8|LessThan1~142 AUDIO_DAC:u8|LessThan1~143 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.542 ns) 3.457 ns AUDIO_DAC:u8\|LRCK_1X~51 5 COMB LCCOMB_X49_Y10_N20 1 " "Info: 5: + IC(0.324 ns) + CELL(0.542 ns) = 3.457 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|LRCK_1X~51'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { AUDIO_DAC:u8|LessThan1~143 AUDIO_DAC:u8|LRCK_1X~51 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.553 ns AUDIO_DAC:u8\|LRCK_1X 6 REG LCFF_X49_Y10_N21 4 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.553 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 4; REG Node = 'AUDIO_DAC:u8\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_DAC:u8|LRCK_1X~51 AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 62.62 % ) " "Info: Total cell delay = 2.225 ns ( 62.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 37.38 % ) " "Info: Total interconnect delay = 1.328 ns ( 37.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { AUDIO_DAC:u8|LRCK_1X_DIV[3] AUDIO_DAC:u8|LessThan1~141 AUDIO_DAC:u8|LessThan1~142 AUDIO_DAC:u8|LessThan1~143 AUDIO_DAC:u8|LRCK_1X~51 AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { AUDIO_DAC:u8|LRCK_1X_DIV[3] AUDIO_DAC:u8|LessThan1~141 AUDIO_DAC:u8|LessThan1~142 AUDIO_DAC:u8|LessThan1~143 AUDIO_DAC:u8|LRCK_1X~51 AUDIO_DAC:u8|LRCK_1X } { 0.000ns 0.399ns 0.302ns 0.303ns 0.324ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.521ns 0.542ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|LRCK_1X_DIV[3] } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { AUDIO_DAC:u8|LRCK_1X_DIV[3] AUDIO_DAC:u8|LessThan1~141 AUDIO_DAC:u8|LessThan1~142 AUDIO_DAC:u8|LessThan1~143 AUDIO_DAC:u8|LRCK_1X~51 AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { AUDIO_DAC:u8|LRCK_1X_DIV[3] AUDIO_DAC:u8|LessThan1~141 AUDIO_DAC:u8|LessThan1~142 AUDIO_DAC:u8|LessThan1~143 AUDIO_DAC:u8|LRCK_1X~51 AUDIO_DAC:u8|LRCK_1X } { 0.000ns 0.399ns 0.302ns 0.303ns 0.324ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.521ns 0.542ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27\[0\] register LEDR_Driver:u1\|Cont\[1\] register LEDR_Driver:u1\|Cont\[19\] 33.729 ns " "Info: Slack time is 33.729 ns for clock \"CLOCK_27\[0\]\" between source register \"LEDR_Driver:u1\|Cont\[1\]\" and destination register \"LEDR_Driver:u1\|Cont\[19\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "302.3 MHz 3.308 ns " "Info: Fmax is 302.3 MHz (period= 3.308 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.799 ns + Largest register register " "Info: + Largest register to register requirement is 36.799 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27\[0\] 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\[0\]\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27\[0\] 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\[0\]\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns + Largest " "Info: + Largest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27\[0\] destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\[0\]\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns CLOCK_27\[0\] 1 CLK PIN_D12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'CLOCK_27\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns CLOCK_27\[0\]~clkctrl 2 COMB CLKCTRL_G11 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 20; COMB Node = 'CLOCK_27\[0\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.844 ns LEDR_Driver:u1\|Cont\[19\] 3 REG LCFF_X49_Y14_N17 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'LEDR_Driver:u1\|Cont\[19\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.54 % ) " "Info: Total cell delay = 1.608 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27\[0\] source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\[0\]\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns CLOCK_27\[0\] 1 CLK PIN_D12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'CLOCK_27\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns CLOCK_27\[0\]~clkctrl 2 COMB CLKCTRL_G11 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 20; COMB Node = 'CLOCK_27\[0\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.843 ns LEDR_Driver:u1\|Cont\[1\] 3 REG LCFF_X49_Y15_N13 2 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X49_Y15_N13; Fanout = 2; REG Node = 'LEDR_Driver:u1\|Cont\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.56 % ) " "Info: Total cell delay = 1.608 ns ( 56.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.44 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.070 ns - Longest register register " "Info: - Longest register to register delay is 3.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDR_Driver:u1\|Cont\[1\] 1 REG LCFF_X49_Y15_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y15_N13; Fanout = 2; REG Node = 'LEDR_Driver:u1\|Cont\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR_Driver:u1|Cont[1] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.517 ns) 0.887 ns LEDR_Driver:u1\|Cont\[1\]~102 2 COMB LCCOMB_X49_Y15_N12 2 " "Info: 2: + IC(0.370 ns) + CELL(0.517 ns) = 0.887 ns; Loc. = LCCOMB_X49_Y15_N12; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[1\]~102'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { LEDR_Driver:u1|Cont[1] LEDR_Driver:u1|Cont[1]~102 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.061 ns LEDR_Driver:u1\|Cont\[2\]~103 3 COMB LCCOMB_X49_Y15_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 1.061 ns; Loc. = LCCOMB_X49_Y15_N14; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[2\]~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { LEDR_Driver:u1|Cont[1]~102 LEDR_Driver:u1|Cont[2]~103 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.141 ns LEDR_Driver:u1\|Cont\[3\]~104 4 COMB LCCOMB_X49_Y15_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.141 ns; Loc. = LCCOMB_X49_Y15_N16; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[3\]~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[2]~103 LEDR_Driver:u1|Cont[3]~104 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.221 ns LEDR_Driver:u1\|Cont\[4\]~105 5 COMB LCCOMB_X49_Y15_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.221 ns; Loc. = LCCOMB_X49_Y15_N18; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[4\]~105'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[3]~104 LEDR_Driver:u1|Cont[4]~105 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.301 ns LEDR_Driver:u1\|Cont\[5\]~106 6 COMB LCCOMB_X49_Y15_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.301 ns; Loc. = LCCOMB_X49_Y15_N20; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[5\]~106'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[4]~105 LEDR_Driver:u1|Cont[5]~106 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.381 ns LEDR_Driver:u1\|Cont\[6\]~107 7 COMB LCCOMB_X49_Y15_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.381 ns; Loc. = LCCOMB_X49_Y15_N22; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[6\]~107'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[5]~106 LEDR_Driver:u1|Cont[6]~107 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.461 ns LEDR_Driver:u1\|Cont\[7\]~108 8 COMB LCCOMB_X49_Y15_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.461 ns; Loc. = LCCOMB_X49_Y15_N24; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[7\]~108'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[6]~107 LEDR_Driver:u1|Cont[7]~108 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.541 ns LEDR_Driver:u1\|Cont\[8\]~109 9 COMB LCCOMB_X49_Y15_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.541 ns; Loc. = LCCOMB_X49_Y15_N26; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[8\]~109'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[7]~108 LEDR_Driver:u1|Cont[8]~109 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.621 ns LEDR_Driver:u1\|Cont\[9\]~110 10 COMB LCCOMB_X49_Y15_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.621 ns; Loc. = LCCOMB_X49_Y15_N28; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[9\]~110'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[8]~109 LEDR_Driver:u1|Cont[9]~110 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.782 ns LEDR_Driver:u1\|Cont\[10\]~111 11 COMB LCCOMB_X49_Y15_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.161 ns) = 1.782 ns; Loc. = LCCOMB_X49_Y15_N30; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[10\]~111'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { LEDR_Driver:u1|Cont[9]~110 LEDR_Driver:u1|Cont[10]~111 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.862 ns LEDR_Driver:u1\|Cont\[11\]~112 12 COMB LCCOMB_X49_Y14_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.862 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[11\]~112'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[10]~111 LEDR_Driver:u1|Cont[11]~112 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.942 ns LEDR_Driver:u1\|Cont\[12\]~113 13 COMB LCCOMB_X49_Y14_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.942 ns; Loc. = LCCOMB_X49_Y14_N2; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[12\]~113'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[11]~112 LEDR_Driver:u1|Cont[12]~113 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.022 ns LEDR_Driver:u1\|Cont\[13\]~114 14 COMB LCCOMB_X49_Y14_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.022 ns; Loc. = LCCOMB_X49_Y14_N4; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[13\]~114'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[12]~113 LEDR_Driver:u1|Cont[13]~114 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.102 ns LEDR_Driver:u1\|Cont\[14\]~115 15 COMB LCCOMB_X49_Y14_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.102 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[14\]~115'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[13]~114 LEDR_Driver:u1|Cont[14]~115 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.182 ns LEDR_Driver:u1\|Cont\[15\]~116 16 COMB LCCOMB_X49_Y14_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.182 ns; Loc. = LCCOMB_X49_Y14_N8; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[15\]~116'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[14]~115 LEDR_Driver:u1|Cont[15]~116 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.262 ns LEDR_Driver:u1\|Cont\[16\]~117 17 COMB LCCOMB_X49_Y14_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.262 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[16\]~117'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[15]~116 LEDR_Driver:u1|Cont[16]~117 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.342 ns LEDR_Driver:u1\|Cont\[17\]~118 18 COMB LCCOMB_X49_Y14_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.342 ns; Loc. = LCCOMB_X49_Y14_N12; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[17\]~118'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { LEDR_Driver:u1|Cont[16]~117 LEDR_Driver:u1|Cont[17]~118 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.516 ns LEDR_Driver:u1\|Cont\[18\]~119 19 COMB LCCOMB_X49_Y14_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.174 ns) = 2.516 ns; Loc. = LCCOMB_X49_Y14_N14; Fanout = 2; COMB Node = 'LEDR_Driver:u1\|Cont\[18\]~119'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { LEDR_Driver:u1|Cont[17]~118 LEDR_Driver:u1|Cont[18]~119 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.974 ns LEDR_Driver:u1\|Cont\[19\]~83 20 COMB LCCOMB_X49_Y14_N16 1 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 2.974 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'LEDR_Driver:u1\|Cont\[19\]~83'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { LEDR_Driver:u1|Cont[18]~119 LEDR_Driver:u1|Cont[19]~83 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.070 ns LEDR_Driver:u1\|Cont\[19\] 21 REG LCFF_X49_Y14_N17 2 " "Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 3.070 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'LEDR_Driver:u1\|Cont\[19\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LEDR_Driver:u1|Cont[19]~83 LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 87.95 % ) " "Info: Total cell delay = 2.700 ns ( 87.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.370 ns ( 12.05 % ) " "Info: Total interconnect delay = 0.370 ns ( 12.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { LEDR_Driver:u1|Cont[1] LEDR_Driver:u1|Cont[1]~102 LEDR_Driver:u1|Cont[2]~103 LEDR_Driver:u1|Cont[3]~104 LEDR_Driver:u1|Cont[4]~105 LEDR_Driver:u1|Cont[5]~106 LEDR_Driver:u1|Cont[6]~107 LEDR_Driver:u1|Cont[7]~108 LEDR_Driver:u1|Cont[8]~109 LEDR_Driver:u1|Cont[9]~110 LEDR_Driver:u1|Cont[10]~111 LEDR_Driver:u1|Cont[11]~112 LEDR_Driver:u1|Cont[12]~113 LEDR_Driver:u1|Cont[13]~114 LEDR_Driver:u1|Cont[14]~115 LEDR_Driver:u1|Cont[15]~116 LEDR_Driver:u1|Cont[16]~117 LEDR_Driver:u1|Cont[17]~118 LEDR_Driver:u1|Cont[18]~119 LEDR_Driver:u1|Cont[19]~83 LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { LEDR_Driver:u1|Cont[1] LEDR_Driver:u1|Cont[1]~102 LEDR_Driver:u1|Cont[2]~103 LEDR_Driver:u1|Cont[3]~104 LEDR_Driver:u1|Cont[4]~105 LEDR_Driver:u1|Cont[5]~106 LEDR_Driver:u1|Cont[6]~107 LEDR_Driver:u1|Cont[7]~108 LEDR_Driver:u1|Cont[8]~109 LEDR_Driver:u1|Cont[9]~110 LEDR_Driver:u1|Cont[10]~111 LEDR_Driver:u1|Cont[11]~112 LEDR_Driver:u1|Cont[12]~113 LEDR_Driver:u1|Cont[13]~114 LEDR_Driver:u1|Cont[14]~115 LEDR_Driver:u1|Cont[15]~116 LEDR_Driver:u1|Cont[16]~117 LEDR_Driver:u1|Cont[17]~118 LEDR_Driver:u1|Cont[18]~119 LEDR_Driver:u1|Cont[19]~83 LEDR_Driver:u1|Cont[19] } { 0.000ns 0.370ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[19] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[1] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { LEDR_Driver:u1|Cont[1] LEDR_Driver:u1|Cont[1]~102 LEDR_Driver:u1|Cont[2]~103 LEDR_Driver:u1|Cont[3]~104 LEDR_Driver:u1|Cont[4]~105 LEDR_Driver:u1|Cont[5]~106 LEDR_Driver:u1|Cont[6]~107 LEDR_Driver:u1|Cont[7]~108 LEDR_Driver:u1|Cont[8]~109 LEDR_Driver:u1|Cont[9]~110 LEDR_Driver:u1|Cont[10]~111 LEDR_Driver:u1|Cont[11]~112 LEDR_Driver:u1|Cont[12]~113 LEDR_Driver:u1|Cont[13]~114 LEDR_Driver:u1|Cont[14]~115 LEDR_Driver:u1|Cont[15]~116 LEDR_Driver:u1|Cont[16]~117 LEDR_Driver:u1|Cont[17]~118 LEDR_Driver:u1|Cont[18]~119 LEDR_Driver:u1|Cont[19]~83 LEDR_Driver:u1|Cont[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { LEDR_Driver:u1|Cont[1] LEDR_Driver:u1|Cont[1]~102 LEDR_Driver:u1|Cont[2]~103 LEDR_Driver:u1|Cont[3]~104 LEDR_Driver:u1|Cont[4]~105 LEDR_Driver:u1|Cont[5]~106 LEDR_Driver:u1|Cont[6]~107 LEDR_Driver:u1|Cont[7]~108 LEDR_Driver:u1|Cont[8]~109 LEDR_Driver:u1|Cont[9]~110 LEDR_Driver:u1|Cont[10]~111 LEDR_Driver:u1|Cont[11]~112 LEDR_Driver:u1|Cont[12]~113 LEDR_Driver:u1|Cont[13]~114 LEDR_Driver:u1|Cont[14]~115 LEDR_Driver:u1|Cont[15]~116 LEDR_Driver:u1|Cont[16]~117 LEDR_Driver:u1|Cont[17]~118 LEDR_Driver:u1|Cont[18]~119 LEDR_Driver:u1|Cont[19]~83 LEDR_Driver:u1|Cont[19] } { 0.000ns 0.370ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register I2C_AV_Config:u7\|LUT_INDEX\[3\] register I2C_AV_Config:u7\|mI2C_DATA\[12\] 151.72 MHz 6.591 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 151.72 MHz between source register \"I2C_AV_Config:u7\|LUT_INDEX\[3\]\" and destination register \"I2C_AV_Config:u7\|mI2C_DATA\[12\]\" (period= 6.591 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.352 ns + Longest register register " "Info: + Longest register to register delay is 6.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u7\|LUT_INDEX\[3\] 1 REG LCFF_X22_Y19_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N25; Fanout = 12; REG Node = 'I2C_AV_Config:u7\|LUT_INDEX\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|LUT_INDEX[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.545 ns) 2.731 ns I2C_AV_Config:u7\|LessThan1~52 2 COMB LCCOMB_X34_Y11_N8 8 " "Info: 2: + IC(2.186 ns) + CELL(0.545 ns) = 2.731 ns; Loc. = LCCOMB_X34_Y11_N8; Fanout = 8; COMB Node = 'I2C_AV_Config:u7\|LessThan1~52'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { I2C_AV_Config:u7|LUT_INDEX[3] I2C_AV_Config:u7|LessThan1~52 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.516 ns) 3.550 ns I2C_AV_Config:u7\|mI2C_DATA\[12\]~946 3 COMB LCCOMB_X34_Y11_N28 10 " "Info: 3: + IC(0.303 ns) + CELL(0.516 ns) = 3.550 ns; Loc. = LCCOMB_X34_Y11_N28; Fanout = 10; COMB Node = 'I2C_AV_Config:u7\|mI2C_DATA\[12\]~946'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { I2C_AV_Config:u7|LessThan1~52 I2C_AV_Config:u7|mI2C_DATA[12]~946 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.758 ns) 6.352 ns I2C_AV_Config:u7\|mI2C_DATA\[12\] 4 REG LCFF_X22_Y19_N1 1 " "Info: 4: + IC(2.044 ns) + CELL(0.758 ns) = 6.352 ns; Loc. = LCFF_X22_Y19_N1; Fanout = 1; REG Node = 'I2C_AV_Config:u7\|mI2C_DATA\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { I2C_AV_Config:u7|mI2C_DATA[12]~946 I2C_AV_Config:u7|mI2C_DATA[12] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.819 ns ( 28.64 % ) " "Info: Total cell delay = 1.819 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.533 ns ( 71.36 % ) " "Info: Total interconnect delay = 4.533 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { I2C_AV_Config:u7|LUT_INDEX[3] I2C_AV_Config:u7|LessThan1~52 I2C_AV_Config:u7|mI2C_DATA[12]~946 I2C_AV_Config:u7|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { I2C_AV_Config:u7|LUT_INDEX[3] I2C_AV_Config:u7|LessThan1~52 I2C_AV_Config:u7|mI2C_DATA[12]~946 I2C_AV_Config:u7|mI2C_DATA[12] } { 0.000ns 2.186ns 0.303ns 2.044ns } { 0.000ns 0.545ns 0.516ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.366 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.879 ns) 3.150 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK 2 REG LCFF_X21_Y17_N15 3 " "Info: 2: + IC(1.245 ns) + CELL(0.879 ns) = 3.150 ns; Loc. = LCFF_X21_Y17_N15; Fanout = 3; REG Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.000 ns) 4.786 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 40 " "Info: 3: + IC(1.636 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.366 ns I2C_AV_Config:u7\|mI2C_DATA\[12\] 4 REG LCFF_X22_Y19_N1 1 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.366 ns; Loc. = LCFF_X22_Y19_N1; Fanout = 1; REG Node = 'I2C_AV_Config:u7\|mI2C_DATA\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|mI2C_DATA[12] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.38 % ) " "Info: Total cell delay = 2.507 ns ( 39.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 60.62 % ) " "Info: Total interconnect delay = 3.859 ns ( 60.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|mI2C_DATA[12] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.366 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.879 ns) 3.150 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK 2 REG LCFF_X21_Y17_N15 3 " "Info: 2: + IC(1.245 ns) + CELL(0.879 ns) = 3.150 ns; Loc. = LCFF_X21_Y17_N15; Fanout = 3; REG Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.000 ns) 4.786 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 40 " "Info: 3: + IC(1.636 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.366 ns I2C_AV_Config:u7\|LUT_INDEX\[3\] 4 REG LCFF_X22_Y19_N25 12 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.366 ns; Loc. = LCFF_X22_Y19_N25; Fanout = 12; REG Node = 'I2C_AV_Config:u7\|LUT_INDEX\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|LUT_INDEX[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.38 % ) " "Info: Total cell delay = 2.507 ns ( 39.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 60.62 % ) " "Info: Total interconnect delay = 3.859 ns ( 60.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|LUT_INDEX[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|LUT_INDEX[3] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|mI2C_DATA[12] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|LUT_INDEX[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|LUT_INDEX[3] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { I2C_AV_Config:u7|LUT_INDEX[3] I2C_AV_Config:u7|LessThan1~52 I2C_AV_Config:u7|mI2C_DATA[12]~946 I2C_AV_Config:u7|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { I2C_AV_Config:u7|LUT_INDEX[3] I2C_AV_Config:u7|LessThan1~52 I2C_AV_Config:u7|mI2C_DATA[12]~946 I2C_AV_Config:u7|mI2C_DATA[12] } { 0.000ns 2.186ns 0.303ns 2.044ns } { 0.000ns 0.545ns 0.516ns 0.758ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|mI2C_DATA[12] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|LUT_INDEX[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|LUT_INDEX[3] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_24\[0\] register LEDG_Driver:u2\|mLED\[4\] register LEDG_Driver:u2\|DIR 229.73 MHz 4.353 ns Internal " "Info: Clock \"CLOCK_24\[0\]\" has Internal fmax of 229.73 MHz between source register \"LEDG_Driver:u2\|mLED\[4\]\" and destination register \"LEDG_Driver:u2\|DIR\" (period= 4.353 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.097 ns + Longest register register " "Info: + Longest register to register delay is 4.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDG_Driver:u2\|mLED\[4\] 1 REG LCFF_X49_Y10_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N29; Fanout = 5; REG Node = 'LEDG_Driver:u2\|mLED\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG_Driver:u2|mLED[4] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.545 ns) 2.389 ns LEDG_Driver:u2\|DIR~103 2 COMB LCCOMB_X37_Y8_N26 1 " "Info: 2: + IC(1.844 ns) + CELL(0.545 ns) = 2.389 ns; Loc. = LCCOMB_X37_Y8_N26; Fanout = 1; COMB Node = 'LEDG_Driver:u2\|DIR~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { LEDG_Driver:u2|mLED[4] LEDG_Driver:u2|DIR~103 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.485 ns) 3.177 ns LEDG_Driver:u2\|DIR~104 3 COMB LCCOMB_X37_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.485 ns) = 3.177 ns; Loc. = LCCOMB_X37_Y8_N30; Fanout = 1; COMB Node = 'LEDG_Driver:u2\|DIR~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { LEDG_Driver:u2|DIR~103 LEDG_Driver:u2|DIR~104 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.521 ns) 4.001 ns LEDG_Driver:u2\|DIR~105 4 COMB LCCOMB_X37_Y8_N28 1 " "Info: 4: + IC(0.303 ns) + CELL(0.521 ns) = 4.001 ns; Loc. = LCCOMB_X37_Y8_N28; Fanout = 1; COMB Node = 'LEDG_Driver:u2\|DIR~105'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { LEDG_Driver:u2|DIR~104 LEDG_Driver:u2|DIR~105 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.097 ns LEDG_Driver:u2\|DIR 5 REG LCFF_X37_Y8_N29 10 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.097 ns; Loc. = LCFF_X37_Y8_N29; Fanout = 10; REG Node = 'LEDG_Driver:u2\|DIR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LEDG_Driver:u2|DIR~105 LEDG_Driver:u2|DIR } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 40.20 % ) " "Info: Total cell delay = 1.647 ns ( 40.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.450 ns ( 59.80 % ) " "Info: Total interconnect delay = 2.450 ns ( 59.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { LEDG_Driver:u2|mLED[4] LEDG_Driver:u2|DIR~103 LEDG_Driver:u2|DIR~104 LEDG_Driver:u2|DIR~105 LEDG_Driver:u2|DIR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { LEDG_Driver:u2|mLED[4] LEDG_Driver:u2|DIR~103 LEDG_Driver:u2|DIR~104 LEDG_Driver:u2|DIR~105 LEDG_Driver:u2|DIR } { 0.000ns 1.844ns 0.303ns 0.303ns 0.000ns } { 0.000ns 0.545ns 0.485ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] destination 6.252 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_24\[0\]\" to destination register is 6.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.879 ns) 3.571 ns LEDG_Driver:u2\|Cont\[20\] 2 REG LCFF_X25_Y4_N19 2 " "Info: 2: + IC(1.666 ns) + CELL(0.879 ns) = 3.571 ns; Loc. = LCFF_X25_Y4_N19; Fanout = 2; REG Node = 'LEDG_Driver:u2\|Cont\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.000 ns) 4.685 ns LEDG_Driver:u2\|Cont\[20\]~clkctrl 3 COMB CLKCTRL_G15 9 " "Info: 3: + IC(1.114 ns) + CELL(0.000 ns) = 4.685 ns; Loc. = CLKCTRL_G15; Fanout = 9; COMB Node = 'LEDG_Driver:u2\|Cont\[20\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.602 ns) 6.252 ns LEDG_Driver:u2\|DIR 4 REG LCFF_X37_Y8_N29 10 " "Info: 4: + IC(0.965 ns) + CELL(0.602 ns) = 6.252 ns; Loc. = LCFF_X37_Y8_N29; Fanout = 10; REG Node = 'LEDG_Driver:u2\|DIR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|DIR } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.10 % ) " "Info: Total cell delay = 2.507 ns ( 40.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.745 ns ( 59.90 % ) " "Info: Total interconnect delay = 3.745 ns ( 59.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|DIR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { CLOCK_24[0] CLOCK_24[0]~combout LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|DIR } { 0.000ns 0.000ns 1.666ns 1.114ns 0.965ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_24\[0\] source 6.269 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_24\[0\]\" to source register is 6.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_24\[0\] 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'CLOCK_24\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.879 ns) 3.571 ns LEDG_Driver:u2\|Cont\[20\] 2 REG LCFF_X25_Y4_N19 2 " "Info: 2: + IC(1.666 ns) + CELL(0.879 ns) = 3.571 ns; Loc. = LCFF_X25_Y4_N19; Fanout = 2; REG Node = 'LEDG_Driver:u2\|Cont\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.000 ns) 4.685 ns LEDG_Driver:u2\|Cont\[20\]~clkctrl 3 COMB CLKCTRL_G15 9 " "Info: 3: + IC(1.114 ns) + CELL(0.000 ns) = 4.685 ns; Loc. = CLKCTRL_G15; Fanout = 9; COMB Node = 'LEDG_Driver:u2\|Cont\[20\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 6.269 ns LEDG_Driver:u2\|mLED\[4\] 4 REG LCFF_X49_Y10_N29 5 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.269 ns; Loc. = LCFF_X49_Y10_N29; Fanout = 5; REG Node = 'LEDG_Driver:u2\|mLED\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|mLED[4] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.99 % ) " "Info: Total cell delay = 2.507 ns ( 39.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.762 ns ( 60.01 % ) " "Info: Total interconnect delay = 3.762 ns ( 60.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|mLED[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { CLOCK_24[0] CLOCK_24[0]~combout LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|mLED[4] } { 0.000ns 0.000ns 1.666ns 1.114ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|DIR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { CLOCK_24[0] CLOCK_24[0]~combout LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|DIR } { 0.000ns 0.000ns 1.666ns 1.114ns 0.965ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|mLED[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { CLOCK_24[0] CLOCK_24[0]~combout LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|mLED[4] } { 0.000ns 0.000ns 1.666ns 1.114ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDG_Driver.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { LEDG_Driver:u2|mLED[4] LEDG_Driver:u2|DIR~103 LEDG_Driver:u2|DIR~104 LEDG_Driver:u2|DIR~105 LEDG_Driver:u2|DIR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { LEDG_Driver:u2|mLED[4] LEDG_Driver:u2|DIR~103 LEDG_Driver:u2|DIR~104 LEDG_Driver:u2|DIR~105 LEDG_Driver:u2|DIR } { 0.000ns 1.844ns 0.303ns 0.303ns 0.000ns } { 0.000ns 0.545ns 0.485ns 0.521ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|DIR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { CLOCK_24[0] CLOCK_24[0]~combout LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|DIR } { 0.000ns 0.000ns 1.666ns 1.114ns 0.965ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { CLOCK_24[0] LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|mLED[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { CLOCK_24[0] CLOCK_24[0]~combout LEDG_Driver:u2|Cont[20] LEDG_Driver:u2|Cont[20]~clkctrl LEDG_Driver:u2|mLED[4] } { 0.000ns 0.000ns 1.666ns 1.114ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 register VGA_Controller:u4\|oVGA_V_SYNC register VGA_Controller:u4\|oVGA_V_SYNC 445 ps " "Info: Minimum slack time is 445 ps for clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u4\|oVGA_V_SYNC\" and destination register \"VGA_Controller:u4\|oVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u4\|oVGA_V_SYNC 1 REG LCFF_X36_Y9_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y9_N27; Fanout = 2; REG Node = 'VGA_Controller:u4\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Controller:u4\|oVGA_V_SYNC~482 2 COMB LCCOMB_X36_Y9_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X36_Y9_N26; Fanout = 1; COMB Node = 'VGA_Controller:u4\|oVGA_V_SYNC~482'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Controller:u4|oVGA_V_SYNC VGA_Controller:u4|oVGA_V_SYNC~482 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Controller:u4\|oVGA_V_SYNC 3 REG LCFF_X36_Y9_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X36_Y9_N27; Fanout = 2; REG Node = 'VGA_Controller:u4\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Controller:u4|oVGA_V_SYNC~482 VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Controller:u4|oVGA_V_SYNC VGA_Controller:u4|oVGA_V_SYNC~482 VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Controller:u4|oVGA_V_SYNC VGA_Controller:u4|oVGA_V_SYNC~482 VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.443 ns " "Info: + Latch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 39.682 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 39.682 ns -2.443 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 destination 2.501 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G9 969 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G9; Fanout = 969; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.501 ns VGA_Controller:u4\|oVGA_V_SYNC 3 REG LCFF_X36_Y9_N27 2 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X36_Y9_N27; Fanout = 2; REG Node = 'VGA_Controller:u4\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.07 % ) " "Info: Total cell delay = 0.602 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 source 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\" to source register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G9 969 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G9; Fanout = 969; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.501 ns VGA_Controller:u4\|oVGA_V_SYNC 3 REG LCFF_X36_Y9_N27 2 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X36_Y9_N27; Fanout = 2; REG Node = 'VGA_Controller:u4\|oVGA_V_SYNC'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.07 % ) " "Info: Total cell delay = 0.602 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/VGA_Controller/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Controller:u4|oVGA_V_SYNC VGA_Controller:u4|oVGA_V_SYNC~482 VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Controller:u4|oVGA_V_SYNC VGA_Controller:u4|oVGA_V_SYNC~482 VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 VGA_Audio_PLL:u3|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u4|oVGA_V_SYNC } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 register AUDIO_DAC:u8\|SEL_Cont\[2\] register AUDIO_DAC:u8\|SEL_Cont\[2\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" between source register \"AUDIO_DAC:u8\|SEL_Cont\[2\]\" and destination register \"AUDIO_DAC:u8\|SEL_Cont\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC:u8\|SEL_Cont\[2\] 1 REG LCFF_X31_Y14_N3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N3; Fanout = 29; REG Node = 'AUDIO_DAC:u8\|SEL_Cont\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns AUDIO_DAC:u8\|SEL_Cont\[2\]~52 2 COMB LCCOMB_X31_Y14_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|SEL_Cont\[2\]~52'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { AUDIO_DAC:u8|SEL_Cont[2] AUDIO_DAC:u8|SEL_Cont[2]~52 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns AUDIO_DAC:u8\|SEL_Cont\[2\] 3 REG LCFF_X31_Y14_N3 29 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X31_Y14_N3; Fanout = 29; REG Node = 'AUDIO_DAC:u8\|SEL_Cont\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_DAC:u8|SEL_Cont[2]~52 AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_DAC:u8|SEL_Cont[2] AUDIO_DAC:u8|SEL_Cont[2]~52 AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_DAC:u8|SEL_Cont[2] AUDIO_DAC:u8|SEL_Cont[2]~52 AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.334 ns " "Info: + Latch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.334 ns " "Info: - Launch edge is 25.334 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 55.555 ns 25.334 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.334 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 destination 6.324 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" to destination register is 6.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G8 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G8; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.879 ns) 2.773 ns AUDIO_DAC:u8\|oAUD_BCK 3 REG LCFF_X20_Y18_N17 3 " "Info: 3: + IC(0.976 ns) + CELL(0.879 ns) = 2.773 ns; Loc. = LCFF_X20_Y18_N17; Fanout = 3; REG Node = 'AUDIO_DAC:u8\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 4.726 ns AUDIO_DAC:u8\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G3 4 " "Info: 4: + IC(1.953 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'AUDIO_DAC:u8\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 6.324 ns AUDIO_DAC:u8\|SEL_Cont\[2\] 5 REG LCFF_X31_Y14_N3 29 " "Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 6.324 ns; Loc. = LCFF_X31_Y14_N3; Fanout = 29; REG Node = 'AUDIO_DAC:u8\|SEL_Cont\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 23.42 % ) " "Info: Total cell delay = 1.481 ns ( 23.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.843 ns ( 76.58 % ) " "Info: Total interconnect delay = 4.843 ns ( 76.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 source 6.324 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" to source register is 6.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G8 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G8; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.879 ns) 2.773 ns AUDIO_DAC:u8\|oAUD_BCK 3 REG LCFF_X20_Y18_N17 3 " "Info: 3: + IC(0.976 ns) + CELL(0.879 ns) = 2.773 ns; Loc. = LCFF_X20_Y18_N17; Fanout = 3; REG Node = 'AUDIO_DAC:u8\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 4.726 ns AUDIO_DAC:u8\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G3 4 " "Info: 4: + IC(1.953 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'AUDIO_DAC:u8\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 6.324 ns AUDIO_DAC:u8\|SEL_Cont\[2\] 5 REG LCFF_X31_Y14_N3 29 " "Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 6.324 ns; Loc. = LCFF_X31_Y14_N3; Fanout = 29; REG Node = 'AUDIO_DAC:u8\|SEL_Cont\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 23.42 % ) " "Info: Total cell delay = 1.481 ns ( 23.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.843 ns ( 76.58 % ) " "Info: Total interconnect delay = 4.843 ns ( 76.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_DAC:u8|SEL_Cont[2] AUDIO_DAC:u8|SEL_Cont[2]~52 AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_DAC:u8|SEL_Cont[2] AUDIO_DAC:u8|SEL_Cont[2]~52 AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[2] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27\[0\] register LEDR_Driver:u1\|Cont\[0\] register LEDR_Driver:u1\|Cont\[0\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"CLOCK_27\[0\]\" between source register \"LEDR_Driver:u1\|Cont\[0\]\" and destination register \"LEDR_Driver:u1\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDR_Driver:u1\|Cont\[0\] 1 REG LCFF_X49_Y15_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y15_N1; Fanout = 3; REG Node = 'LEDR_Driver:u1\|Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns LEDR_Driver:u1\|Cont\[0\]~122 2 COMB LCCOMB_X49_Y15_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X49_Y15_N0; Fanout = 1; COMB Node = 'LEDR_Driver:u1\|Cont\[0\]~122'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { LEDR_Driver:u1|Cont[0] LEDR_Driver:u1|Cont[0]~122 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns LEDR_Driver:u1\|Cont\[0\] 3 REG LCFF_X49_Y15_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X49_Y15_N1; Fanout = 3; REG Node = 'LEDR_Driver:u1\|Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LEDR_Driver:u1|Cont[0]~122 LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { LEDR_Driver:u1|Cont[0] LEDR_Driver:u1|Cont[0]~122 LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { LEDR_Driver:u1|Cont[0] LEDR_Driver:u1|Cont[0]~122 LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27\[0\] 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\[0\]\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27\[0\] 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\[0\]\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27\[0\] destination 2.843 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\[0\]\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns CLOCK_27\[0\] 1 CLK PIN_D12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'CLOCK_27\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns CLOCK_27\[0\]~clkctrl 2 COMB CLKCTRL_G11 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 20; COMB Node = 'CLOCK_27\[0\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.843 ns LEDR_Driver:u1\|Cont\[0\] 3 REG LCFF_X49_Y15_N1 3 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X49_Y15_N1; Fanout = 3; REG Node = 'LEDR_Driver:u1\|Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.56 % ) " "Info: Total cell delay = 1.608 ns ( 56.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.44 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27\[0\] source 2.843 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\[0\]\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns CLOCK_27\[0\] 1 CLK PIN_D12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'CLOCK_27\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns CLOCK_27\[0\]~clkctrl 2 COMB CLKCTRL_G11 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 20; COMB Node = 'CLOCK_27\[0\]~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.843 ns LEDR_Driver:u1\|Cont\[0\] 3 REG LCFF_X49_Y15_N1 3 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X49_Y15_N1; Fanout = 3; REG Node = 'LEDR_Driver:u1\|Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.56 % ) " "Info: Total cell delay = 1.608 ns ( 56.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.44 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/LEDR_Driver.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { LEDR_Driver:u1|Cont[0] LEDR_Driver:u1|Cont[0]~122 LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { LEDR_Driver:u1|Cont[0] LEDR_Driver:u1|Cont[0]~122 LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { CLOCK_27[0] CLOCK_27[0]~combout CLOCK_27[0]~clkctrl LEDR_Driver:u1|Cont[0] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\] KEY\[0\] CLOCK_50 3.930 ns register " "Info: tsu for register \"I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 3.930 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.334 ns + Longest pin register " "Info: + Longest pin to register delay is 10.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 173 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 173; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.386 ns) + CELL(0.483 ns) 8.733 ns I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\]~406 2 COMB LCCOMB_X21_Y17_N20 10 " "Info: 2: + IC(7.386 ns) + CELL(0.483 ns) = 8.733 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 10; COMB Node = 'I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\]~406'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.869 ns" { KEY[0] I2C_AV_Config:u7|I2C_Controller:u0|SD[12]~406 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.758 ns) 10.334 ns I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\] 3 REG LCFF_X21_Y19_N21 1 " "Info: 3: + IC(0.843 ns) + CELL(0.758 ns) = 10.334 ns; Loc. = LCFF_X21_Y19_N21; Fanout = 1; REG Node = 'I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { I2C_AV_Config:u7|I2C_Controller:u0|SD[12]~406 I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 20.37 % ) " "Info: Total cell delay = 2.105 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.229 ns ( 79.63 % ) " "Info: Total interconnect delay = 8.229 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.334 ns" { KEY[0] I2C_AV_Config:u7|I2C_Controller:u0|SD[12]~406 I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.334 ns" { KEY[0] KEY[0]~combout I2C_AV_Config:u7|I2C_Controller:u0|SD[12]~406 I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } { 0.000ns 0.000ns 7.386ns 0.843ns } { 0.000ns 0.864ns 0.483ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.366 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.879 ns) 3.150 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK 2 REG LCFF_X21_Y17_N15 3 " "Info: 2: + IC(1.245 ns) + CELL(0.879 ns) = 3.150 ns; Loc. = LCFF_X21_Y17_N15; Fanout = 3; REG Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.000 ns) 4.786 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 40 " "Info: 3: + IC(1.636 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.366 ns I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\] 4 REG LCFF_X21_Y19_N21 1 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.366 ns; Loc. = LCFF_X21_Y19_N21; Fanout = 1; REG Node = 'I2C_AV_Config:u7\|I2C_Controller:u0\|SD\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.38 % ) " "Info: Total cell delay = 2.507 ns ( 39.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 60.62 % ) " "Info: Total interconnect delay = 3.859 ns ( 60.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.334 ns" { KEY[0] I2C_AV_Config:u7|I2C_Controller:u0|SD[12]~406 I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.334 ns" { KEY[0] KEY[0]~combout I2C_AV_Config:u7|I2C_Controller:u0|SD[12]~406 I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } { 0.000ns 0.000ns 7.386ns 0.843ns } { 0.000ns 0.864ns 0.483ns 0.758ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|SD[12] } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27\[0\] AUD_DACDAT AUDIO_DAC:u8\|SEL_Cont\[3\] 18.216 ns register " "Info: tco from clock \"CLOCK_27\[0\]\" to destination pin \"AUD_DACDAT\" through register \"AUDIO_DAC:u8\|SEL_Cont\[3\]\" is 18.216 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27\[0\] VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 -2.443 ns + " "Info: + Offset between input clock \"CLOCK_27\[0\]\" and output clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" is -2.443 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 129 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 source 6.324 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1\" to source register is 6.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G8 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G8; Fanout = 15; COMB Node = 'VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.879 ns) 2.773 ns AUDIO_DAC:u8\|oAUD_BCK 3 REG LCFF_X20_Y18_N17 3 " "Info: 3: + IC(0.976 ns) + CELL(0.879 ns) = 2.773 ns; Loc. = LCFF_X20_Y18_N17; Fanout = 3; REG Node = 'AUDIO_DAC:u8\|oAUD_BCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 4.726 ns AUDIO_DAC:u8\|oAUD_BCK~clkctrl 4 COMB CLKCTRL_G3 4 " "Info: 4: + IC(1.953 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'AUDIO_DAC:u8\|oAUD_BCK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 6.324 ns AUDIO_DAC:u8\|SEL_Cont\[3\] 5 REG LCFF_X31_Y14_N7 32 " "Info: 5: + IC(0.996 ns) + CELL(0.602 ns) = 6.324 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 32; REG Node = 'AUDIO_DAC:u8\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 23.42 % ) " "Info: Total cell delay = 1.481 ns ( 23.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.843 ns ( 76.58 % ) " "Info: Total interconnect delay = 4.843 ns ( 76.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[3] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.058 ns + Longest register pin " "Info: + Longest register to pin delay is 14.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_DAC:u8\|SEL_Cont\[3\] 1 REG LCFF_X31_Y14_N7 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 32; REG Node = 'AUDIO_DAC:u8\|SEL_Cont\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|SEL_Cont[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.521 ns) 1.778 ns AUDIO_DAC:u8\|Mux0~1966 2 COMB LCCOMB_X33_Y13_N0 1 " "Info: 2: + IC(1.257 ns) + CELL(0.521 ns) = 1.778 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|Mux0~1966'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { AUDIO_DAC:u8|SEL_Cont[3] AUDIO_DAC:u8|Mux0~1966 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.545 ns) 3.276 ns AUDIO_DAC:u8\|Mux0~1967 3 COMB LCCOMB_X33_Y14_N28 1 " "Info: 3: + IC(0.953 ns) + CELL(0.545 ns) = 3.276 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|Mux0~1967'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { AUDIO_DAC:u8|Mux0~1966 AUDIO_DAC:u8|Mux0~1967 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.521 ns) 4.674 ns AUDIO_DAC:u8\|Mux0~1969 4 COMB LCCOMB_X33_Y13_N30 1 " "Info: 4: + IC(0.877 ns) + CELL(0.521 ns) = 4.674 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|Mux0~1969'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { AUDIO_DAC:u8|Mux0~1967 AUDIO_DAC:u8|Mux0~1969 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.178 ns) 5.314 ns AUDIO_DAC:u8\|Mux0~1975 5 COMB LCCOMB_X32_Y13_N24 1 " "Info: 5: + IC(0.462 ns) + CELL(0.178 ns) = 5.314 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|Mux0~1975'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { AUDIO_DAC:u8|Mux0~1969 AUDIO_DAC:u8|Mux0~1975 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.544 ns) 6.170 ns AUDIO_DAC:u8\|oAUD_DATA~198 6 COMB LCCOMB_X32_Y13_N28 1 " "Info: 6: + IC(0.312 ns) + CELL(0.544 ns) = 6.170 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|oAUD_DATA~198'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { AUDIO_DAC:u8|Mux0~1975 AUDIO_DAC:u8|oAUD_DATA~198 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.322 ns) 7.020 ns AUDIO_DAC:u8\|oAUD_DATA~199 7 COMB LCCOMB_X32_Y13_N26 1 " "Info: 7: + IC(0.528 ns) + CELL(0.322 ns) = 7.020 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|oAUD_DATA~199'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { AUDIO_DAC:u8|oAUD_DATA~198 AUDIO_DAC:u8|oAUD_DATA~199 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.516 ns) 7.830 ns AUDIO_DAC:u8\|oAUD_DATA~200 8 COMB LCCOMB_X32_Y13_N20 1 " "Info: 8: + IC(0.294 ns) + CELL(0.516 ns) = 7.830 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|oAUD_DATA~200'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { AUDIO_DAC:u8|oAUD_DATA~199 AUDIO_DAC:u8|oAUD_DATA~200 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.222 ns) + CELL(3.006 ns) 14.058 ns AUD_DACDAT 9 PIN PIN_B5 0 " "Info: 9: + IC(3.222 ns) + CELL(3.006 ns) = 14.058 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'AUD_DACDAT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.228 ns" { AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.153 ns ( 43.77 % ) " "Info: Total cell delay = 6.153 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.905 ns ( 56.23 % ) " "Info: Total interconnect delay = 7.905 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.058 ns" { AUDIO_DAC:u8|SEL_Cont[3] AUDIO_DAC:u8|Mux0~1966 AUDIO_DAC:u8|Mux0~1967 AUDIO_DAC:u8|Mux0~1969 AUDIO_DAC:u8|Mux0~1975 AUDIO_DAC:u8|oAUD_DATA~198 AUDIO_DAC:u8|oAUD_DATA~199 AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.058 ns" { AUDIO_DAC:u8|SEL_Cont[3] AUDIO_DAC:u8|Mux0~1966 AUDIO_DAC:u8|Mux0~1967 AUDIO_DAC:u8|Mux0~1969 AUDIO_DAC:u8|Mux0~1975 AUDIO_DAC:u8|oAUD_DATA~198 AUDIO_DAC:u8|oAUD_DATA~199 AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } { 0.000ns 1.257ns 0.953ns 0.877ns 0.462ns 0.312ns 0.528ns 0.294ns 3.222ns } { 0.000ns 0.521ns 0.545ns 0.521ns 0.178ns 0.544ns 0.322ns 0.516ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk1 VGA_Audio_PLL:u3|altpll:altpll_component|_clk1~clkctrl AUDIO_DAC:u8|oAUD_BCK AUDIO_DAC:u8|oAUD_BCK~clkctrl AUDIO_DAC:u8|SEL_Cont[3] } { 0.000ns 0.918ns 0.976ns 1.953ns 0.996ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.058 ns" { AUDIO_DAC:u8|SEL_Cont[3] AUDIO_DAC:u8|Mux0~1966 AUDIO_DAC:u8|Mux0~1967 AUDIO_DAC:u8|Mux0~1969 AUDIO_DAC:u8|Mux0~1975 AUDIO_DAC:u8|oAUD_DATA~198 AUDIO_DAC:u8|oAUD_DATA~199 AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.058 ns" { AUDIO_DAC:u8|SEL_Cont[3] AUDIO_DAC:u8|Mux0~1966 AUDIO_DAC:u8|Mux0~1967 AUDIO_DAC:u8|Mux0~1969 AUDIO_DAC:u8|Mux0~1975 AUDIO_DAC:u8|oAUD_DATA~198 AUDIO_DAC:u8|oAUD_DATA~199 AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } { 0.000ns 1.257ns 0.953ns 0.877ns 0.462ns 0.312ns 0.528ns 0.294ns 3.222ns } { 0.000ns 0.521ns 0.545ns 0.521ns 0.178ns 0.544ns 0.322ns 0.516ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[9\] AUD_DACDAT 9.192 ns Longest " "Info: Longest tpd from source pin \"SW\[9\]\" to destination pin \"AUD_DACDAT\" is 9.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 1; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.322 ns) 2.964 ns AUDIO_DAC:u8\|oAUD_DATA~200 2 COMB LCCOMB_X32_Y13_N20 1 " "Info: 2: + IC(1.616 ns) + CELL(0.322 ns) = 2.964 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'AUDIO_DAC:u8\|oAUD_DATA~200'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { SW[9] AUDIO_DAC:u8|oAUD_DATA~200 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/AUDIO_DAC.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.222 ns) + CELL(3.006 ns) 9.192 ns AUD_DACDAT 3 PIN PIN_B5 0 " "Info: 3: + IC(3.222 ns) + CELL(3.006 ns) = 9.192 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'AUD_DACDAT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.228 ns" { AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.354 ns ( 47.37 % ) " "Info: Total cell delay = 4.354 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 52.63 % ) " "Info: Total interconnect delay = 4.838 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.192 ns" { SW[9] AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.192 ns" { SW[9] SW[9]~combout AUDIO_DAC:u8|oAUD_DATA~200 AUD_DACDAT } { 0.000ns 0.000ns 1.616ns 3.222ns } { 0.000ns 1.026ns 0.322ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3 I2C_SDAT CLOCK_50 -0.710 ns register " "Info: th for register \"I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3\" (data pin = \"I2C_SDAT\", clock pin = \"CLOCK_50\") is -0.710 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.366 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.879 ns) 3.150 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK 2 REG LCFF_X21_Y17_N15 3 " "Info: 2: + IC(1.245 ns) + CELL(0.879 ns) = 3.150 ns; Loc. = LCFF_X21_Y17_N15; Fanout = 3; REG Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.000 ns) 4.786 ns I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G0 40 " "Info: 3: + IC(1.636 ns) + CELL(0.000 ns) = 4.786 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'I2C_AV_Config:u7\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.366 ns I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3 4 REG LCFF_X22_Y19_N17 2 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.366 ns; Loc. = LCFF_X22_Y19_N17; Fanout = 2; REG Node = 'I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.38 % ) " "Info: Total cell delay = 2.507 ns ( 39.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 60.62 % ) " "Info: Total interconnect delay = 3.859 ns ( 60.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.362 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_SDAT 1 PIN PIN_B3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B3; Fanout = 1; PIN Node = 'I2C_SDAT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns I2C_SDAT~1 2 COMB IOC_X1_Y27_N3 3 " "Info: 2: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = IOC_X1_Y27_N3; Fanout = 3; COMB Node = 'I2C_SDAT~1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { I2C_SDAT I2C_SDAT~1 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/DE1_Default.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.205 ns) + CELL(0.178 ns) 7.266 ns I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3~216 3 COMB LCCOMB_X22_Y19_N16 1 " "Info: 3: + IC(6.205 ns) + CELL(0.178 ns) = 7.266 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3~216'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { I2C_SDAT~1 I2C_AV_Config:u7|I2C_Controller:u0|ACK3~216 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.362 ns I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3 4 REG LCFF_X22_Y19_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.362 ns; Loc. = LCFF_X22_Y19_N17; Fanout = 2; REG Node = 'I2C_AV_Config:u7\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { I2C_AV_Config:u7|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_Default/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.157 ns ( 15.72 % ) " "Info: Total cell delay = 1.157 ns ( 15.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.205 ns ( 84.28 % ) " "Info: Total interconnect delay = 6.205 ns ( 84.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.362 ns" { I2C_SDAT I2C_SDAT~1 I2C_AV_Config:u7|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.362 ns" { I2C_SDAT I2C_SDAT~1 I2C_AV_Config:u7|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } { 0.000ns 0.000ns 6.205ns 0.000ns } { 0.000ns 0.883ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CLOCK_50 I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CLOCK_50 CLOCK_50~combout I2C_AV_Config:u7|mI2C_CTRL_CLK I2C_AV_Config:u7|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } { 0.000ns 0.000ns 1.245ns 1.636ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.362 ns" { I2C_SDAT I2C_SDAT~1 I2C_AV_Config:u7|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.362 ns" { I2C_SDAT I2C_SDAT~1 I2C_AV_Config:u7|I2C_Controller:u0|ACK3~216 I2C_AV_Config:u7|I2C_Controller:u0|ACK3 } { 0.000ns 0.000ns 6.205ns 0.000ns } { 0.000ns 0.883ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Allocated 128 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 15:42:10 2007 " "Info: Processing ended: Thu Aug 30 15:42:10 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
