module pipemem(mwmem,malu,mb,clock,mem_clock,mmo,resetn,  
					real_in_port0,real_in_port1,real_out_port0,real_out_port1, real_out_port2,real_out_port3); 
					
	input mwmem,mem_clock,resetn;
	input [31:0] malu, mb, real_in_port0, real_in_port1;
	
	output [31:0] real_out_port0,real_out_port1, real_out_port2,real_out_port3;
	output [31:0] mmo;
	wire dmem_clk;
	wire [31:0]		mem_dataout, io_read_data;
	
	sc_datamem(  malu, mb, mmo,mwmem,clock,mem_clock,dmem_clk,   
					real_out_port0,real_out_port1, real_out_port2,real_in_port0,real_in_port1,mem_dataout,io_read_data );
	
	