ARM GAS  /tmp/ccpXgV4n.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hash_md5.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HASH_MD5,"ax",%progbits
  18              		.align	1
  19              		.global	HASH_MD5
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HASH_MD5:
  26              	.LFB123:
  27              		.file 1 "FWLIB/src/stm32f4xx_hash_md5.c"
   1:FWLIB/src/stm32f4xx_hash_md5.c **** /**
   2:FWLIB/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_hash_md5.c ****   * @file    stm32f4xx_hash_md5.c
   4:FWLIB/src/stm32f4xx_hash_md5.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_hash_md5.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_hash_md5.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief   This file provides high level functions to compute the HASH MD5 and
   8:FWLIB/src/stm32f4xx_hash_md5.c ****   *          HMAC MD5 Digest of an input message.
   9:FWLIB/src/stm32f4xx_hash_md5.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:FWLIB/src/stm32f4xx_hash_md5.c ****   *          peripheral.
  11:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  12:FWLIB/src/stm32f4xx_hash_md5.c **** @verbatim
  13:FWLIB/src/stm32f4xx_hash_md5.c ****  ===================================================================
  14:FWLIB/src/stm32f4xx_hash_md5.c ****                   ##### How to use this driver #####
  15:FWLIB/src/stm32f4xx_hash_md5.c ****  ===================================================================
  16:FWLIB/src/stm32f4xx_hash_md5.c ****  [..]
  17:FWLIB/src/stm32f4xx_hash_md5.c ****    (#) Enable The HASH controller clock using 
  18:FWLIB/src/stm32f4xx_hash_md5.c ****        RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:FWLIB/src/stm32f4xx_hash_md5.c ****   
  20:FWLIB/src/stm32f4xx_hash_md5.c ****    (#) Calculate the HASH MD5 Digest using HASH_MD5() function.
  21:FWLIB/src/stm32f4xx_hash_md5.c ****   
  22:FWLIB/src/stm32f4xx_hash_md5.c ****    (#) Calculate the HMAC MD5 Digest using HMAC_MD5() function.
  23:FWLIB/src/stm32f4xx_hash_md5.c ****   
  24:FWLIB/src/stm32f4xx_hash_md5.c **** @endverbatim
  25:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  26:FWLIB/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  27:FWLIB/src/stm32f4xx_hash_md5.c ****   * @attention
  28:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  29:FWLIB/src/stm32f4xx_hash_md5.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  30:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  31:FWLIB/src/stm32f4xx_hash_md5.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
ARM GAS  /tmp/ccpXgV4n.s 			page 2


  32:FWLIB/src/stm32f4xx_hash_md5.c ****   * You may not use this file except in compliance with the License.
  33:FWLIB/src/stm32f4xx_hash_md5.c ****   * You may obtain a copy of the License at:
  34:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  35:FWLIB/src/stm32f4xx_hash_md5.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  36:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  37:FWLIB/src/stm32f4xx_hash_md5.c ****   * Unless required by applicable law or agreed to in writing, software 
  38:FWLIB/src/stm32f4xx_hash_md5.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  39:FWLIB/src/stm32f4xx_hash_md5.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  40:FWLIB/src/stm32f4xx_hash_md5.c ****   * See the License for the specific language governing permissions and
  41:FWLIB/src/stm32f4xx_hash_md5.c ****   * limitations under the License.
  42:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  43:FWLIB/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  44:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  45:FWLIB/src/stm32f4xx_hash_md5.c **** 
  46:FWLIB/src/stm32f4xx_hash_md5.c **** /* Includes ------------------------------------------------------------------*/
  47:FWLIB/src/stm32f4xx_hash_md5.c **** #include "stm32f4xx_hash.h"
  48:FWLIB/src/stm32f4xx_hash_md5.c **** 
  49:FWLIB/src/stm32f4xx_hash_md5.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  50:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  51:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  52:FWLIB/src/stm32f4xx_hash_md5.c **** 
  53:FWLIB/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH 
  54:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief HASH driver modules
  55:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  56:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  57:FWLIB/src/stm32f4xx_hash_md5.c **** 
  58:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private typedef -----------------------------------------------------------*/
  59:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private define ------------------------------------------------------------*/
  60:FWLIB/src/stm32f4xx_hash_md5.c **** #define MD5BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  61:FWLIB/src/stm32f4xx_hash_md5.c **** 
  62:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private macro -------------------------------------------------------------*/
  63:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private variables ---------------------------------------------------------*/
  64:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private function prototypes -----------------------------------------------*/
  65:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private functions ---------------------------------------------------------*/
  66:FWLIB/src/stm32f4xx_hash_md5.c **** 
  67:FWLIB/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Private_Functions
  68:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  69:FWLIB/src/stm32f4xx_hash_md5.c ****   */ 
  70:FWLIB/src/stm32f4xx_hash_md5.c **** 
  71:FWLIB/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Group7 High Level MD5 functions
  72:FWLIB/src/stm32f4xx_hash_md5.c ****  *  @brief   High Level MD5 Hash and HMAC functions 
  73:FWLIB/src/stm32f4xx_hash_md5.c ****  *
  74:FWLIB/src/stm32f4xx_hash_md5.c **** @verbatim   
  75:FWLIB/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  76:FWLIB/src/stm32f4xx_hash_md5.c ****               ##### High Level MD5 Hash and HMAC functions #####
  77:FWLIB/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  78:FWLIB/src/stm32f4xx_hash_md5.c **** 
  79:FWLIB/src/stm32f4xx_hash_md5.c **** 
  80:FWLIB/src/stm32f4xx_hash_md5.c **** @endverbatim
  81:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  82:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  83:FWLIB/src/stm32f4xx_hash_md5.c **** 
  84:FWLIB/src/stm32f4xx_hash_md5.c **** /**
  85:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HASH MD5 digest.
  86:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
  87:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
  88:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest
ARM GAS  /tmp/ccpXgV4n.s 			page 3


  89:FWLIB/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
  90:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
  91:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
  92:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  93:FWLIB/src/stm32f4xx_hash_md5.c **** ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
  94:FWLIB/src/stm32f4xx_hash_md5.c **** {
  28              		.loc 1 94 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 8FB0     		sub	sp, sp, #60
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 80
  44 0004 0F46     		mov	r7, r1
  45 0006 1646     		mov	r6, r2
  95:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
  96:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
  97:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
  46              		.loc 1 97 0
  47 0008 0024     		movs	r4, #0
  48 000a ADF80640 		strh	r4, [sp, #6]	@ movhi
  49              	.LVL1:
  98:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
  99:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
  50              		.loc 1 99 0
  51 000e 0094     		str	r4, [sp]
  52              	.LVL2:
 100:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
 101:FWLIB/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
 102:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
  53              		.loc 1 102 0
  54 0010 0546     		mov	r5, r0
  55              	.LVL3:
 103:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
 104:FWLIB/src/stm32f4xx_hash_md5.c **** 
 105:FWLIB/src/stm32f4xx_hash_md5.c **** 
 106:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
 107:FWLIB/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
  56              		.loc 1 107 0
  57 0012 01F00303 		and	r3, r1, #3
  58 0016 DB00     		lsls	r3, r3, #3
  59 0018 ADF80630 		strh	r3, [sp, #6]	@ movhi
 108:FWLIB/src/stm32f4xx_hash_md5.c **** 
 109:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 110:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
  60              		.loc 1 110 0
  61 001c FFF7FEFF 		bl	HASH_DeInit
  62              	.LVL4:
ARM GAS  /tmp/ccpXgV4n.s 			page 4


 111:FWLIB/src/stm32f4xx_hash_md5.c **** 
 112:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 113:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  63              		.loc 1 113 0
  64 0020 8023     		movs	r3, #128
  65 0022 0A93     		str	r3, [sp, #40]
 114:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  66              		.loc 1 114 0
  67 0024 0B94     		str	r4, [sp, #44]
 115:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  68              		.loc 1 115 0
  69 0026 2023     		movs	r3, #32
  70 0028 0C93     		str	r3, [sp, #48]
 116:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
  71              		.loc 1 116 0
  72 002a 0AA8     		add	r0, sp, #40
  73 002c FFF7FEFF 		bl	HASH_Init
  74              	.LVL5:
 117:FWLIB/src/stm32f4xx_hash_md5.c **** 
 118:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the data */
 119:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  75              		.loc 1 119 0
  76 0030 BDF80600 		ldrh	r0, [sp, #6]
  77 0034 80B2     		uxth	r0, r0
  78 0036 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
  79              	.LVL6:
 120:FWLIB/src/stm32f4xx_hash_md5.c **** 
 121:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Write the Input block in the IN FIFO */
 122:FWLIB/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Ilen; i+=4)
  80              		.loc 1 122 0
  81 003a 04E0     		b	.L2
  82              	.LVL7:
  83              	.L3:
 123:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 124:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
  84              		.loc 1 124 0 discriminator 3
  85 003c 55F8040B 		ldr	r0, [r5], #4
  86              	.LVL8:
  87 0040 FFF7FEFF 		bl	HASH_DataIn
  88              	.LVL9:
 122:FWLIB/src/stm32f4xx_hash_md5.c ****   {
  89              		.loc 1 122 0 discriminator 3
  90 0044 0434     		adds	r4, r4, #4
  91              	.LVL10:
  92              	.L2:
 122:FWLIB/src/stm32f4xx_hash_md5.c ****   {
  93              		.loc 1 122 0 is_stmt 0 discriminator 1
  94 0046 BC42     		cmp	r4, r7
  95 0048 F8D3     		bcc	.L3
 125:FWLIB/src/stm32f4xx_hash_md5.c ****     inputaddr+=4;
 126:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 127:FWLIB/src/stm32f4xx_hash_md5.c **** 
 128:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 129:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
  96              		.loc 1 129 0 is_stmt 1
  97 004a FFF7FEFF 		bl	HASH_StartDigest
  98              	.LVL11:
ARM GAS  /tmp/ccpXgV4n.s 			page 5


  99              	.L5:
 130:FWLIB/src/stm32f4xx_hash_md5.c **** 
 131:FWLIB/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 132:FWLIB/src/stm32f4xx_hash_md5.c ****   do
 133:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 134:FWLIB/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 100              		.loc 1 134 0 discriminator 2
 101 004e 0820     		movs	r0, #8
 102 0050 FFF7FEFF 		bl	HASH_GetFlagStatus
 103              	.LVL12:
 104 0054 0246     		mov	r2, r0
 105              	.LVL13:
 135:FWLIB/src/stm32f4xx_hash_md5.c ****     counter++;
 106              		.loc 1 135 0 discriminator 2
 107 0056 009B     		ldr	r3, [sp]
 108 0058 0133     		adds	r3, r3, #1
 109 005a 0093     		str	r3, [sp]
 136:FWLIB/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 110              		.loc 1 136 0 discriminator 2
 111 005c 009B     		ldr	r3, [sp]
 112 005e B3F5803F 		cmp	r3, #65536
 113 0062 01D0     		beq	.L4
 114              		.loc 1 136 0 is_stmt 0 discriminator 1
 115 0064 0028     		cmp	r0, #0
 116 0066 F2D1     		bne	.L5
 117              	.L4:
 137:FWLIB/src/stm32f4xx_hash_md5.c **** 
 138:FWLIB/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 118              		.loc 1 138 0 is_stmt 1
 119 0068 12B1     		cbz	r2, .L9
 139:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 140:FWLIB/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 120              		.loc 1 140 0
 121 006a 0020     		movs	r0, #0
 122              	.LVL14:
 123              	.L6:
 141:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 142:FWLIB/src/stm32f4xx_hash_md5.c ****   else
 143:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 144:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Read the message digest */
 145:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_GetDigest(&MD5_MessageDigest);
 146:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 147:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 148:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 149:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 150:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 151:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 152:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 153:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 154:FWLIB/src/stm32f4xx_hash_md5.c ****   return status; 
 155:FWLIB/src/stm32f4xx_hash_md5.c **** }
 124              		.loc 1 155 0
 125 006c 0FB0     		add	sp, sp, #60
 126              	.LCFI2:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 20
 129              		@ sp needed
ARM GAS  /tmp/ccpXgV4n.s 			page 6


 130 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 131              	.LVL15:
 132              	.L9:
 133              	.LCFI3:
 134              		.cfi_restore_state
 145:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 135              		.loc 1 145 0
 136 0070 02A8     		add	r0, sp, #8
 137              	.LVL16:
 138 0072 FFF7FEFF 		bl	HASH_GetDigest
 139              	.LVL17:
 146:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 140              		.loc 1 146 0
 141 0076 029B     		ldr	r3, [sp, #8]
 142              	.LVL18:
 143              	.LBB18:
 144              	.LBB19:
 145              		.file 2 "F4_CORE/core_cmInstr.h"
   1:F4_CORE/core_cmInstr.h **** /**************************************************************************//**
   2:F4_CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:F4_CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:F4_CORE/core_cmInstr.h ****  * @version  V4.10
   5:F4_CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:F4_CORE/core_cmInstr.h ****  *
   7:F4_CORE/core_cmInstr.h ****  * @note
   8:F4_CORE/core_cmInstr.h ****  *
   9:F4_CORE/core_cmInstr.h ****  ******************************************************************************/
  10:F4_CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:F4_CORE/core_cmInstr.h **** 
  12:F4_CORE/core_cmInstr.h ****    All rights reserved.
  13:F4_CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:F4_CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cmInstr.h ****      specific prior written permission.
  23:F4_CORE/core_cmInstr.h ****    *
  24:F4_CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:F4_CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:F4_CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:F4_CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cmInstr.h **** 
  37:F4_CORE/core_cmInstr.h **** 
  38:F4_CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:F4_CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
ARM GAS  /tmp/ccpXgV4n.s 			page 7


  40:F4_CORE/core_cmInstr.h **** 
  41:F4_CORE/core_cmInstr.h **** 
  42:F4_CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:F4_CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:F4_CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:F4_CORE/core_cmInstr.h ****   @{
  46:F4_CORE/core_cmInstr.h **** */
  47:F4_CORE/core_cmInstr.h **** 
  48:F4_CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:F4_CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:F4_CORE/core_cmInstr.h **** 
  51:F4_CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:F4_CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:F4_CORE/core_cmInstr.h **** #endif
  54:F4_CORE/core_cmInstr.h **** 
  55:F4_CORE/core_cmInstr.h **** 
  56:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
  57:F4_CORE/core_cmInstr.h **** 
  58:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:F4_CORE/core_cmInstr.h ****  */
  60:F4_CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:F4_CORE/core_cmInstr.h **** 
  62:F4_CORE/core_cmInstr.h **** 
  63:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:F4_CORE/core_cmInstr.h **** 
  65:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:F4_CORE/core_cmInstr.h ****  */
  68:F4_CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:F4_CORE/core_cmInstr.h **** 
  70:F4_CORE/core_cmInstr.h **** 
  71:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:F4_CORE/core_cmInstr.h **** 
  73:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:F4_CORE/core_cmInstr.h ****  */
  76:F4_CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:F4_CORE/core_cmInstr.h **** 
  78:F4_CORE/core_cmInstr.h **** 
  79:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
  80:F4_CORE/core_cmInstr.h **** 
  81:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:F4_CORE/core_cmInstr.h ****  */
  83:F4_CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:F4_CORE/core_cmInstr.h **** 
  85:F4_CORE/core_cmInstr.h **** 
  86:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:F4_CORE/core_cmInstr.h **** 
  88:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:F4_CORE/core_cmInstr.h ****  */
  92:F4_CORE/core_cmInstr.h **** #define __ISB() do {\
  93:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  94:F4_CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:F4_CORE/core_cmInstr.h ****                 } while (0)
ARM GAS  /tmp/ccpXgV4n.s 			page 8


  97:F4_CORE/core_cmInstr.h **** 
  98:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:F4_CORE/core_cmInstr.h **** 
 100:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:F4_CORE/core_cmInstr.h ****  */
 103:F4_CORE/core_cmInstr.h **** #define __DSB() do {\
 104:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:F4_CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:F4_CORE/core_cmInstr.h ****                 } while (0)
 108:F4_CORE/core_cmInstr.h **** 
 109:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:F4_CORE/core_cmInstr.h **** 
 111:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:F4_CORE/core_cmInstr.h ****  */
 114:F4_CORE/core_cmInstr.h **** #define __DMB() do {\
 115:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:F4_CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:F4_CORE/core_cmInstr.h ****                 } while (0)
 119:F4_CORE/core_cmInstr.h **** 
 120:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:F4_CORE/core_cmInstr.h **** 
 122:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:F4_CORE/core_cmInstr.h **** 
 124:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 126:F4_CORE/core_cmInstr.h ****  */
 127:F4_CORE/core_cmInstr.h **** #define __REV                             __rev
 128:F4_CORE/core_cmInstr.h **** 
 129:F4_CORE/core_cmInstr.h **** 
 130:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:F4_CORE/core_cmInstr.h **** 
 132:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:F4_CORE/core_cmInstr.h **** 
 134:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 136:F4_CORE/core_cmInstr.h ****  */
 137:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:F4_CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:F4_CORE/core_cmInstr.h **** {
 140:F4_CORE/core_cmInstr.h ****   rev16 r0, r0
 141:F4_CORE/core_cmInstr.h ****   bx lr
 142:F4_CORE/core_cmInstr.h **** }
 143:F4_CORE/core_cmInstr.h **** #endif
 144:F4_CORE/core_cmInstr.h **** 
 145:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:F4_CORE/core_cmInstr.h **** 
 147:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:F4_CORE/core_cmInstr.h **** 
 149:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 151:F4_CORE/core_cmInstr.h ****  */
 152:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:F4_CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
ARM GAS  /tmp/ccpXgV4n.s 			page 9


 154:F4_CORE/core_cmInstr.h **** {
 155:F4_CORE/core_cmInstr.h ****   revsh r0, r0
 156:F4_CORE/core_cmInstr.h ****   bx lr
 157:F4_CORE/core_cmInstr.h **** }
 158:F4_CORE/core_cmInstr.h **** #endif
 159:F4_CORE/core_cmInstr.h **** 
 160:F4_CORE/core_cmInstr.h **** 
 161:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:F4_CORE/core_cmInstr.h **** 
 163:F4_CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:F4_CORE/core_cmInstr.h **** 
 165:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:F4_CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 168:F4_CORE/core_cmInstr.h ****  */
 169:F4_CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:F4_CORE/core_cmInstr.h **** 
 171:F4_CORE/core_cmInstr.h **** 
 172:F4_CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:F4_CORE/core_cmInstr.h **** 
 174:F4_CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:F4_CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:F4_CORE/core_cmInstr.h **** 
 177:F4_CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:F4_CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:F4_CORE/core_cmInstr.h ****  */
 180:F4_CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:F4_CORE/core_cmInstr.h **** 
 182:F4_CORE/core_cmInstr.h **** 
 183:F4_CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:F4_CORE/core_cmInstr.h **** 
 185:F4_CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:F4_CORE/core_cmInstr.h **** 
 187:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 189:F4_CORE/core_cmInstr.h ****  */
 190:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:F4_CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:F4_CORE/core_cmInstr.h **** #else
 193:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:F4_CORE/core_cmInstr.h **** {
 195:F4_CORE/core_cmInstr.h ****   uint32_t result;
 196:F4_CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:F4_CORE/core_cmInstr.h **** 
 198:F4_CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:F4_CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:F4_CORE/core_cmInstr.h ****   {
 201:F4_CORE/core_cmInstr.h ****     result <<= 1;
 202:F4_CORE/core_cmInstr.h ****     result |= value & 1;
 203:F4_CORE/core_cmInstr.h ****     s--;
 204:F4_CORE/core_cmInstr.h ****   }
 205:F4_CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:F4_CORE/core_cmInstr.h ****   return(result);
 207:F4_CORE/core_cmInstr.h **** }
 208:F4_CORE/core_cmInstr.h **** #endif
 209:F4_CORE/core_cmInstr.h **** 
 210:F4_CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccpXgV4n.s 			page 10


 211:F4_CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:F4_CORE/core_cmInstr.h **** 
 213:F4_CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:F4_CORE/core_cmInstr.h **** 
 215:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:F4_CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:F4_CORE/core_cmInstr.h ****  */
 218:F4_CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:F4_CORE/core_cmInstr.h **** 
 220:F4_CORE/core_cmInstr.h **** 
 221:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:F4_CORE/core_cmInstr.h **** 
 223:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:F4_CORE/core_cmInstr.h **** 
 225:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:F4_CORE/core_cmInstr.h **** 
 227:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:F4_CORE/core_cmInstr.h ****  */
 230:F4_CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:F4_CORE/core_cmInstr.h **** 
 232:F4_CORE/core_cmInstr.h **** 
 233:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:F4_CORE/core_cmInstr.h **** 
 235:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:F4_CORE/core_cmInstr.h **** 
 237:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:F4_CORE/core_cmInstr.h ****  */
 240:F4_CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:F4_CORE/core_cmInstr.h **** 
 242:F4_CORE/core_cmInstr.h **** 
 243:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:F4_CORE/core_cmInstr.h **** 
 245:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:F4_CORE/core_cmInstr.h **** 
 247:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:F4_CORE/core_cmInstr.h ****  */
 250:F4_CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:F4_CORE/core_cmInstr.h **** 
 252:F4_CORE/core_cmInstr.h **** 
 253:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:F4_CORE/core_cmInstr.h **** 
 255:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:F4_CORE/core_cmInstr.h **** 
 257:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 261:F4_CORE/core_cmInstr.h ****  */
 262:F4_CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:F4_CORE/core_cmInstr.h **** 
 264:F4_CORE/core_cmInstr.h **** 
 265:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:F4_CORE/core_cmInstr.h **** 
 267:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
ARM GAS  /tmp/ccpXgV4n.s 			page 11


 268:F4_CORE/core_cmInstr.h **** 
 269:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 273:F4_CORE/core_cmInstr.h ****  */
 274:F4_CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:F4_CORE/core_cmInstr.h **** 
 276:F4_CORE/core_cmInstr.h **** 
 277:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:F4_CORE/core_cmInstr.h **** 
 279:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:F4_CORE/core_cmInstr.h **** 
 281:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 285:F4_CORE/core_cmInstr.h ****  */
 286:F4_CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:F4_CORE/core_cmInstr.h **** 
 288:F4_CORE/core_cmInstr.h **** 
 289:F4_CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:F4_CORE/core_cmInstr.h **** 
 291:F4_CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:F4_CORE/core_cmInstr.h **** 
 293:F4_CORE/core_cmInstr.h ****  */
 294:F4_CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:F4_CORE/core_cmInstr.h **** 
 296:F4_CORE/core_cmInstr.h **** 
 297:F4_CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:F4_CORE/core_cmInstr.h **** 
 299:F4_CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:F4_CORE/core_cmInstr.h **** 
 301:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 304:F4_CORE/core_cmInstr.h ****  */
 305:F4_CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:F4_CORE/core_cmInstr.h **** 
 307:F4_CORE/core_cmInstr.h **** 
 308:F4_CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:F4_CORE/core_cmInstr.h **** 
 310:F4_CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:F4_CORE/core_cmInstr.h **** 
 312:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 315:F4_CORE/core_cmInstr.h ****  */
 316:F4_CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:F4_CORE/core_cmInstr.h **** 
 318:F4_CORE/core_cmInstr.h **** 
 319:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:F4_CORE/core_cmInstr.h **** 
 321:F4_CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:F4_CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:F4_CORE/core_cmInstr.h **** 
 324:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
ARM GAS  /tmp/ccpXgV4n.s 			page 12


 325:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 326:F4_CORE/core_cmInstr.h ****  */
 327:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:F4_CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:F4_CORE/core_cmInstr.h **** {
 330:F4_CORE/core_cmInstr.h ****   rrx r0, r0
 331:F4_CORE/core_cmInstr.h ****   bx lr
 332:F4_CORE/core_cmInstr.h **** }
 333:F4_CORE/core_cmInstr.h **** #endif
 334:F4_CORE/core_cmInstr.h **** 
 335:F4_CORE/core_cmInstr.h **** 
 336:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:F4_CORE/core_cmInstr.h **** 
 338:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:F4_CORE/core_cmInstr.h **** 
 340:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:F4_CORE/core_cmInstr.h ****  */
 343:F4_CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:F4_CORE/core_cmInstr.h **** 
 345:F4_CORE/core_cmInstr.h **** 
 346:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:F4_CORE/core_cmInstr.h **** 
 348:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:F4_CORE/core_cmInstr.h **** 
 350:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:F4_CORE/core_cmInstr.h ****  */
 353:F4_CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:F4_CORE/core_cmInstr.h **** 
 355:F4_CORE/core_cmInstr.h **** 
 356:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:F4_CORE/core_cmInstr.h **** 
 358:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:F4_CORE/core_cmInstr.h **** 
 360:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:F4_CORE/core_cmInstr.h ****  */
 363:F4_CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:F4_CORE/core_cmInstr.h **** 
 365:F4_CORE/core_cmInstr.h **** 
 366:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:F4_CORE/core_cmInstr.h **** 
 368:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:F4_CORE/core_cmInstr.h **** 
 370:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:F4_CORE/core_cmInstr.h ****  */
 373:F4_CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:F4_CORE/core_cmInstr.h **** 
 375:F4_CORE/core_cmInstr.h **** 
 376:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:F4_CORE/core_cmInstr.h **** 
 378:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:F4_CORE/core_cmInstr.h **** 
 380:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccpXgV4n.s 			page 13


 382:F4_CORE/core_cmInstr.h ****  */
 383:F4_CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:F4_CORE/core_cmInstr.h **** 
 385:F4_CORE/core_cmInstr.h **** 
 386:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:F4_CORE/core_cmInstr.h **** 
 388:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:F4_CORE/core_cmInstr.h **** 
 390:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:F4_CORE/core_cmInstr.h ****  */
 393:F4_CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:F4_CORE/core_cmInstr.h **** 
 395:F4_CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:F4_CORE/core_cmInstr.h **** 
 397:F4_CORE/core_cmInstr.h **** 
 398:F4_CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:F4_CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:F4_CORE/core_cmInstr.h **** 
 401:F4_CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:F4_CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:F4_CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:F4_CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:F4_CORE/core_cmInstr.h **** #else
 408:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:F4_CORE/core_cmInstr.h **** #endif
 411:F4_CORE/core_cmInstr.h **** 
 412:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
 413:F4_CORE/core_cmInstr.h **** 
 414:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:F4_CORE/core_cmInstr.h ****  */
 416:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:F4_CORE/core_cmInstr.h **** {
 418:F4_CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:F4_CORE/core_cmInstr.h **** }
 420:F4_CORE/core_cmInstr.h **** 
 421:F4_CORE/core_cmInstr.h **** 
 422:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:F4_CORE/core_cmInstr.h **** 
 424:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:F4_CORE/core_cmInstr.h ****  */
 427:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:F4_CORE/core_cmInstr.h **** {
 429:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:F4_CORE/core_cmInstr.h **** }
 431:F4_CORE/core_cmInstr.h **** 
 432:F4_CORE/core_cmInstr.h **** 
 433:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:F4_CORE/core_cmInstr.h **** 
 435:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:F4_CORE/core_cmInstr.h ****  */
 438:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
ARM GAS  /tmp/ccpXgV4n.s 			page 14


 439:F4_CORE/core_cmInstr.h **** {
 440:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:F4_CORE/core_cmInstr.h **** }
 442:F4_CORE/core_cmInstr.h **** 
 443:F4_CORE/core_cmInstr.h **** 
 444:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
 445:F4_CORE/core_cmInstr.h **** 
 446:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:F4_CORE/core_cmInstr.h ****  */
 448:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:F4_CORE/core_cmInstr.h **** {
 450:F4_CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:F4_CORE/core_cmInstr.h **** }
 452:F4_CORE/core_cmInstr.h **** 
 453:F4_CORE/core_cmInstr.h **** 
 454:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:F4_CORE/core_cmInstr.h **** 
 456:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:F4_CORE/core_cmInstr.h ****  */
 460:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:F4_CORE/core_cmInstr.h **** {
 462:F4_CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:F4_CORE/core_cmInstr.h **** }
 464:F4_CORE/core_cmInstr.h **** 
 465:F4_CORE/core_cmInstr.h **** 
 466:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:F4_CORE/core_cmInstr.h **** 
 468:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:F4_CORE/core_cmInstr.h ****  */
 471:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:F4_CORE/core_cmInstr.h **** {
 473:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:F4_CORE/core_cmInstr.h **** }
 475:F4_CORE/core_cmInstr.h **** 
 476:F4_CORE/core_cmInstr.h **** 
 477:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:F4_CORE/core_cmInstr.h **** 
 479:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:F4_CORE/core_cmInstr.h ****  */
 482:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:F4_CORE/core_cmInstr.h **** {
 484:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:F4_CORE/core_cmInstr.h **** }
 486:F4_CORE/core_cmInstr.h **** 
 487:F4_CORE/core_cmInstr.h **** 
 488:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:F4_CORE/core_cmInstr.h **** 
 490:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:F4_CORE/core_cmInstr.h **** 
 492:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 494:F4_CORE/core_cmInstr.h ****  */
 495:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
ARM GAS  /tmp/ccpXgV4n.s 			page 15


 496:F4_CORE/core_cmInstr.h **** {
 497:F4_CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:F4_CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 146              		.loc 2 498 0
 147 0078 1BBA     		rev	r3, r3
 148              	.LVL19:
 149              	.LBE19:
 150              	.LBE18:
 146:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 151              		.loc 1 146 0
 152 007a 3360     		str	r3, [r6]
 153              	.LVL20:
 148:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 154              		.loc 1 148 0
 155 007c 039B     		ldr	r3, [sp, #12]
 156              	.LVL21:
 157              	.LBB20:
 158              	.LBB21:
 159              		.loc 2 498 0
 160 007e 1BBA     		rev	r3, r3
 161              	.LVL22:
 162              	.LBE21:
 163              	.LBE20:
 148:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 164              		.loc 1 148 0
 165 0080 7360     		str	r3, [r6, #4]
 166              	.LVL23:
 150:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 167              		.loc 1 150 0
 168 0082 049B     		ldr	r3, [sp, #16]
 169              	.LVL24:
 170              	.LBB22:
 171              	.LBB23:
 172              		.loc 2 498 0
 173 0084 1BBA     		rev	r3, r3
 174              	.LVL25:
 175              	.LBE23:
 176              	.LBE22:
 150:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 177              		.loc 1 150 0
 178 0086 B360     		str	r3, [r6, #8]
 179              	.LVL26:
 152:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 180              		.loc 1 152 0
 181 0088 059B     		ldr	r3, [sp, #20]
 182              	.LVL27:
 183              	.LBB24:
 184              	.LBB25:
 185              		.loc 2 498 0
 186 008a 1BBA     		rev	r3, r3
 187              	.LVL28:
 188              	.LBE25:
 189              	.LBE24:
 152:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 190              		.loc 1 152 0
 191 008c F360     		str	r3, [r6, #12]
 101:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
ARM GAS  /tmp/ccpXgV4n.s 			page 16


 192              		.loc 1 101 0
 193 008e 0120     		movs	r0, #1
 194 0090 ECE7     		b	.L6
 195              		.cfi_endproc
 196              	.LFE123:
 198              		.section	.text.HMAC_MD5,"ax",%progbits
 199              		.align	1
 200              		.global	HMAC_MD5
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 204              		.fpu fpv4-sp-d16
 206              	HMAC_MD5:
 207              	.LFB124:
 156:FWLIB/src/stm32f4xx_hash_md5.c **** 
 157:FWLIB/src/stm32f4xx_hash_md5.c **** /**
 158:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HMAC MD5 digest.
 159:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Key: pointer to the Key used for HMAC.
 160:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Keylen: length of the Key used for HMAC.
 161:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
 162:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
 163:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest  
 164:FWLIB/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
 165:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
 166:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
 167:FWLIB/src/stm32f4xx_hash_md5.c ****   */
 168:FWLIB/src/stm32f4xx_hash_md5.c **** ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
 169:FWLIB/src/stm32f4xx_hash_md5.c ****                      uint32_t Ilen, uint8_t Output[16])
 170:FWLIB/src/stm32f4xx_hash_md5.c **** {
 208              		.loc 1 170 0
 209              		.cfi_startproc
 210              		@ args = 4, pretend = 0, frame = 56
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              	.LVL29:
 213 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 214              	.LCFI4:
 215              		.cfi_def_cfa_offset 28
 216              		.cfi_offset 4, -28
 217              		.cfi_offset 5, -24
 218              		.cfi_offset 6, -20
 219              		.cfi_offset 7, -16
 220              		.cfi_offset 8, -12
 221              		.cfi_offset 9, -8
 222              		.cfi_offset 14, -4
 223 0004 8FB0     		sub	sp, sp, #60
 224              	.LCFI5:
 225              		.cfi_def_cfa_offset 88
 226 0006 8146     		mov	r9, r0
 227 0008 0D46     		mov	r5, r1
 228 000a 1F46     		mov	r7, r3
 171:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
 172:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
 173:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
 229              		.loc 1 173 0
 230 000c 0023     		movs	r3, #0
 231              	.LVL30:
 232 000e ADF80630 		strh	r3, [sp, #6]	@ movhi
ARM GAS  /tmp/ccpXgV4n.s 			page 17


 174:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitskey = 0;
 233              		.loc 1 174 0
 234 0012 ADF80430 		strh	r3, [sp, #4]	@ movhi
 235              	.LVL31:
 175:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
 176:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
 236              		.loc 1 176 0
 237 0016 0093     		str	r3, [sp]
 238              	.LVL32:
 177:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
 178:FWLIB/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
 179:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t keyaddr    = (uint32_t)Key;
 239              		.loc 1 179 0
 240 0018 8046     		mov	r8, r0
 241              	.LVL33:
 180:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
 242              		.loc 1 180 0
 243 001a 1646     		mov	r6, r2
 244              	.LVL34:
 181:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
 182:FWLIB/src/stm32f4xx_hash_md5.c **** 
 183:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
 184:FWLIB/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 245              		.loc 1 184 0
 246 001c 07F00303 		and	r3, r7, #3
 247 0020 DB00     		lsls	r3, r3, #3
 248 0022 ADF80630 		strh	r3, [sp, #6]	@ movhi
 185:FWLIB/src/stm32f4xx_hash_md5.c **** 
 186:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Key */
 187:FWLIB/src/stm32f4xx_hash_md5.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 249              		.loc 1 187 0
 250 0026 01F00303 		and	r3, r1, #3
 251 002a DB00     		lsls	r3, r3, #3
 252 002c ADF80430 		strh	r3, [sp, #4]	@ movhi
 188:FWLIB/src/stm32f4xx_hash_md5.c ****    
 189:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 190:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
 253              		.loc 1 190 0
 254 0030 FFF7FEFF 		bl	HASH_DeInit
 255              	.LVL35:
 191:FWLIB/src/stm32f4xx_hash_md5.c **** 
 192:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 193:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 256              		.loc 1 193 0
 257 0034 8023     		movs	r3, #128
 258 0036 0A93     		str	r3, [sp, #40]
 194:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 259              		.loc 1 194 0
 260 0038 4023     		movs	r3, #64
 261 003a 0B93     		str	r3, [sp, #44]
 195:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 262              		.loc 1 195 0
 263 003c 2023     		movs	r3, #32
 264 003e 0C93     		str	r3, [sp, #48]
 196:FWLIB/src/stm32f4xx_hash_md5.c ****   if(Keylen > 64)
 265              		.loc 1 196 0
 266 0040 402D     		cmp	r5, #64
ARM GAS  /tmp/ccpXgV4n.s 			page 18


 267 0042 0CD9     		bls	.L11
 197:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 198:FWLIB/src/stm32f4xx_hash_md5.c ****     /* HMAC long Key */
 199:FWLIB/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 268              		.loc 1 199 0
 269 0044 4FF48033 		mov	r3, #65536
 270 0048 0D93     		str	r3, [sp, #52]
 271              	.L12:
 200:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 201:FWLIB/src/stm32f4xx_hash_md5.c ****   else
 202:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 203:FWLIB/src/stm32f4xx_hash_md5.c ****     /* HMAC short Key */
 204:FWLIB/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 205:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 206:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
 272              		.loc 1 206 0
 273 004a 0AA8     		add	r0, sp, #40
 274 004c FFF7FEFF 		bl	HASH_Init
 275              	.LVL36:
 207:FWLIB/src/stm32f4xx_hash_md5.c **** 
 208:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the Key */
 209:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 276              		.loc 1 209 0
 277 0050 BDF80400 		ldrh	r0, [sp, #4]
 278 0054 80B2     		uxth	r0, r0
 279 0056 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 280              	.LVL37:
 210:FWLIB/src/stm32f4xx_hash_md5.c **** 
 211:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Write the Key */
 212:FWLIB/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Keylen; i+=4)
 281              		.loc 1 212 0
 282 005a 0024     		movs	r4, #0
 283 005c 07E0     		b	.L13
 284              	.L11:
 204:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 285              		.loc 1 204 0
 286 005e 0023     		movs	r3, #0
 287 0060 0D93     		str	r3, [sp, #52]
 288 0062 F2E7     		b	.L12
 289              	.LVL38:
 290              	.L14:
 213:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 214:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 291              		.loc 1 214 0 discriminator 3
 292 0064 59F8040B 		ldr	r0, [r9], #4
 293              	.LVL39:
 294 0068 FFF7FEFF 		bl	HASH_DataIn
 295              	.LVL40:
 212:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 296              		.loc 1 212 0 discriminator 3
 297 006c 0434     		adds	r4, r4, #4
 298              	.LVL41:
 299              	.L13:
 212:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 300              		.loc 1 212 0 is_stmt 0 discriminator 1
 301 006e AC42     		cmp	r4, r5
 302 0070 F8D3     		bcc	.L14
ARM GAS  /tmp/ccpXgV4n.s 			page 19


 215:FWLIB/src/stm32f4xx_hash_md5.c ****     keyaddr+=4;
 216:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 217:FWLIB/src/stm32f4xx_hash_md5.c ****   
 218:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 219:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
 303              		.loc 1 219 0 is_stmt 1
 304 0072 FFF7FEFF 		bl	HASH_StartDigest
 305              	.LVL42:
 306              	.L16:
 220:FWLIB/src/stm32f4xx_hash_md5.c **** 
 221:FWLIB/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 222:FWLIB/src/stm32f4xx_hash_md5.c ****   do
 223:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 224:FWLIB/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 307              		.loc 1 224 0 discriminator 2
 308 0076 0820     		movs	r0, #8
 309 0078 FFF7FEFF 		bl	HASH_GetFlagStatus
 310              	.LVL43:
 311 007c 0446     		mov	r4, r0
 312              	.LVL44:
 225:FWLIB/src/stm32f4xx_hash_md5.c ****     counter++;
 313              		.loc 1 225 0 discriminator 2
 314 007e 009B     		ldr	r3, [sp]
 315 0080 0133     		adds	r3, r3, #1
 316 0082 0093     		str	r3, [sp]
 226:FWLIB/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 317              		.loc 1 226 0 discriminator 2
 318 0084 009B     		ldr	r3, [sp]
 319 0086 B3F5803F 		cmp	r3, #65536
 320 008a 01D0     		beq	.L15
 321              		.loc 1 226 0 is_stmt 0 discriminator 1
 322 008c 0028     		cmp	r0, #0
 323 008e F2D1     		bne	.L16
 324              	.L15:
 227:FWLIB/src/stm32f4xx_hash_md5.c **** 
 228:FWLIB/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 325              		.loc 1 228 0 is_stmt 1
 326 0090 1CB1     		cbz	r4, .L30
 229:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 230:FWLIB/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 327              		.loc 1 230 0
 328 0092 0020     		movs	r0, #0
 329              	.LVL45:
 330              	.L17:
 231:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 232:FWLIB/src/stm32f4xx_hash_md5.c ****   else
 233:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 234:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Configure the number of valid bits in last word of the Input data */
 235:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 236:FWLIB/src/stm32f4xx_hash_md5.c **** 
 237:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Write the Input block in the IN FIFO */
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     for(i=0; i<Ilen; i+=4)
 239:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 240:FWLIB/src/stm32f4xx_hash_md5.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 241:FWLIB/src/stm32f4xx_hash_md5.c ****       inputaddr+=4;
 242:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 243:FWLIB/src/stm32f4xx_hash_md5.c **** 
ARM GAS  /tmp/ccpXgV4n.s 			page 20


 244:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Start the HASH processor */
 245:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_StartDigest();
 246:FWLIB/src/stm32f4xx_hash_md5.c **** 
 247:FWLIB/src/stm32f4xx_hash_md5.c ****     /* wait until the Busy flag is RESET */
 248:FWLIB/src/stm32f4xx_hash_md5.c ****     counter =0;
 249:FWLIB/src/stm32f4xx_hash_md5.c ****     do
 250:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 251:FWLIB/src/stm32f4xx_hash_md5.c ****        busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 252:FWLIB/src/stm32f4xx_hash_md5.c ****        counter++;
 253:FWLIB/src/stm32f4xx_hash_md5.c ****     }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 254:FWLIB/src/stm32f4xx_hash_md5.c **** 
 255:FWLIB/src/stm32f4xx_hash_md5.c ****     if (busystatus != RESET)
 256:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 257:FWLIB/src/stm32f4xx_hash_md5.c ****       status = ERROR;
 258:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 259:FWLIB/src/stm32f4xx_hash_md5.c ****     else
 260:FWLIB/src/stm32f4xx_hash_md5.c ****     {  
 261:FWLIB/src/stm32f4xx_hash_md5.c ****       /* Configure the number of valid bits in last word of the Key */
 262:FWLIB/src/stm32f4xx_hash_md5.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 263:FWLIB/src/stm32f4xx_hash_md5.c **** 
 264:FWLIB/src/stm32f4xx_hash_md5.c ****       /* Write the Key */
 265:FWLIB/src/stm32f4xx_hash_md5.c ****       keyaddr = (uint32_t)Key;
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 267:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 268:FWLIB/src/stm32f4xx_hash_md5.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 269:FWLIB/src/stm32f4xx_hash_md5.c ****         keyaddr+=4;
 270:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 271:FWLIB/src/stm32f4xx_hash_md5.c ****   
 272:FWLIB/src/stm32f4xx_hash_md5.c ****        /* Start the HASH processor */
 273:FWLIB/src/stm32f4xx_hash_md5.c ****        HASH_StartDigest();
 274:FWLIB/src/stm32f4xx_hash_md5.c **** 
 275:FWLIB/src/stm32f4xx_hash_md5.c ****        /* wait until the Busy flag is RESET */
 276:FWLIB/src/stm32f4xx_hash_md5.c ****        counter =0;
 277:FWLIB/src/stm32f4xx_hash_md5.c ****        do
 278:FWLIB/src/stm32f4xx_hash_md5.c ****        {
 279:FWLIB/src/stm32f4xx_hash_md5.c ****           busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 280:FWLIB/src/stm32f4xx_hash_md5.c ****           counter++;
 281:FWLIB/src/stm32f4xx_hash_md5.c ****       }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 282:FWLIB/src/stm32f4xx_hash_md5.c **** 
 283:FWLIB/src/stm32f4xx_hash_md5.c ****       if (busystatus != RESET)
 284:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 285:FWLIB/src/stm32f4xx_hash_md5.c ****          status = ERROR;
 286:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 287:FWLIB/src/stm32f4xx_hash_md5.c ****       else
 288:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 289:FWLIB/src/stm32f4xx_hash_md5.c ****          /* Read the message digest */
 290:FWLIB/src/stm32f4xx_hash_md5.c ****          HASH_GetDigest(&MD5_MessageDigest);
 291:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 292:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 293:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 294:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 295:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 296:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 297:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 298:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 299:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 300:FWLIB/src/stm32f4xx_hash_md5.c ****   }
ARM GAS  /tmp/ccpXgV4n.s 			page 21


 301:FWLIB/src/stm32f4xx_hash_md5.c ****   return status;  
 302:FWLIB/src/stm32f4xx_hash_md5.c **** }
 331              		.loc 1 302 0
 332 0094 0FB0     		add	sp, sp, #60
 333              	.LCFI6:
 334              		.cfi_remember_state
 335              		.cfi_def_cfa_offset 28
 336              		@ sp needed
 337 0096 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 338              	.LVL46:
 339              	.L30:
 340              	.LCFI7:
 341              		.cfi_restore_state
 235:FWLIB/src/stm32f4xx_hash_md5.c **** 
 342              		.loc 1 235 0
 343 009a BDF80600 		ldrh	r0, [sp, #6]
 344              	.LVL47:
 345 009e 80B2     		uxth	r0, r0
 346 00a0 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 347              	.LVL48:
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 348              		.loc 1 238 0
 349 00a4 04E0     		b	.L18
 350              	.LVL49:
 351              	.L19:
 240:FWLIB/src/stm32f4xx_hash_md5.c ****       inputaddr+=4;
 352              		.loc 1 240 0 discriminator 3
 353 00a6 56F8040B 		ldr	r0, [r6], #4
 354              	.LVL50:
 355 00aa FFF7FEFF 		bl	HASH_DataIn
 356              	.LVL51:
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 357              		.loc 1 238 0 discriminator 3
 358 00ae 0434     		adds	r4, r4, #4
 359              	.LVL52:
 360              	.L18:
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 361              		.loc 1 238 0 is_stmt 0 discriminator 1
 362 00b0 BC42     		cmp	r4, r7
 363 00b2 F8D3     		bcc	.L19
 245:FWLIB/src/stm32f4xx_hash_md5.c **** 
 364              		.loc 1 245 0 is_stmt 1
 365 00b4 FFF7FEFF 		bl	HASH_StartDigest
 366              	.LVL53:
 248:FWLIB/src/stm32f4xx_hash_md5.c ****     do
 367              		.loc 1 248 0
 368 00b8 0023     		movs	r3, #0
 369 00ba 0093     		str	r3, [sp]
 370              	.LVL54:
 371              	.L21:
 251:FWLIB/src/stm32f4xx_hash_md5.c ****        counter++;
 372              		.loc 1 251 0 discriminator 2
 373 00bc 0820     		movs	r0, #8
 374 00be FFF7FEFF 		bl	HASH_GetFlagStatus
 375              	.LVL55:
 376 00c2 0446     		mov	r4, r0
 377              	.LVL56:
ARM GAS  /tmp/ccpXgV4n.s 			page 22


 252:FWLIB/src/stm32f4xx_hash_md5.c ****     }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 378              		.loc 1 252 0 discriminator 2
 379 00c4 009B     		ldr	r3, [sp]
 380 00c6 0133     		adds	r3, r3, #1
 381 00c8 0093     		str	r3, [sp]
 253:FWLIB/src/stm32f4xx_hash_md5.c **** 
 382              		.loc 1 253 0 discriminator 2
 383 00ca 009B     		ldr	r3, [sp]
 384 00cc B3F5803F 		cmp	r3, #65536
 385 00d0 01D0     		beq	.L20
 253:FWLIB/src/stm32f4xx_hash_md5.c **** 
 386              		.loc 1 253 0 is_stmt 0 discriminator 1
 387 00d2 0028     		cmp	r0, #0
 388 00d4 F2D1     		bne	.L21
 389              	.L20:
 255:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 390              		.loc 1 255 0 is_stmt 1
 391 00d6 0CB1     		cbz	r4, .L31
 257:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 392              		.loc 1 257 0
 393 00d8 0020     		movs	r0, #0
 394              	.LVL57:
 395 00da DBE7     		b	.L17
 396              	.LVL58:
 397              	.L31:
 262:FWLIB/src/stm32f4xx_hash_md5.c **** 
 398              		.loc 1 262 0
 399 00dc BDF80400 		ldrh	r0, [sp, #4]
 400              	.LVL59:
 401 00e0 80B2     		uxth	r0, r0
 402 00e2 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 403              	.LVL60:
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 404              		.loc 1 266 0
 405 00e6 04E0     		b	.L22
 406              	.LVL61:
 407              	.L23:
 268:FWLIB/src/stm32f4xx_hash_md5.c ****         keyaddr+=4;
 408              		.loc 1 268 0 discriminator 3
 409 00e8 58F8040B 		ldr	r0, [r8], #4
 410              	.LVL62:
 411 00ec FFF7FEFF 		bl	HASH_DataIn
 412              	.LVL63:
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 413              		.loc 1 266 0 discriminator 3
 414 00f0 0434     		adds	r4, r4, #4
 415              	.LVL64:
 416              	.L22:
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 417              		.loc 1 266 0 is_stmt 0 discriminator 1
 418 00f2 AC42     		cmp	r4, r5
 419 00f4 F8D3     		bcc	.L23
 273:FWLIB/src/stm32f4xx_hash_md5.c **** 
 420              		.loc 1 273 0 is_stmt 1
 421 00f6 FFF7FEFF 		bl	HASH_StartDigest
 422              	.LVL65:
 276:FWLIB/src/stm32f4xx_hash_md5.c ****        do
ARM GAS  /tmp/ccpXgV4n.s 			page 23


 423              		.loc 1 276 0
 424 00fa 0023     		movs	r3, #0
 425 00fc 0093     		str	r3, [sp]
 426              	.L25:
 279:FWLIB/src/stm32f4xx_hash_md5.c ****           counter++;
 427              		.loc 1 279 0 discriminator 2
 428 00fe 0820     		movs	r0, #8
 429 0100 FFF7FEFF 		bl	HASH_GetFlagStatus
 430              	.LVL66:
 431 0104 0246     		mov	r2, r0
 432              	.LVL67:
 280:FWLIB/src/stm32f4xx_hash_md5.c ****       }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 433              		.loc 1 280 0 discriminator 2
 434 0106 009B     		ldr	r3, [sp]
 435 0108 0133     		adds	r3, r3, #1
 436 010a 0093     		str	r3, [sp]
 281:FWLIB/src/stm32f4xx_hash_md5.c **** 
 437              		.loc 1 281 0 discriminator 2
 438 010c 009B     		ldr	r3, [sp]
 439 010e B3F5803F 		cmp	r3, #65536
 440 0112 01D0     		beq	.L24
 281:FWLIB/src/stm32f4xx_hash_md5.c **** 
 441              		.loc 1 281 0 is_stmt 0 discriminator 1
 442 0114 0028     		cmp	r0, #0
 443 0116 F2D1     		bne	.L25
 444              	.L24:
 283:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 445              		.loc 1 283 0 is_stmt 1
 446 0118 0AB1     		cbz	r2, .L32
 285:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 447              		.loc 1 285 0
 448 011a 0020     		movs	r0, #0
 449              	.LVL68:
 450 011c BAE7     		b	.L17
 451              	.LVL69:
 452              	.L32:
 290:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 453              		.loc 1 290 0
 454 011e 02A8     		add	r0, sp, #8
 455              	.LVL70:
 456 0120 FFF7FEFF 		bl	HASH_GetDigest
 457              	.LVL71:
 291:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 458              		.loc 1 291 0
 459 0124 029B     		ldr	r3, [sp, #8]
 460              	.LVL72:
 461              	.LBB26:
 462              	.LBB27:
 463              		.loc 2 498 0
 464 0126 1BBA     		rev	r3, r3
 465              	.LVL73:
 466              	.LBE27:
 467              	.LBE26:
 291:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 468              		.loc 1 291 0
 469 0128 169A     		ldr	r2, [sp, #88]
 470 012a 1360     		str	r3, [r2]
ARM GAS  /tmp/ccpXgV4n.s 			page 24


 471              	.LVL74:
 293:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 472              		.loc 1 293 0
 473 012c 039B     		ldr	r3, [sp, #12]
 474              	.LVL75:
 475              	.LBB28:
 476              	.LBB29:
 477              		.loc 2 498 0
 478 012e 1BBA     		rev	r3, r3
 479              	.LVL76:
 480              	.LBE29:
 481              	.LBE28:
 293:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 482              		.loc 1 293 0
 483 0130 5360     		str	r3, [r2, #4]
 484              	.LVL77:
 295:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 485              		.loc 1 295 0
 486 0132 049B     		ldr	r3, [sp, #16]
 487              	.LVL78:
 488              	.LBB30:
 489              	.LBB31:
 490              		.loc 2 498 0
 491 0134 1BBA     		rev	r3, r3
 492              	.LVL79:
 493              	.LBE31:
 494              	.LBE30:
 295:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 495              		.loc 1 295 0
 496 0136 9360     		str	r3, [r2, #8]
 497              	.LVL80:
 297:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 498              		.loc 1 297 0
 499 0138 059B     		ldr	r3, [sp, #20]
 500              	.LVL81:
 501              	.LBB32:
 502              	.LBB33:
 503              		.loc 2 498 0
 504 013a 1BBA     		rev	r3, r3
 505              	.LVL82:
 506              	.LBE33:
 507              	.LBE32:
 297:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 508              		.loc 1 297 0
 509 013c D360     		str	r3, [r2, #12]
 178:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t keyaddr    = (uint32_t)Key;
 510              		.loc 1 178 0
 511 013e 0120     		movs	r0, #1
 512 0140 A8E7     		b	.L17
 513              		.cfi_endproc
 514              	.LFE124:
 516              		.text
 517              	.Letext0:
 518              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 519              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 520              		.file 5 "F4_CORE/core_cm4.h"
 521              		.file 6 "USER/system_stm32f4xx.h"
ARM GAS  /tmp/ccpXgV4n.s 			page 25


 522              		.file 7 "USER/stm32f4xx.h"
 523              		.file 8 "FWLIB/inc/stm32f4xx_hash.h"
ARM GAS  /tmp/ccpXgV4n.s 			page 26


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hash_md5.c
     /tmp/ccpXgV4n.s:18     .text.HASH_MD5:0000000000000000 $t
     /tmp/ccpXgV4n.s:25     .text.HASH_MD5:0000000000000000 HASH_MD5
     /tmp/ccpXgV4n.s:199    .text.HMAC_MD5:0000000000000000 $t
     /tmp/ccpXgV4n.s:206    .text.HMAC_MD5:0000000000000000 HMAC_MD5
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
