
*** Running vivado
    with args -log top_nexys7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_nexys7.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_nexys7.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_nexys7 -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 106331
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'ALU_OP_WIDTH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:64]
WARNING: [Synth 8-11067] parameter 'MUL_OP_WIDTH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:152]
WARNING: [Synth 8-11067] parameter 'DIV_OP_WIDTH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:160]
WARNING: [Synth 8-11067] parameter 'HAVERESET_INDEX' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:179]
WARNING: [Synth 8-11067] parameter 'RUNNING_INDEX' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:180]
WARNING: [Synth 8-11067] parameter 'HALTED_INDEX' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:181]
WARNING: [Synth 8-11067] parameter 'CSR_PMRADDROFF_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:206]
WARNING: [Synth 8-11067] parameter 'PMR_OFFSET_SIZE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:207]
WARNING: [Synth 8-11067] parameter 'GLOBAL_XPMP_TRIE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:245]
WARNING: [Synth 8-11067] parameter 'GLOBAL_XPMP_TRIE_CMP' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:246]
WARNING: [Synth 8-11067] parameter 'GLOBAL_XPMP_PMR' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:247]
WARNING: [Synth 8-11067] parameter 'GLOBAL_XPMP_PMR_ENC' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:248]
WARNING: [Synth 8-11067] parameter 'CSR_XPMPCFG_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:250]
WARNING: [Synth 8-11067] parameter 'XPMPCFG_DEFAULT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:251]
WARNING: [Synth 8-11067] parameter 'CSR_JVT_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:629]
WARNING: [Synth 8-11067] parameter 'CSR_DCSR_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:630]
WARNING: [Synth 8-11067] parameter 'CSR_MEPC_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:631]
WARNING: [Synth 8-11067] parameter 'CSR_DPC_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:632]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:634]
WARNING: [Synth 8-11067] parameter 'CSR_MINTSTATUS_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:635]
WARNING: [Synth 8-11067] parameter 'CSR_MSCRATCH_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:636]
WARNING: [Synth 8-11067] parameter 'CSR_CPUCTRL_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:637]
WARNING: [Synth 8-11067] parameter 'CSR_PMPNCFG_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:638]
WARNING: [Synth 8-11067] parameter 'CSR_PMPADDR_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:639]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:640]
WARNING: [Synth 8-11067] parameter 'CSR_PRV_LVL_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:641]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATEEN0_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:642]
WARNING: [Synth 8-11067] parameter 'CSR_DSCRATCH0_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:643]
WARNING: [Synth 8-11067] parameter 'CSR_DSCRATCH1_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:644]
WARNING: [Synth 8-11067] parameter 'CSR_MINTTHRESH_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:645]
WARNING: [Synth 8-11067] parameter 'CSR_CLIC_MCAUSE_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:646]
WARNING: [Synth 8-11067] parameter 'CSR_BASIC_MCAUSE_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:647]
WARNING: [Synth 8-11067] parameter 'CSR_CLIC_MTVEC_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:648]
WARNING: [Synth 8-11067] parameter 'CSR_BASIC_MTVEC_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:649]
WARNING: [Synth 8-11067] parameter 'CSR_SSTATUS_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:653]
WARNING: [Synth 8-11067] parameter 'CSR_SIE_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:654]
WARNING: [Synth 8-11067] parameter 'CSR_STVEC_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:655]
WARNING: [Synth 8-11067] parameter 'CSR_SCOUNTEREN_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:656]
WARNING: [Synth 8-11067] parameter 'CSR_SENVCFG_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:657]
WARNING: [Synth 8-11067] parameter 'CSR_SSCRATCH_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:658]
WARNING: [Synth 8-11067] parameter 'CSR_SEPC_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:659]
WARNING: [Synth 8-11067] parameter 'CSR_BASIC_SCAUSE_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:660]
WARNING: [Synth 8-11067] parameter 'CSR_STVAL_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:661]
WARNING: [Synth 8-11067] parameter 'CSR_SIP_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:662]
WARNING: [Synth 8-11067] parameter 'CSR_SATP_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:663]
WARNING: [Synth 8-11067] parameter 'CSR_SCONTEXT_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:664]
WARNING: [Synth 8-11067] parameter 'CSR_MEDELEG_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:668]
WARNING: [Synth 8-11067] parameter 'CSR_MIDELEG_MASK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:669]
WARNING: [Synth 8-11067] parameter 'CSR_OP_WIDTH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:700]
WARNING: [Synth 8-11067] parameter 'CSR_MSIX_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:711]
WARNING: [Synth 8-11067] parameter 'CSR_MTIX_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:712]
WARNING: [Synth 8-11067] parameter 'CSR_MEIX_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:713]
WARNING: [Synth 8-11067] parameter 'CSR_SSIX_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:714]
WARNING: [Synth 8-11067] parameter 'CSR_STIX_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:715]
WARNING: [Synth 8-11067] parameter 'CSR_SEIX_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:716]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_LOW' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:717]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:718]
WARNING: [Synth 8-11067] parameter 'CPUCTRL_RESET_VAL' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:732]
WARNING: [Synth 8-11067] parameter 'PRIV_LVL_LOWEST' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:755]
WARNING: [Synth 8-11067] parameter 'MVENDORID_OFFSET' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:764]
WARNING: [Synth 8-11067] parameter 'MVENDORID_BANK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:765]
WARNING: [Synth 8-11067] parameter 'MARCHID' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:768]
WARNING: [Synth 8-11067] parameter 'MIMPID_MAJOR' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:771]
WARNING: [Synth 8-11067] parameter 'MIMPID_MINOR' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:772]
WARNING: [Synth 8-11067] parameter 'MTVEC_MODE_BASIC' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:774]
WARNING: [Synth 8-11067] parameter 'MTVEC_MODE_CLIC' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:775]
WARNING: [Synth 8-11067] parameter 'NUM_HPM_EVENTS' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:776]
WARNING: [Synth 8-11067] parameter 'MSTATUS_MIE_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:778]
WARNING: [Synth 8-11067] parameter 'MSTATUS_MPIE_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:779]
WARNING: [Synth 8-11067] parameter 'MSTATUS_MPP_BIT_LOW' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:780]
WARNING: [Synth 8-11067] parameter 'MSTATUS_MPP_BIT_HIGH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:781]
WARNING: [Synth 8-11067] parameter 'MSTATUS_MPRV_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:782]
WARNING: [Synth 8-11067] parameter 'MSTATUS_TW_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:783]
WARNING: [Synth 8-11067] parameter 'MCAUSE_MPIE_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:785]
WARNING: [Synth 8-11067] parameter 'MCAUSE_MPP_BIT_LOW' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:786]
WARNING: [Synth 8-11067] parameter 'MCAUSE_MPP_BIT_HIGH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:787]
WARNING: [Synth 8-11067] parameter 'MTVEC_MODE_BIT_HIGH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:789]
WARNING: [Synth 8-11067] parameter 'MTVEC_MODE_BIT_LOW' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:790]
WARNING: [Synth 8-11067] parameter 'DCSR_EBREAKU_BIT' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:792]
WARNING: [Synth 8-11067] parameter 'DCSR_PRV_BIT_HIGH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:793]
WARNING: [Synth 8-11067] parameter 'DCSR_PRV_BIT_LOW' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:794]
WARNING: [Synth 8-11067] parameter 'MIE_SSIE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:797]
WARNING: [Synth 8-11067] parameter 'MIE_MSIE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:798]
WARNING: [Synth 8-11067] parameter 'MIE_STIE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:799]
WARNING: [Synth 8-11067] parameter 'MIE_MTIE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:800]
WARNING: [Synth 8-11067] parameter 'MIE_MEIE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:801]
WARNING: [Synth 8-11067] parameter 'MIE_SEIE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:802]
WARNING: [Synth 8-11067] parameter 'MXL' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:806]
WARNING: [Synth 8-11067] parameter 'JVT_ADDR_WIDTH' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:815]
WARNING: [Synth 8-11067] parameter 'DBG_CAUSE_NONE' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:849]
WARNING: [Synth 8-11067] parameter 'DBG_CAUSE_EBREAK' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:850]
WARNING: [Synth 8-11067] parameter 'DBG_CAUSE_TRIGGER' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:851]
WARNING: [Synth 8-11067] parameter 'DBG_CAUSE_HALTREQ' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:852]
WARNING: [Synth 8-11067] parameter 'DBG_CAUSE_STEP' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:853]
WARNING: [Synth 8-11067] parameter 'DBG_CAUSE_RSTHALTREQ' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:854]
WARNING: [Synth 8-11067] parameter 'DCSR_RESET_VAL' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:956]
WARNING: [Synth 8-11067] parameter 'MTVEC_BASIC_RESET_VAL' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:964]
WARNING: [Synth 8-11067] parameter 'MTVEC_CLIC_RESET_VAL' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:970]
WARNING: [Synth 8-11067] parameter 'MTVT_RESET_VAL' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:976]
WARNING: [Synth 8-11067] parameter 'MINTSTATUS_RESET_VAL' declared inside package 'cv32e41s_pkg' shall be treated as localparam [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:980]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11065] parameter 'XPMPCFG_RESET' becomes localparam in 'cv32e41s_cs_registers' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:172]
INFO: [Synth 8-11241] undeclared symbol 'tdata1_n', assumed default net type 'wire' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_debug_triggers.sv:527]
WARNING: [Synth 8-6901] identifier 'DEBUG_START' is used before its declaration [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:25]
WARNING: [Synth 8-6901] identifier 'DEBUG_START' is used before its declaration [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:26]
WARNING: [Synth 8-11065] parameter 'SPI_SIZE' becomes localparam in 'cv32e41s_demo_system' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:82]
WARNING: [Synth 8-11065] parameter 'SPI_START' becomes localparam in 'cv32e41s_demo_system' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:83]
WARNING: [Synth 8-11065] parameter 'SPI_MASK' becomes localparam in 'cv32e41s_demo_system' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:84]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_SIZE' becomes localparam in 'cv32e41s_demo_system' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:86]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_START' becomes localparam in 'cv32e41s_demo_system' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:87]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_MASK' becomes localparam in 'cv32e41s_demo_system' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:88]
WARNING: [Synth 8-6901] identifier 'DEBUG_START' is used before its declaration [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:27]
WARNING: [Synth 8-6901] identifier 'DEBUG_START' is used before its declaration [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:28]
WARNING: [Synth 8-11065] parameter 'SPI_SIZE' becomes localparam in 'cv32e41s_demo_system_memless' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:94]
WARNING: [Synth 8-11065] parameter 'SPI_START' becomes localparam in 'cv32e41s_demo_system_memless' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:95]
WARNING: [Synth 8-11065] parameter 'SPI_MASK' becomes localparam in 'cv32e41s_demo_system_memless' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:96]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_SIZE' becomes localparam in 'cv32e41s_demo_system_memless' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:98]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_START' becomes localparam in 'cv32e41s_demo_system_memless' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:99]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_MASK' becomes localparam in 'cv32e41s_demo_system_memless' with formal parameter declaration list [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system_memless.sv:100]
CRITICAL WARNING: [Synth 8-10644] design element 'prim_util_pkg' is previously defined; ignoring this definition [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_util_pkg.sv:98]
INFO: [Synth 8-9937] previous definition of design element 'prim_util_pkg' is here [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_util_pkg.sv:98]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2440.219 ; gain = 372.738 ; free physical = 3208 ; free virtual = 9454
Synthesis current peak Physical Memory [PSS] (MB): peak = 1873.074; parent = 1667.549; children = 205.525
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3420.211; parent = 2447.160; children = 973.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_nexys7' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/nexys/top_nexys7.sv:6]
INFO: [Synth 8-6157] synthesizing module 'uCup_top' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/uCup_top.sv:12]
	Parameter Verilated bound to: 32'sb00000000000000000000000000000000 
	Parameter GpiWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter GpoWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter PwmWidth bound to: 32'sb00000000000000000000000000000000 
	Parameter SRAMInitFile bound to: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vmem/bootloader.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_demo_system' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:16]
	Parameter GpiWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter GpoWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter PwmWidth bound to: 32'sb00000000000000000000000000000000 
	Parameter SRAMInitFile bound to: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vmem/bootloader.vmem - type: string 
	Parameter CoreBootAddr bound to: 1048704 - type: integer 
	Parameter CoreMtvecAddr bound to: 1048576 - type: integer 
	Parameter CoreHartid bound to: 32'b00000000000000000000000000000000 
	Parameter CoreMimpid bound to: 32'b00000000000000000000000000000000 
	Parameter CoreDbgNumTriggers bound to: 32'b00000000000000000000000000000001 
	Parameter CorePmaNumRegions bound to: 32'b00000000000000000000000000000000 
	Parameter CorePmpGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter CorePmpNumRegions bound to: 32'b00000000000000000000000001000000 
	Parameter CoreClicEn bound to: 32'b00000000000000000000000000000000 
	Parameter CoreClicIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter CoreClicIntthreshbits bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/dm_top.sv:15]
	Parameter NrHarts bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_csrs.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_csrs.sv:354]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync_cnt' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync_cnt.sv:9]
	Parameter Depth bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000010 
	Parameter Secure bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync_cnt' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync_cnt.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_sba.sv:72]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_sba.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/debug_rom.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:145]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:145]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:243]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:273]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:352]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dmi_jtag.sv:19]
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dmi_jtag.sv:145]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/new/dmi_bscane_tap.sv:14]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/new/dmi_bscane_tap.sv:14]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_async.sv:9]
	Parameter Width bound to: 32'b00000000000000000000000000101001 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim_generic/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim_generic/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_async.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async__parameterized0' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_async.sv:9]
	Parameter Width bound to: 32'b00000000000000000000000000100010 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async__parameterized0' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_async.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dmi_jtag.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/dm_top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'bus' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/bus.sv:17]
	Parameter NrDevices bound to: 32'sb00000000000000000000000000001000 
	Parameter NrHosts bound to: 32'sb00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter AddressWidth bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'bus' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/bus.sv:17]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_core' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:19]
	Parameter LIB bound to: 0 - type: integer 
	Parameter RV32 bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter CLIC_INTTHRESHBITS bound to: 32'b00000000000000000000000000001000 
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter PMP_MSECCFG_RV[zero0] bound to: 29'b00000000000000000000000000000 
	Parameter PMP_MSECCFG_RV[rlb] bound to: 1'b0 
	Parameter PMP_MSECCFG_RV[mmwp] bound to: 1'b0 
	Parameter PMP_MSECCFG_RV[mml] bound to: 1'b0 
	Parameter LFSR0_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR0_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR1_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR1_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR2_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR2_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_int_bus' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_int_bus.sv:20]
	Parameter NrDataMems bound to: 4 - type: integer 
	Parameter NrInstMems bound to: 2 - type: integer 
	Parameter NrHosts bound to: 32'sb00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter AddressWidth bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_int_bus' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_int_bus.sv:20]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_incore' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_incore.sv:33]
	Parameter LIB bound to: 0 - type: integer 
	Parameter RV32 bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter CLIC_INTTHRESHBITS bound to: 32'b00000000000000000000000000001000 
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter PMP_MSECCFG_RV[zero0] bound to: 29'b00000000000000000000000000000 
	Parameter PMP_MSECCFG_RV[rlb] bound to: 1'b0 
	Parameter PMP_MSECCFG_RV[mmwp] bound to: 1'b0 
	Parameter PMP_MSECCFG_RV[mml] bound to: 1'b0 
	Parameter LFSR0_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR0_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR1_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR1_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR2_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR2_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter XPMP_ENABLE bound to: 32'sb00000000000000000000000000000001 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_int_controller' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_int_controller.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_int_controller' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_int_controller.sv:25]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_sleep_unit' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_sleep_unit.sv:43]
	Parameter LIB bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_clock_gate' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e40p_clock_gate.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_clock_gate' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e40p_clock_gate.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_sleep_unit' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_sleep_unit.sv:43]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_alert' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alert.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_alert' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alert.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_if_stage' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_if_stage.sv:29]
	Parameter RV32 bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter DUMMY_INSTRUCTIONS bound to: 1'b1 
	Parameter MTVT_ADDR_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter ZC_EXT bound to: 1'b1 
	Parameter M_EXT bound to: 2'b01 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_sequencer' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_sequencer.sv:34]
	Parameter RV32 bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_sequencer.sv:156]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:2045]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_sequencer.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_sequencer' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_sequencer.sv:34]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_dummy_instr' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_dummy_instr.sv:33]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_dummy_instr.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_dummy_instr' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_dummy_instr.sv:33]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_if_stage.sv:213]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_prefetch_unit' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_prefetch_unit.sv:29]
	Parameter CLIC bound to: 1'b0 
	Parameter ALBUF_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter ALBUF_CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_prefetcher' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_prefetcher.sv:40]
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_prefetcher.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_prefetcher' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_prefetcher.sv:40]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_alignment_buffer' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alignment_buffer.sv:24]
	Parameter ALBUF_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter ALBUF_CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_rchk_check' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_rchk_check.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_rchk_check' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_rchk_check.sv:35]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alignment_buffer.sv:448]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_alignment_buffer' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alignment_buffer.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_prefetch_unit' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_prefetch_unit.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_mpu_test' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu_test.sv:31]
	Parameter IF_STAGE bound to: 1'b1 
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_xpmp' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_xpmp.sv:19]
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_pmp' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:38]
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Synth 8-226] default block is never used [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:162]
INFO: [Common 17-14] Message 'Synth 8-226' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_pmp' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_xpmp' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_xpmp.sv:19]
WARNING: [Synth 8-689] width (32) of port connection 'pmr_reloc_addr_o' does not match port width (34) of module 'cv32e41s_xpmp' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu_test.sv:287]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_pma' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pma.sv:26]
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_pma' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pma.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_mpu_test' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu_test.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_instr_obi_interface' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_instr_obi_interface.sv:38]
	Parameter MAX_OUTSTANDING bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_obi_integrity_fifo' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_obi_integrity_fifo.sv:33]
	Parameter MAX_OUTSTANDING bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_obi_integrity_fifo' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_obi_integrity_fifo.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_instr_obi_interface' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_instr_obi_interface.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_pc_check' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pc_check.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_pc_check' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pc_check.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_compressed_decoder' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_compressed_decoder.sv:27]
	Parameter ZC_EXT bound to: 1'b1 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_compressed_decoder' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_compressed_decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_if_stage' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_if_stage.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_id_stage' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_id_stage.sv:33]
	Parameter RV32 bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_pc_target' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pc_target.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_pc_target' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pc_target.sv:26]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_decoder' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_decoder.sv:28]
	Parameter RV32 bound to: 1'b0 
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_m_decoder' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_m_decoder.sv:29]
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_m_decoder' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_m_decoder.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_i_decoder' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_i_decoder.sv:30]
	Parameter CLIC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_i_decoder' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_i_decoder.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_decoder' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_decoder.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_id_stage' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_id_stage.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_ex_stage' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_ex_stage.sv:33]
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_div' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_div.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_div' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_div.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_mult' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mult.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_mult' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mult.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_alu' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alu.sv:50]
	Parameter B_EXT bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_ff_one' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_ff_one.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_ff_one' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_ff_one.sv:25]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_alu_b_cpop' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alu_b_cpop.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_alu_b_cpop' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alu_b_cpop.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_alu' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alu.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_ex_stage' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_ex_stage.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_load_store_unit' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_load_store_unit.sv:28]
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_wpt' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_wpt.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_wpt' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_wpt.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_mpu_test__parameterized0' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu_test.sv:31]
	Parameter IF_STAGE bound to: 1'b0 
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DEBUG bound to: 1'b1 
	Parameter DM_REGION_START bound to: -268435456 - type: integer 
	Parameter DM_REGION_END bound to: -268419073 - type: integer 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_xpmp__parameterized0' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_xpmp.sv:19]
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_xpmp__parameterized0' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_xpmp.sv:19]
WARNING: [Synth 8-689] width (32) of port connection 'pmr_reloc_addr_o' does not match port width (34) of module 'cv32e41s_xpmp' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu_test.sv:287]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_mpu_test__parameterized0' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu_test.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_lsu_response_filter' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_lsu_response_filter.sv:33]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter OUTSTND_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_lsu_response_filter' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_lsu_response_filter.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_write_buffer' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_write_buffer.sv:32]
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_write_buffer' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_write_buffer.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_data_obi_interface' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_data_obi_interface.sv:38]
	Parameter MAX_OUTSTANDING bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_data_obi_interface' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_data_obi_interface.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_load_store_unit' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_load_store_unit.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_wb_stage' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_wb_stage.sv:37]
	Parameter DEBUG bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_wb_stage' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_wb_stage.sv:37]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_cs_registers' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:35]
	Parameter LIB bound to: 0 - type: integer 
	Parameter RV32 bound to: 1'b0 
	Parameter M_EXT bound to: 2'b01 
	Parameter ZC_EXT bound to: 1'b1 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter CLIC_INTTHRESHBITS bound to: 32'b00000000000000000000000000001000 
	Parameter NUM_MHPMCOUNTERS bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_NUM_REGIONS bound to: 32'sb00000000000000000000000001000000 
	Parameter PMP_GRANULARITY bound to: 32'b00000000000000000000000000000000 
	Parameter PMP_PMPNCFG_RV bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMP_PMPADDR_RV bound to: 2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMP_MSECCFG_RV[zero0] bound to: 29'b00000000000000000000000000000 
	Parameter PMP_MSECCFG_RV[rlb] bound to: 1'b0 
	Parameter PMP_MSECCFG_RV[mmwp] bound to: 1'b0 
	Parameter PMP_MSECCFG_RV[mml] bound to: 1'b0 
	Parameter LFSR0_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR0_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR1_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR1_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR2_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR2_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
	Parameter DEBUG bound to: 1'b1 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter MTVT_ADDR_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter XPMP_ENABLE bound to: 32'sb00000000000000000000000000000001 
	Parameter XPMP_PMR_ENABLE bound to: 1'b0 
	Parameter XPMP_PMR_ENCODING bound to: 2'b00 
	Parameter XPMP_TRIE bound to: 1'b0 
	Parameter XPMP_TRIE_CMP bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b0 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized0' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 32'b01000000000000000000010000010011 
	Parameter MASK bound to: 40391 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_sffs' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/bhv/cv32e41s_sffs.sv:32]
	Parameter LIB bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_sffs' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/bhv/cv32e41s_sffs.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_sffr' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/bhv/cv32e41s_sffr.sv:32]
	Parameter LIB bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_sffr' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/bhv/cv32e41s_sffr.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized0' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized1' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b0 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized1' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized2' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000000000 
	Parameter MASK bound to: -2147481601 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized2' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized3' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000000001 
	Parameter MASK bound to: -127 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized3' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized4' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -62806 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized4' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized5' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000011001 
	Parameter MASK bound to: 983071 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized5' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_lfsr' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_lfsr.sv:32]
	Parameter LFSR_CFG[coeffs] bound to: 32'b00000000000000000000000000000000 
	Parameter LFSR_CFG[default_seed] bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_lfsr' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_lfsr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized6' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 8'b00000000 
	Parameter MASK bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized6' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized7' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000000000 
	Parameter MASK bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized7' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized8' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 7'b0000000 
	Parameter MASK bound to: 7'b1111111 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized8' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized9' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000000000 
	Parameter MASK bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized9' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized10' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized10' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized11' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized11' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized12' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 0 - type: integer 
	Parameter MASK bound to: -2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized12' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized13' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 32'b00000000000000000001100000000000 
	Parameter MASK bound to: 2234504 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized13' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized14' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter SHADOWCOPY bound to: 1'b1 
	Parameter RESETVALUE bound to: 2'b11 
	Parameter MASK bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized14' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_debug_triggers' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_debug_triggers.sv:34]
	Parameter LIB bound to: 0 - type: integer 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_csr__parameterized15' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
	Parameter LIB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SHADOWCOPY bound to: 1'b0 
	Parameter RESETVALUE bound to: 32'b00101000000000000001000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_csr__parameterized15' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_csr.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_debug_triggers' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_debug_triggers.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_cs_registers' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:35]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_controller' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_controller.sv:32]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DEBUG bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_controller_fsm' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_controller_fsm.sv:33]
	Parameter DEBUG bound to: 1'b1 
	Parameter CLIC bound to: 1'b0 
	Parameter CLIC_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_controller_fsm' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_controller_fsm.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_controller_bypass' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_controller_bypass.sv:33]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_controller_bypass' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_controller_bypass.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_controller' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_controller.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_register_file_wrapper' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_register_file_wrapper.sv:32]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter RV32 bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_register_file_ecc' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_register_file_ecc.sv:79]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_register_file_ecc' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_register_file_ecc.sv:79]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_register_file' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_register_file.sv:29]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter RV32 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_register_file' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_register_file.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_register_file_wrapper' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_register_file_wrapper.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_incore' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_incore.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_tcm' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_tcm.sv:17]
	Parameter A_WID bound to: 32 - type: integer 
	Parameter D_WID bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e41s_ram_struct' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_ram_struct.sv:25]
	Parameter A_WID bound to: 32 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter D_WID bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_ram_struct' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_ram_struct.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_tcm' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_tcm.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cv32e41s_core' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ram_2p' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/ram_2p.sv:11]
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter MemInitFile bound to: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vmem/bootloader.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_ram_2p' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim_generic/prim_generic_ram_2p.sv:10]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vmem/bootloader.vmem - type: string 
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_util_memload.svh:76]
INFO: [Synth 8-251] Initializing memory  from file '/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vmem/bootloader.vmem'. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_util_memload.svh:79]
INFO: [Synth 8-3876] $readmem data file '/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vmem/bootloader.vmem' is read successfully [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_util_memload.svh:80]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_ram_2p' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim_generic/prim_generic_ram_2p.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'ram_2p' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/ram_2p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/gpio.sv:5]
	Parameter GpiWidth bound to: 8 - type: integer 
	Parameter GpoWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/debounce.sv:9]
	Parameter ClkCount bound to: 32'b00000000000000000000000111110100 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/debounce.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/gpio.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pwm_wrapper' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/pwm_wrapper.sv:6]
	Parameter PwmWidth bound to: 32'sb00000000000000000000000000000000 
	Parameter PwmCtrSize bound to: 32'sb00000000000000000000000000001000 
	Parameter BusWidth bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'pwm_wrapper' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/pwm_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/uart.sv:5]
	Parameter ClockFrequency bound to: 32'b00000010111110101111000010000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync_cnt__parameterized0' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync_cnt.sv:9]
	Parameter Depth bound to: 32'sb00000000000000000000000010000000 
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter Secure bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync_cnt__parameterized0' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync_cnt.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/uart.sv:5]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/spi_top.sv:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ClockFrequency bound to: 32'b00000010111110101111000010000000 
	Parameter CPOL bound to: 0 - type: integer 
	Parameter CPHA bound to: 1 - type: integer 
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000001111111 
	Parameter Depth bound to: 32'sb00000000000000000000000001111111 
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter Secure bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync_cnt__parameterized1' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync_cnt.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/prim/prim_fifo_sync.sv:10]
	Parameter ClockFrequency bound to: 32'b00000010111110101111000010000000 
	Parameter BaudRate bound to: 32'b00000000101111101011110000100000 
	Parameter CPOL bound to: 0 - type: integer 
	Parameter CPHA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_host' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/spi_host.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (0#1) [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/spi_top.sv:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AddressWidth bound to: 32'b00000000000000000000000000100000 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_csrs.sv:198]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:117]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/dm/dm_mem.sv:115]
WARNING: [Synth 8-3848] Net td_o in module/entity dmi_jtag_tap does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/new/dmi_bscane_tap.sv:30]
WARNING: [Synth 8-3848] Net tdo_oe_o in module/entity dmi_jtag_tap does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/new/dmi_bscane_tap.sv:31]
WARNING: [Synth 8-3848] Net dummy_instr_o[bus_resp][rchk] in module/entity cv32e41s_dummy_instr does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_dummy_instr.sv:45]
WARNING: [Synth 8-3848] Net dummy_instr_o[bus_resp][integrity] in module/entity cv32e41s_dummy_instr does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_dummy_instr.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'shifter_tmp_reg' and it is trimmed from '64' to '32' bits. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_alu.sv:173]
WARNING: [Synth 8-6014] Unused sequential element last_q_reg was removed.  [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_load_store_unit.sv:311]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][63] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][62] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][61] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][60] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][59] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][58] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][57] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][56] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][55] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][54] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][53] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][52] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][51] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][50] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][49] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][48] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][47] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][46] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][45] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][44] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][43] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][42] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][41] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][40] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][39] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][38] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][37] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][36] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][35] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][34] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][33] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][32] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][31] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][30] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][29] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][28] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][27] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][26] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][25] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][24] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][23] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][22] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][21] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][20] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][19] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][18] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][17] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][16] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][15] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][14] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][13] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][12] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][11] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][10] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][9] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][8] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][7] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][6] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][5] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][4] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][3] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][2] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][1] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net csr_pmp_o[pmraddroff][0] in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:138]
WARNING: [Synth 8-3848] Net pmr_addroff_rd_error in module/entity cv32e41s_cs_registers does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_cs_registers.sv:374]
WARNING: [Synth 8-3848] Net ctrl_fsm_o[nmi_stvec_index] in module/entity cv32e41s_controller_fsm does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_controller_fsm.sv:113]
WARNING: [Synth 8-3848] Net instr_memtype_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:84]
WARNING: [Synth 8-3848] Net instr_prot_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:85]
WARNING: [Synth 8-3848] Net instr_dbg_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:86]
WARNING: [Synth 8-3848] Net instr_reqpar_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:90]
WARNING: [Synth 8-3848] Net instr_achk_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:93]
WARNING: [Synth 8-3848] Net data_memtype_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:104]
WARNING: [Synth 8-3848] Net data_prot_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:105]
WARNING: [Synth 8-3848] Net data_dbg_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:106]
WARNING: [Synth 8-3848] Net data_reqpar_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:110]
WARNING: [Synth 8-3848] Net data_achk_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:113]
WARNING: [Synth 8-3848] Net debug_halted_o in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:144]
WARNING: [Synth 8-3848] Net core_instr_we[0] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:175]
WARNING: [Synth 8-3848] Net core_instr_be[0] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:176]
WARNING: [Synth 8-3848] Net core_instr_wdata[0] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:177]
WARNING: [Synth 8-3848] Net data_mem_rvalid[3] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:216]
WARNING: [Synth 8-3848] Net data_mem_rdata[3] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:217]
WARNING: [Synth 8-3848] Net data_mem_err[2] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:218]
WARNING: [Synth 8-3848] Net data_mem_err[3] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:218]
WARNING: [Synth 8-3848] Net data_mem_addr_base[0] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:224]
WARNING: [Synth 8-3848] Net data_mem_addr_mask[0] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:225]
WARNING: [Synth 8-3848] Net if_mem_addr[0] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:190]
WARNING: [Synth 8-3848] Net if_mem_addr_mask[0] in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:191]
WARNING: [Synth 8-3848] Net pmp_lsu_rvalid in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:255]
WARNING: [Synth 8-3848] Net pmp_lsu_rdata_b0 in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:256]
WARNING: [Synth 8-3848] Net pmp_lsu_rdata_b1 in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:257]
WARNING: [Synth 8-3848] Net pmp_if_rvalid in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:255]
WARNING: [Synth 8-3848] Net pmp_if_rdata_b0 in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:256]
WARNING: [Synth 8-3848] Net pmp_if_rdata_b1 in module/entity cv32e41s_core does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_core.sv:257]
WARNING: [Synth 8-3848] Net pwm_o in module/entity pwm_wrapper does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/pwm_wrapper.sv:24]
WARNING: [Synth 8-7137] Register recieved_byte_d_reg in module spi_host has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/spi_host.sv:126]
WARNING: [Synth 8-3848] Net device_rvalid[6] in module/entity cv32e41s_demo_system does not have driver. [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/demo_system/cv32e41s_demo_system.sv:135]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design top_nexys7 has port LED[15] driven by constant 1
WARNING: [Synth 8-7129] Port timer_addr_i[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[15] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[14] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[13] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[12] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[11] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[10] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[31] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[30] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[29] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[28] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[27] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[26] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[25] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[24] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[23] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[22] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[21] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[20] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[19] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[18] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[17] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[16] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[15] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[14] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[13] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[12] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[3] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[2] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[1] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[0] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[31] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[30] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[29] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[28] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[27] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[26] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[25] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[24] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[23] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[22] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[21] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[20] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[19] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[18] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[17] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[16] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[15] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[14] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[13] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[12] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[11] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[10] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[9] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[8] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[3] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[2] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[1] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[25] in module uart is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.266 ; gain = 727.785 ; free physical = 3004 ; free virtual = 9265
Synthesis current peak Physical Memory [PSS] (MB): peak = 2024.604; parent = 1819.078; children = 205.525
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3768.320; parent = 2795.270; children = 973.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.109 ; gain = 742.629 ; free physical = 3001 ; free virtual = 9261
Synthesis current peak Physical Memory [PSS] (MB): peak = 2025.834; parent = 1820.309; children = 205.525
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3783.164; parent = 2810.113; children = 973.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.109 ; gain = 742.629 ; free physical = 3001 ; free virtual = 9261
Synthesis current peak Physical Memory [PSS] (MB): peak = 2025.834; parent = 1820.309; children = 205.525
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3783.164; parent = 2810.113; children = 973.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2813.078 ; gain = 0.000 ; free physical = 3014 ; free virtual = 9274
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_nexys7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_nexys7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2968.859 ; gain = 0.000 ; free physical = 2820 ; free virtual = 9080
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2968.859 ; gain = 0.000 ; free physical = 2770 ; free virtual = 9059
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2968.859 ; gain = 901.379 ; free physical = 3012 ; free virtual = 9280
Synthesis current peak Physical Memory [PSS] (MB): peak = 2025.834; parent = 1820.309; children = 205.525
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3909.898; parent = 2936.848; children = 973.051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e41s_mpu_test'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cv32e41s_div'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e41s_wpt'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e41s_mpu_test__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_cs_reg' in module 'cv32e41s_controller_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'debug_fsm_cs_reg' in module 'cv32e41s_controller_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_q_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'spi_host'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE0 |                              010 |                              011
                 iSTATE3 |                              011 |                              010
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_sba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                   S_POP |                              001 |                             0010
                  S_PUSH |                              010 |                             0001
                    S_RA |                              011 |                             0100
                    S_SP |                              100 |                             0101
                    S_A0 |                              101 |                             0110
                   S_RET |                              110 |                             0111
                 S_DMOVE |                              111 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_q_reg' using encoding 'sequential' in module 'cv32e41s_sequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE2 |                               01 |                              010
                 iSTATE3 |                               10 |                              001
                 iSTATE1 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cv32e41s_mpu_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DIV_IDLE |                             0001 |                               00
              DIV_DIVIDE |                             0010 |                               01
               DIV_DUMMY |                             0100 |                               10
              DIV_FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cv32e41s_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                WPT_IDLE |                              001 |                               00
          WPT_MATCH_WAIT |                              010 |                               01
          WPT_MATCH_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'cv32e41s_wpt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              100
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              001
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cv32e41s_mpu_test__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               11 |                               00
              FUNCTIONAL |                               01 |                               01
             DEBUG_TAKEN |                               00 |                               11
                   SLEEP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_cs_reg' using encoding 'sequential' in module 'cv32e41s_controller_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               HAVERESET |                              001 |                              001
                 RUNNING |                              010 |                              010
                  HALTED |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'debug_fsm_cs_reg' in module 'cv32e41s_controller_fsm'
INFO: [Synth 8-3971] The signal "cv32e41s_ram_struct:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    PROC |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_q_reg' using encoding 'sequential' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                    SEND |                             0100 |                               10
                    STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'spi_host'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2968.859 ; gain = 901.379 ; free physical = 166 ; free virtual = 4020
Synthesis current peak Physical Memory [PSS] (MB): peak = 7668.641; parent = 1820.309; children = 5957.036
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13389.770; parent = 2940.766; children = 10452.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 7     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	  32 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   4 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 13    
	   3 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 3     
	   2 Input      6 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 8     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	               38 Bit    Wide XORs := 12    
	               32 Bit    Wide XORs := 6     
	                8 Bit    Wide XORs := 28    
	                5 Bit    Wide XORs := 3     
	                1 Bit    Wide XORs := 2     
+---Registers : 
	               64 Bit    Registers := 7     
	               41 Bit    Registers := 1     
	               38 Bit    Registers := 32    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 58    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 398   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 5911  
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 2     
	              164 Bit	(4 X 41 bit)          RAMs := 1     
	              136 Bit	(4 X 34 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 63    
	   5 Input   64 Bit        Muxes := 3     
	   7 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   41 Bit        Muxes := 3     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 128   
	   2 Input   33 Bit        Muxes := 2     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 263   
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 23    
	   3 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 4     
	  34 Input   32 Bit        Muxes := 1     
	  20 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	   4 Input   17 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 9     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 48    
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	  76 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 21    
	   3 Input    5 Bit        Muxes := 3     
	  19 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 53    
	  18 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 5     
	  66 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 298   
	   3 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 10    
	   8 Input    2 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 6     
	  10 Input    2 Bit        Muxes := 2     
	  12 Input    2 Bit        Muxes := 9     
	   6 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 339   
	   2 Input    1 Bit        Muxes := 1969  
	   3 Input    1 Bit        Muxes := 49    
	   5 Input    1 Bit        Muxes := 56    
	   8 Input    1 Bit        Muxes := 10    
	  14 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 24    
	   6 Input    1 Bit        Muxes := 5     
	  66 Input    1 Bit        Muxes := 1     
	  76 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top_nexys7 has port LED[15] driven by constant 1
WARNING: [Synth 8-6014] Unused sequential element inst_tcm/ram/mem_reg was removed. 
INFO: [Synth 8-3971] The signal "top_nexys7/data_tcm/ram/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5546] ROM "pmp_mseccfg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xpmpcfg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstateen0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jvt_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pmp_mseccfg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xpmpcfg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstateen0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jvt_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_we" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[1]' (FDCE) to 'mcountinhibit_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[3]' (FDCE) to 'mcountinhibit_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[4]' (FDCE) to 'mcountinhibit_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[5]' (FDCE) to 'mcountinhibit_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[6]' (FDCE) to 'mcountinhibit_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[7]' (FDCE) to 'mcountinhibit_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[8]' (FDCE) to 'mcountinhibit_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[9]' (FDCE) to 'mcountinhibit_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[10]' (FDCE) to 'mcountinhibit_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[11]' (FDCE) to 'mcountinhibit_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[12]' (FDCE) to 'mcountinhibit_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[13]' (FDCE) to 'mcountinhibit_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[14]' (FDCE) to 'mcountinhibit_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[15]' (FDCE) to 'mcountinhibit_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[16]' (FDCE) to 'mcountinhibit_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[17]' (FDCE) to 'mcountinhibit_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[18]' (FDCE) to 'mcountinhibit_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[19]' (FDCE) to 'mcountinhibit_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[20]' (FDCE) to 'mcountinhibit_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[21]' (FDCE) to 'mcountinhibit_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[22]' (FDCE) to 'mcountinhibit_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[23]' (FDCE) to 'mcountinhibit_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[24]' (FDCE) to 'mcountinhibit_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[25]' (FDCE) to 'mcountinhibit_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[26]' (FDCE) to 'mcountinhibit_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[27]' (FDCE) to 'mcountinhibit_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[28]' (FDCE) to 'mcountinhibit_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[29]' (FDCE) to 'mcountinhibit_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'mcountinhibit_q_reg[30]' (FDCE) to 'mcountinhibit_q_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mcountinhibit_q_reg[31] )
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[6].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg' (FDP) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[6].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg' (FDC) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[1].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg' (FDP) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[1].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg' (FDC) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg' (FDP) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[2].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg' (FDC) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg' (FDP) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[3].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg' (FDC) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg' (FDP) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg'
INFO: [Synth 8-3886] merging instance 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[4].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg' (FDC) to 'csr_pmp.xpmpcfg_csr_i/gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\csr_pmp.xpmpcfg_csr_i /\gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffs_shadowreg/q_o_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_pmp.xpmpcfg_csr_i /\gen_hardened.gen_csr[5].gen_unmasked.gen_rv0.sffr_rdatareg/q_o_reg )
INFO: [Synth 8-5546] ROM "decoder_i/i_decoder_i/decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/i_decoder_i/decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mult.sv:196]
DSP Report: Generating DSP int_result, operation Mode is: A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (controller_i/\controller_fsm_i/clic_ptr_in_progress_id_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (id_stage_i/\id_ex_pipe_o_reg[alu_operator][5] )
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[0]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[2]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[4]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[6]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[8]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[10]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[12]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[13]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'gen_basic_interrupt.int_controller_i/irq_q_reg[14]' (FDC) to 'gen_basic_interrupt.int_controller_i/irq_q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_basic_interrupt.int_controller_i /\irq_q_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (u_ram/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "u_ram/u_ram/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][8]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][9]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][6]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][7]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[zero0][4]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[zero0][5]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][5]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess32]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][10]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][14]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][15]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][13]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][12]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][13]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[zero0][13]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][11]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][10]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][18]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbasize][11]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[hartreset]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_q_reg[2]' (FDCE) to 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbversion][30]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[hartreset]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbversion][31]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[hartreset]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[hartreset]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][19]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbversion][29]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][18]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_gray_q_reg[2]' (FDCE) to 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/fifo_wptr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_q_reg[2]' (FDCE) to 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][11]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][10]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][9]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][8]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][7]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][6]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][5]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][4]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][3]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecdata][2]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][31]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][30]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][29]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][28]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][27]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][26]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][25]' (FDCE) to 'g_dm_top.u_dm_top/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_dm_top.u_dm_top /i_dm_csrs/\abstractauto_q_reg[autoexecprogbuf][24] )
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_q_reg[2]' (FDCE) to 'g_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/dap/error_q_reg[1]' (FDCE) to 'g_dm_top.u_dm_top/dap/error_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][17]' (FDC) to 'g_dm_top.u_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][19]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[8]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[9]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[10]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[11]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[12]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[13]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[14]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[15]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[16]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[17]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_uart/device_rdata_q_reg[18]' (FDC) to 'u_uart/device_rdata_q_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_uart/\device_rdata_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_dm_top.u_dm_top /i_dm_csrs/\sbcs_q_reg[sbaccess][19] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 2968.859 ; gain = 901.379 ; free physical = 472 ; free virtual = 3459
Synthesis current peak Physical Memory [PSS] (MB): peak = 8336.957; parent = 1820.309; children = 6630.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14498.496; parent = 2940.766; children = 11561.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|debug_rom   | mem        | 32x55         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_nexys7  | inst_tcm/ram/mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|top_nexys7  | data_tcm/ram/mem_reg | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|u_ram       | u_ram/mem_reg        | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------+----------------------------------------------------+-----------+----------------------+-------------+
|Module Name         | RTL Object                                         | Inference | Size (Depth x Width) | Primitives  | 
+--------------------+----------------------------------------------------+-----------+----------------------+-------------+
|\g_dm_top.u_dm_top  | dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg | Implied   | 4 x 34               | RAM32M x 6  | 
|\g_dm_top.u_dm_top  | dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg  | Implied   | 4 x 41               | RAM32M x 7  | 
+--------------------+----------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cv32e41s_mult | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e41s_mult | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e41s_mult | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e41s_mult | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 2968.859 ; gain = 901.379 ; free physical = 213 ; free virtual = 3268
Synthesis current peak Physical Memory [PSS] (MB): peak = 8336.957; parent = 1823.928; children = 6630.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14498.496; parent = 2940.766; children = 11561.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:43 ; elapsed = 00:04:50 . Memory (MB): peak = 3628.172 ; gain = 1560.691 ; free physical = 837 ; free virtual = 3045
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6630.100
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15189.824; parent = 3628.176; children = 11561.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_nexys7  | inst_tcm/ram/mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|top_nexys7  | data_tcm/ram/mem_reg | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|u_ram       | u_ram/mem_reg        | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------+----------------------------------------------------+-----------+----------------------+-------------+
|Module Name         | RTL Object                                         | Inference | Size (Depth x Width) | Primitives  | 
+--------------------+----------------------------------------------------+-----------+----------------------+-------------+
|\g_dm_top.u_dm_top  | dap/i_dmi_cdc/i_cdc_resp/g_storage_mux.storage_reg | Implied   | 4 x 34               | RAM32M x 6  | 
|\g_dm_top.u_dm_top  | dap/i_dmi_cdc/i_cdc_req/g_storage_mux.storage_reg  | Implied   | 4 x 41               | RAM32M x 7  | 
+--------------------+----------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_soci_0/u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:53 ; elapsed = 00:05:04 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 373 ; free virtual = 2493
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:59 ; elapsed = 00:05:10 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 302 ; free virtual = 2463
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:59 ; elapsed = 00:05:11 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 303 ; free virtual = 2464
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:04 ; elapsed = 00:05:16 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 342 ; free virtual = 2511
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:05 ; elapsed = 00:05:17 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 340 ; free virtual = 2511
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:06 ; elapsed = 00:05:18 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 371 ; free virtual = 2540
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:06 ; elapsed = 00:05:18 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 371 ; free virtual = 2540
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cv32e41s_mult | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e41s_mult | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e41s_mult | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BSCANE2   |     2|
|2     |BUFG      |     3|
|3     |CARRY4    |  1630|
|4     |DSP48E1   |     3|
|6     |LUT1      |    26|
|7     |LUT2      |  1689|
|8     |LUT3      |  1796|
|9     |LUT4      |  8005|
|10    |LUT5      |  5262|
|11    |LUT6      | 14637|
|12    |MUXF7     |   447|
|13    |MUXF8     |    76|
|14    |PLLE2_ADV |     1|
|15    |RAM32M    |    13|
|16    |RAMB36E1  |    24|
|34    |FDCE      |  6073|
|35    |FDPE      |    41|
|36    |FDRE      |  2215|
|37    |IBUF      |    11|
|38    |OBUF      |    17|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:06 ; elapsed = 00:05:18 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 371 ; free virtual = 2540
Synthesis current peak Physical Memory [PSS] (MB): peak = 8868.229; parent = 2461.033; children = 6903.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15727.328; parent = 3636.184; children = 12091.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 303 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:01 ; elapsed = 00:05:14 . Memory (MB): peak = 3640.098 ; gain = 1413.867 ; free physical = 7161 ; free virtual = 9491
Synthesis Optimization Complete : Time (s): cpu = 00:05:08 ; elapsed = 00:05:19 . Memory (MB): peak = 3640.098 ; gain = 1572.617 ; free physical = 7168 ; free virtual = 9492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3640.098 ; gain = 0.000 ; free physical = 7154 ; free virtual = 9486
INFO: [Netlist 29-17] Analyzing 2194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3676.195 ; gain = 0.000 ; free physical = 7038 ; free virtual = 9389
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

Synth Design complete, checksum: 4743eb54
INFO: [Common 17-83] Releasing license: Synthesis
694 Infos, 330 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:16 ; elapsed = 00:05:28 . Memory (MB): peak = 3676.195 ; gain = 1921.816 ; free physical = 7347 ; free virtual = 9698
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_nexys7_utilization_synth.rpt -pb top_nexys7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 09:11:25 2023...
