/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  reg [12:0] _01_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [24:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~celloutsig_0_12z;
  assign celloutsig_1_10z = celloutsig_1_9z ^ celloutsig_1_4z;
  assign celloutsig_0_5z = celloutsig_0_0z ^ celloutsig_0_4z;
  assign celloutsig_1_0z = in_data[133] ^ in_data[175];
  assign celloutsig_0_16z = ~(celloutsig_0_12z ^ celloutsig_0_1z);
  assign celloutsig_1_2z = ~(in_data[141] ^ celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[14] ^ celloutsig_1_1z[8]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z ^ celloutsig_1_7z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 18'h00000;
    else _00_ <= { in_data[45:29], celloutsig_0_5z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= { in_data[170:162], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_11z = _00_[14:6] === { _00_[13:6], celloutsig_0_4z };
  assign celloutsig_0_8z = ! { celloutsig_0_7z[3:0], celloutsig_0_0z };
  assign celloutsig_0_15z = ! { in_data[10:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_3z = ! { in_data[128:125], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[94:89] < in_data[13:8];
  assign celloutsig_0_3z = { in_data[33:27], celloutsig_0_1z } < in_data[26:19];
  assign celloutsig_1_11z = { celloutsig_1_1z[9], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z } < celloutsig_1_1z[19:15];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } < in_data[47:43];
  assign celloutsig_0_6z = in_data[24:10] < { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_10z[4:1], celloutsig_0_5z } < celloutsig_0_7z;
  assign celloutsig_0_1z = { in_data[95:92], celloutsig_0_0z } < in_data[88:84];
  assign celloutsig_0_21z = in_data[50:21] < { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_7z = _01_[8:3] < { celloutsig_1_1z[11:7], celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[6:5], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z } % { 1'h1, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_10z[6:1], celloutsig_0_8z, celloutsig_0_1z } % { 1'h1, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_1_19z = in_data[159:153] >> celloutsig_1_1z[16:10];
  assign celloutsig_0_10z = { in_data[63:62], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z } >> { _00_[6:5], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[43:41] >> { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_13z = { in_data[182:179], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_11z, _01_, celloutsig_1_3z, celloutsig_1_7z } >>> { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_10z, _01_, celloutsig_1_9z, celloutsig_1_4z } >>> { celloutsig_1_13z[19:18], celloutsig_1_2z, _01_ };
  assign celloutsig_1_1z = { in_data[182:164], celloutsig_1_0z } >>> in_data[169:150];
  assign { out_data[143:128], out_data[102:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
