Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Apr 30 17:15:15 2022
| Host         : comeillfoo running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file func_wrapper_timing_summary_routed.rpt -rpx func_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : func_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divider/quotient_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.432        0.000                      0                  310        0.155        0.000                      0                  310        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               5.432        0.000                      0                  310        0.155        0.000                      0                  310        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.923ns (41.959%)  route 2.660ns (58.041%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.595     7.896    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.020 r  fn/m/y_bo[7]_i_6/O
                         net (fo=1, routed)           0.000     8.020    fn/m/y_bo[7]_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.552 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.552    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.774 r  fn/m/y_bo_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.808     9.583    fn/m/y_bo_reg[11]_i_2_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.327     9.910 r  fn/m/y_bo[8]_i_1/O
                         net (fo=1, routed)           0.000     9.910    fn/m/y_bo[8]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.075    15.341    fn/m/y_bo_reg[8]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.895ns (41.929%)  route 2.625ns (58.071%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.787     8.088    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     8.212 r  fn/m/y_bo[11]_i_6/O
                         net (fo=1, routed)           0.000     8.212    fn/m/y_bo[11]_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.744 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.966 r  fn/m/y_bo_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.581     9.547    fn/m/y_bo_reg[15]_i_5_n_7
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.299     9.846 r  fn/m/y_bo[12]_i_1/O
                         net (fo=1, routed)           0.000     9.846    fn/m/y_bo[12]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  fn/m/y_bo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fn/m/y_bo_reg[12]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.081    15.332    fn/m/y_bo_reg[12]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.993ns (44.142%)  route 2.522ns (55.858%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.787     8.088    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     8.212 r  fn/m/y_bo[11]_i_6/O
                         net (fo=1, routed)           0.000     8.212    fn/m/y_bo[11]_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.744 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.057 r  fn/m/y_bo_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.478     9.536    fn/m/y_bo_reg[15]_i_5_n_4
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.306     9.842 r  fn/m/y_bo[15]_i_2/O
                         net (fo=1, routed)           0.000     9.842    fn/m/y_bo[15]_i_2_n_0
    SLICE_X2Y95          FDRE                                         r  fn/m/y_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  fn/m/y_bo_reg[15]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.081    15.332    fn/m/y_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.915ns (42.719%)  route 2.568ns (57.281%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.787     8.088    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     8.212 r  fn/m/y_bo[11]_i_6/O
                         net (fo=1, routed)           0.000     8.212    fn/m/y_bo[11]_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.744 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.983 r  fn/m/y_bo_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.524     9.507    fn/m/y_bo_reg[15]_i_5_n_5
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.302     9.809 r  fn/m/y_bo[14]_i_1/O
                         net (fo=1, routed)           0.000     9.809    fn/m/y_bo[14]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  fn/m/y_bo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  fn/m/y_bo_reg[14]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.077    15.328    fn/m/y_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 2.011ns (44.871%)  route 2.471ns (55.129%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.787     8.088    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     8.212 r  fn/m/y_bo[11]_i_6/O
                         net (fo=1, routed)           0.000     8.212    fn/m/y_bo[11]_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.744 r  fn/m/y_bo_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.744    fn/m/y_bo_reg[11]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.078 r  fn/m/y_bo_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.427     9.505    fn/m/y_bo_reg[15]_i_5_n_6
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.303     9.808 r  fn/m/y_bo[13]_i_1/O
                         net (fo=1, routed)           0.000     9.808    fn/m/y_bo[13]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  fn/m/y_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fn/m/y_bo_reg[13]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.079    15.330    fn/m/y_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 2.040ns (45.558%)  route 2.438ns (54.442%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.595     7.896    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.020 r  fn/m/y_bo[7]_i_6/O
                         net (fo=1, routed)           0.000     8.020    fn/m/y_bo[7]_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.552 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.552    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.886 r  fn/m/y_bo_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.586     9.473    fn/m/y_bo_reg[11]_i_2_n_6
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.332     9.805 r  fn/m/y_bo[9]_i_1/O
                         net (fo=1, routed)           0.000     9.805    fn/m/y_bo[9]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.075    15.341    fn/m/y_bo_reg[9]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.691ns (38.651%)  route 2.684ns (61.349%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.595     7.896    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.020 r  fn/m/y_bo[7]_i_6/O
                         net (fo=1, routed)           0.000     8.020    fn/m/y_bo[7]_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.567 r  fn/m/y_bo_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.832     9.400    fn/m/y_bo_reg[7]_i_2_n_5
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.302     9.702 r  fn/m/y_bo[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.702    fn/m/y_bo[6]_i_1__0_n_0
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.031    15.297    fn/m/y_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.915ns (44.005%)  route 2.437ns (55.995%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.595     7.896    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.020 r  fn/m/y_bo[7]_i_6/O
                         net (fo=1, routed)           0.000     8.020    fn/m/y_bo[7]_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.552 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.552    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.791 r  fn/m/y_bo_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.585     9.376    fn/m/y_bo_reg[11]_i_2_n_5
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.302     9.678 r  fn/m/y_bo[10]_i_1/O
                         net (fo=1, routed)           0.000     9.678    fn/m/y_bo[10]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.031    15.297    fn/m/y_bo_reg[10]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.987ns (46.601%)  route 2.277ns (53.399%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.595     7.896    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.020 r  fn/m/y_bo[7]_i_6/O
                         net (fo=1, routed)           0.000     8.020    fn/m/y_bo[7]_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.552 r  fn/m/y_bo_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.552    fn/m/y_bo_reg[7]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.865 r  fn/m/y_bo_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.425     9.291    fn/m/y_bo_reg[11]_i_2_n_4
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.300     9.591 r  fn/m/y_bo[11]_i_1/O
                         net (fo=1, routed)           0.000     9.591    fn/m/y_bo[11]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  fn/m/y_bo_reg[11]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.075    15.341    fn/m/y_bo_reg[11]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 fn/m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m/y_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.779ns (41.478%)  route 2.510ns (58.522%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.724     5.327    fn/m/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  fn/m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  fn/m/ctr_reg[1]/Q
                         net (fo=22, routed)          1.256     7.002    fn/m/ctr[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.299     7.301 r  fn/m/y_bo[11]_i_11/O
                         net (fo=2, routed)           0.595     7.896    fn/m/y_bo[11]_i_11_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     8.020 r  fn/m/y_bo[7]_i_6/O
                         net (fo=1, routed)           0.000     8.020    fn/m/y_bo[7]_i_6_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.626 r  fn/m/y_bo_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.658     9.285    fn/m/y_bo_reg[7]_i_2_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.331     9.616 r  fn/m/y_bo[7]_i_1/O
                         net (fo=1, routed)           0.000     9.616    fn/m/y_bo[7]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  fn/m/y_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.605    15.028    fn/m/clk_i_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fn/m/y_bo_reg[7]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.118    15.369    fn/m/y_bo_reg[7]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.798    divider/counter[23]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  divider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.958    divider/counter0_carry__4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  divider/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.998    divider/counter0_carry__5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  divider/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.052    divider/data0[29]
    SLICE_X0Y100         FDRE                                         r  divider/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  divider/counter_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.798    divider/counter[23]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  divider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.958    divider/counter0_carry__4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  divider/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.998    divider/counter0_carry__5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.063    divider/data0[31]
    SLICE_X0Y100         FDRE                                         r  divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  divider/counter_reg[31]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fn/s/y_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/m_b_bi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.601     1.520    fn/s/clk_i_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  fn/s/y_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  fn/s/y_bo_reg[0]/Q
                         net (fo=4, routed)           0.128     1.789    fn/s_y_bo[0]
    SLICE_X7Y90          FDRE                                         r  fn/m_b_bi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.873     2.038    fn/clk_i_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  fn/m_b_bi_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.070     1.607    fn/m_b_bi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.605     1.524    divider/clk_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.798    divider/counter[23]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  divider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.958    divider/counter0_carry__4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  divider/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.998    divider/counter0_carry__5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.088 r  divider/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.088    divider/data0[30]
    SLICE_X0Y100         FDRE                                         r  divider/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    divider/clk_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  divider/counter_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fn/s/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/s/m_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.601     1.520    fn/s/clk_i_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  fn/s/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  fn/s/state_reg[0]/Q
                         net (fo=23, routed)          0.121     1.782    fn/s/state_reg_n_0_[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  fn/s/m[6]_i_1/O
                         net (fo=1, routed)           0.000     1.827    fn/s/m[6]_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  fn/s/m_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    fn/s/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDSE                                         r  fn/s/m_reg[6]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y89          FDSE (Hold_fdse_C_D)         0.091     1.624    fn/s/m_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fn/s_x_bi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/s/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.601     1.520    fn/clk_i_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  fn/s_x_bi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  fn/s_x_bi_reg[0]/Q
                         net (fo=1, routed)           0.143     1.828    fn/s/s_x_bi_reg[7][0]
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  fn/s/x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    fn/s/p_1_in[0]
    SLICE_X6Y89          FDRE                                         r  fn/s/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    fn/s/clk_i_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  fn/s/x_reg[0]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.656    fn/s/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fn/s_x_bi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/s/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    fn/clk_i_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  fn/s_x_bi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  fn/s_x_bi_reg[1]/Q
                         net (fo=1, routed)           0.143     1.829    fn/s/s_x_bi_reg[7][1]
    SLICE_X6Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  fn/s/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    fn/s/p_1_in[1]
    SLICE_X6Y92          FDRE                                         r  fn/s/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.873     2.038    fn/s/clk_i_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  fn/s/x_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120     1.657    fn/s/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fn/s/y_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fn/s/y_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.310%)  route 0.139ns (42.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    fn/s/clk_i_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  fn/s/y_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  fn/s/y_bo_reg[1]/Q
                         net (fo=5, routed)           0.139     1.801    fn/s/Q[1]
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  fn/s/y_bo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    fn/s/y_bo[0]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  fn/s/y_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.872     2.037    fn/s/clk_i_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  fn/s/y_bo_reg[0]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.092     1.628    fn/s/y_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/quotient_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.276ns (45.718%)  route 0.328ns (54.282%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.599     1.518    divider/clk_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  divider/counter_reg[31]/Q
                         net (fo=2, routed)           0.065     1.724    divider/counter[31]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.769 r  divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.112     1.881    divider/counter[31]_i_7_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.926 r  divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.151     2.077    divider/counter[31]_i_3_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I1_O)        0.045     2.122 r  divider/quotient_clk_i_1/O
                         net (fo=1, routed)           0.000     2.122    divider/quotient_clk_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  divider/quotient_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.878     2.043    divider/clk_i_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  divider/quotient_clk_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091     1.888    divider/quotient_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 converter/bcd_actual_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter/digits_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.888%)  route 0.191ns (50.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.604     1.523    converter/clk_i_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  converter/bcd_actual_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  converter/bcd_actual_reg[29]/Q
                         net (fo=7, routed)           0.191     1.855    converter/bcd_actual_reg_n_0_[29]
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.049     1.904 r  converter/digits[7][3]_i_2/O
                         net (fo=1, routed)           0.000     1.904    converter/bcd_increased_28[3]
    SLICE_X3Y97          FDRE                                         r  converter/digits_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.878     2.043    converter/clk_i_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  converter/digits_reg[7][3]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.107     1.670    converter/digits_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     converter/bcd_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     converter/bcd_actual_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     converter/bcd_actual_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     converter/bcd_actual_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     converter/bcd_actual_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     converter/bcd_actual_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     converter/bcd_actual_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     converter/bcd_actual_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     converter/bcd_actual_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     converter/bcd_actual_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     converter/bcd_actual_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     converter/bcd_actual_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     converter/bcd_actual_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     converter/bcd_actual_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     converter/bcd_actual_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     converter/bcd_actual_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     converter/bcd_actual_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     converter/bcd_actual_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     converter/bcd_actual_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     converter/bcd_actual_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     converter/bcd_actual_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     converter/bcd_actual_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     converter/bcd_actual_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     converter/bcd_actual_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     converter/bcd_actual_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     converter/bcd_actual_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     converter/bcd_actual_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     converter/bcd_actual_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     converter/bcd_actual_reg[16]/C



