\doxysection{samples/cxl\+\_\+mem\+\_\+tg/cxl\+\_\+mem\+\_\+tg.h File Reference}
\label{cxl__mem__tg_8h}\index{samples/cxl\_mem\_tg/cxl\_mem\_tg.h@{samples/cxl\_mem\_tg/cxl\_mem\_tg.h}}
{\ttfamily \#include $<$opae/cxx/core/token.\+h$>$}\newline
{\ttfamily \#include $<$iostream$>$}\newline
{\ttfamily \#include $<$string$>$}\newline
{\ttfamily \#include $<$vector$>$}\newline
{\ttfamily \#include \char`\"{}afu\+\_\+test.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg__ctl}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+ctl}}
\item 
union \mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg__status}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+status}}
\item 
union \mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg0__count}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg0\+\_\+count}}
\item 
union \mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg1__count}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg1\+\_\+count}}
\item 
union \mbox{\hyperlink{unioncxl__mem__tg_1_1tg__mem__size}{cxl\+\_\+mem\+\_\+tg\+::tg\+\_\+mem\+\_\+size}}
\item 
class \mbox{\hyperlink{classcxl__mem__tg_1_1cxl__mem__tg}{cxl\+\_\+mem\+\_\+tg\+::cxl\+\_\+mem\+\_\+tg}}
\item 
struct \mbox{\hyperlink{namespacecxl__mem__tg_structcxl__mem__tg_1_1mem__tg__ctl_8____unnamed101____}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+ctl.\+\_\+\+\_\+unnamed101\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacecxl__mem__tg_structcxl__mem__tg_1_1mem__tg__status_8____unnamed104____}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+status.\+\_\+\+\_\+unnamed104\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacecxl__mem__tg_structcxl__mem__tg_1_1mem__tg0__count_8____unnamed107____}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg0\+\_\+count.\+\_\+\+\_\+unnamed107\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacecxl__mem__tg_structcxl__mem__tg_1_1mem__tg1__count_8____unnamed110____}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg1\+\_\+count.\+\_\+\+\_\+unnamed110\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacecxl__mem__tg_structcxl__mem__tg_1_1tg__mem__size_8____unnamed113____}{cxl\+\_\+mem\+\_\+tg\+::tg\+\_\+mem\+\_\+size.\+\_\+\+\_\+unnamed113\+\_\+\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacecxl__mem__tg}{cxl\+\_\+mem\+\_\+tg}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{namespacecxl__mem__tg_ae21fb3ab55ae8cb59106b87200d95a7d}{cxl\+\_\+mem\+\_\+tg\+::test\+\_\+afu}} = \mbox{\hyperlink{classopae_1_1afu__test_1_1afu}{opae\+::afu\+\_\+test\+::afu}}
\item 
using \mbox{\hyperlink{namespacecxl__mem__tg_ab54b53736c1e8bd7876a69f2baef17b2}{cxl\+\_\+mem\+\_\+tg\+::test\+\_\+command}} = \mbox{\hyperlink{classopae_1_1afu__test_1_1command}{opae\+::afu\+\_\+test\+::command}}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{namespacecxl__mem__tg_a5e1a77cb6bdb7c08d77383319c243483a7cbd86dff0180f632d573ef7e5a55057}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+STATUS\+\_\+\+ACTIVE}} = 0x1
, \mbox{\hyperlink{namespacecxl__mem__tg_a5e1a77cb6bdb7c08d77383319c243483a8e63adddabc288e5498f2f4df66f0b27}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+STATUS\+\_\+\+TIMEOUT}} = 0x2
, \mbox{\hyperlink{namespacecxl__mem__tg_a5e1a77cb6bdb7c08d77383319c243483ad6d2ca96385ead5241bb420e1e7ae64e}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+STATUS\+\_\+\+ERROR}} = 0x4
, \mbox{\hyperlink{namespacecxl__mem__tg_a5e1a77cb6bdb7c08d77383319c243483aa0b11c71d367595e2a12c20197b44ce9}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+STATUS\+\_\+\+PASS}} = 0x8
 \}
\item 
enum \{ \mbox{\hyperlink{namespacecxl__mem__tg_a9f68787780b4d05029ba62d806b2cd48ae50331c964539f5dd5c26007735d4ed3}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+RAND}} = 0
, \mbox{\hyperlink{namespacecxl__mem__tg_a9f68787780b4d05029ba62d806b2cd48ab7e300ecb7930052b948a653ddcaa184}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+SEQ}} = 1
, \mbox{\hyperlink{namespacecxl__mem__tg_a9f68787780b4d05029ba62d806b2cd48af669ed7de6b50d6000674e9427d25182}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+RAND\+\_\+\+SEQ}} = 2
, \mbox{\hyperlink{namespacecxl__mem__tg_a9f68787780b4d05029ba62d806b2cd48a92b5675ef5ee0396ead56070a486e58e}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+ONE\+\_\+\+HOT}} = 3
 \}
\item 
enum \{ \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a5cb6b29ede0903d1d784e5be8442e834a7407f4233717e1d98f8a776390eb82af}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+DATA\+\_\+\+FIXED}} = 0
, \mbox{\hyperlink{namespacecxl__mem__tg_a5cb6b29ede0903d1d784e5be8442e834a657e027c0dafddd6b1507f6cce1194ad}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+DATA\+\_\+\+PRBS7}} = 1
, \mbox{\hyperlink{namespacecxl__mem__tg_a5cb6b29ede0903d1d784e5be8442e834a17eadd59787408f22df400c34c6a1b0a}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+DATA\+\_\+\+PRBS15}} = 2
, \mbox{\hyperlink{namespacecxl__mem__tg_a5cb6b29ede0903d1d784e5be8442e834ae5e9b7fe639f5d85614b3a1759b7c659}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+DATA\+\_\+\+PRBS31}} = 3
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a5cb6b29ede0903d1d784e5be8442e834a71564d8355c494d5a258cb5c26b4fc98}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+DATA\+\_\+\+ROTATING}} = 4
 \}
\item 
enum \{ \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfba01597032eab3f760346c82fbc788ec5c}{cxl\+\_\+mem\+\_\+tg\+::\+AFU\+\_\+\+DFH}} = 0x0000
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfbae1b3a54124834078d9db7680c3caa7bd}{cxl\+\_\+mem\+\_\+tg\+::\+AFU\+\_\+\+ID\+\_\+L}} = 0x0008
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfba5debc24069234094ad6ba398106c65fb}{cxl\+\_\+mem\+\_\+tg\+::\+AFU\+\_\+\+ID\+\_\+H}} = 0x0010
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfbaaa35301298cf8446efb61505e0798fa0}{cxl\+\_\+mem\+\_\+tg\+::\+NEXT\+\_\+\+AFU}} = 0x0018
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfba0664bd36175dd3d76875ebaa52980af6}{cxl\+\_\+mem\+\_\+tg\+::\+AFU\+\_\+\+DFH\+\_\+\+RSVD}} = 0x0020
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfba762eb285e7fc88be1e742b50533c5f9a}{cxl\+\_\+mem\+\_\+tg\+::\+SCRATCHPAD}} = 0x0028
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfba4756bce556cb643e0aa2c409f21f0c37}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+TG\+\_\+\+CTRL}} = 0x0030
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfbadd994b8040392db4076101038b417fe4}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+TG\+\_\+\+STAT}} = 0x0038
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfba88d8b198bfb44c9dcad46aa0ab207970}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+TG\+\_\+\+CLK\+\_\+\+COUNT}} = 0x0050
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfbaf6d9bbd396589527f372a7b48f1a4d92}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+TG\+\_\+\+WR\+\_\+\+COUNT}} = 0x0058
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfba0fd9d1b39b6d59014ef01787ec3a4eef}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+TG\+\_\+\+CLK\+\_\+\+FREQ}} = 0x0060
, \mbox{\hyperlink{namespacecxl__mem__tg_a128ed08461bf7ff260b790fd4756ecfbaf176cfc8c139e3d7fba70fabf9b62a36}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+SIZE}} = 0x0068
 \}
\item 
enum \{ \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea21e0b7931a80741eb0c73747a3fe4377}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+VERSION}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x000
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eafbeb224f5b1d32e9b55b1ce8fcc9e32c}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+START}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x004
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ead02dea59ee54f68764340c1c233829b1}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+LOOP\+\_\+\+COUNT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x008
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaab71456eea9b0ccecabf1e0891954a0e}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+WRITE\+\_\+\+COUNT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x00C
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea411d376733b772443344588a2cac4458}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+READ\+\_\+\+COUNT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x010
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaa30e3bd5cec3f3cd992e6121bdbab09e}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+WRITE\+\_\+\+REPEAT\+\_\+\+COUNT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x014
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea90a29710d3b2099c1795a61d2622076e}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+READ\+\_\+\+REPEAT\+\_\+\+COUNT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x018
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eab821353518367c2fcd2ab57a9c6e7840}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+BURST\+\_\+\+LENGTH}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01C
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea88ec11b1fb1a062f02451c50b0016949}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+CLEAR}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x020
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eab64e524dd316d881cc22757087d33439}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+RW\+\_\+\+GEN\+\_\+\+IDLE\+\_\+\+COUNT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x038
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaed6f3dfb644b6e070fefcaf16e2e1d11}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+RW\+\_\+\+GEN\+\_\+\+LOOP\+\_\+\+IDLE\+\_\+\+COUNT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x03C
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eae286a4c714c99b08b1002ee3ed1a587f}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+SEQ\+\_\+\+START\+\_\+\+ADDR\+\_\+\+WR}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x040
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea7709164257a8f5718596b5ab2c472ad4}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+MODE\+\_\+\+WR}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x080
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ead39fc44c8edf2e15dad6d831aa6fe819}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+RETURN\+\_\+\+TO\+\_\+\+START\+\_\+\+ADDR}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0\+C0
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eacf979f868802b88029d479d18111f465}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+SEQ\+\_\+\+ADDR\+\_\+\+INCR}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0100
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea201705870a4fa204363246058cb2076e}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+SEQ\+\_\+\+START\+\_\+\+ADDR\+\_\+\+RD}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x140
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea9ce33fc8beaf69c76c4ce3776805d1c4}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+MODE\+\_\+\+RD}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x180
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaf157488b545676cc548397859997b02a}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+PASS}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x1\+C0
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea0b00917713940ec859e81f0a86dc562f}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FAIL}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x1\+C4
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea6c4409c3d1f07c62bcd75fd3b05467fe}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FAIL\+\_\+\+COUNT\+\_\+L}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x1\+C8
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea1382e3f82472ef4eb8dcbbb17e377285}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FAIL\+\_\+\+COUNT\+\_\+H}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+CC
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eafaf1344c0006254f6f4947ed9728bee6}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FIRST\+\_\+\+FAIL\+\_\+\+ADDR\+\_\+L}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+D0
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaa10c574348ce256ce6987b453ab10f70}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FIRST\+\_\+\+FAIL\+\_\+\+ADDR\+\_\+H}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+D4
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea810379cbef2d3d1791fb853c8a7d3792}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+TOTAL\+\_\+\+READ\+\_\+\+COUNT\+\_\+L}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+D8
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eab3188e1e50ec3ed8a6eed8dafd7e3bfe}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+TOTAL\+\_\+\+READ\+\_\+\+COUNT\+\_\+H}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+DC
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea397a7f61b4c32a69262d9db33ec35fda}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+TEST\+\_\+\+COMPLETE}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+E0
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ead69950385bd5a8260e9262d3473d65e9}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+INVERT\+\_\+\+BYTEEN}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+E4
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eab7a46ab46b32d143ea74bd68d6e1708c}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+RESTART\+\_\+\+DEFAULT\+\_\+\+TRAFFIC}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+E8
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea138084b5a721464cfb312d4d675410bf}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+USER\+\_\+\+WORM\+\_\+\+EN}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+EC
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea50c1a9359d982b1f90a076434a82062b}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+TEST\+\_\+\+BYTEEN}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+F0
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eacd7be04dcb9016fd18b247be44487e93}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+TIMEOUT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+F4
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaad2624687ce89631f8307ceb034b86e8}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+NUM\+\_\+\+DATA\+\_\+\+GEN}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+F8
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea6d207aa57db45407a6d02d79c5a0f7e3}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+NUM\+\_\+\+BYTEEN\+\_\+\+GEN}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x01\+FC
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea8f351711d6e1137882a8248bb4536fb8}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+RDATA\+\_\+\+WIDTH}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0200
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eab50773a7b547928a51e3ebb30a00b0fa}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ERROR\+\_\+\+REPORT}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0208
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea75cfc6f2b701f77e83465a606133b241}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+PNF}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0240
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea0452589b12a20397977344288abae82f}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FAIL\+\_\+\+EXPECTED\+\_\+\+DATA}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0340
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea26ef0000b2f002b1fe653aeb6d2677ee}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FAIL\+\_\+\+READ\+\_\+\+DATA}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0440
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ead19fda5e987a2fae893421a426f6766d}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+DATA\+\_\+\+SEED}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0540
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eab95729a6c6553c58502a0f1306f1b004}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+BYTEEN\+\_\+\+SEED}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0580
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eadf412af7a4ff3287fe327afee84e348d}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+PPPG\+\_\+\+SEL}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x05\+C0
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea3c528143f8a6d19ca435a0f458cc29b8}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+BYTEEN\+\_\+\+SEL}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0600
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaece950f87a9fd52ec05f2326d00499fd}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+FIELD\+\_\+\+RELATIVE\+\_\+\+FREQ}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0640
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686eaeb51b5206be439a4f73216c8737b15f2}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+ADDR\+\_\+\+FIELD\+\_\+\+MSB\+\_\+\+INDEX}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0680
, \newline
\mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea4373da92590dd537b2f82603b269fd6f}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+BURSTLENGTH\+\_\+\+OVERFLOW\+\_\+\+OCCURRED}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x06\+C0
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea8382e8133ee151e0c00c1993011deeaa}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+BURSTLENGTH\+\_\+\+FAIL\+\_\+\+ADDR\+\_\+L}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0700
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea0e3799ef4889e3dae68d80346fee6d61}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+BURSTLENGTH\+\_\+\+FAIL\+\_\+\+ADDR\+\_\+H}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0704
, \mbox{\hyperlink{namespacecxl__mem__tg_a2be4d829aa3ce8e7360b86b10229686ea533db7920ef8344cb657bc340e903227}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+WORM\+\_\+\+MODE\+\_\+\+TARGETTED\+\_\+\+DATA}} = MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET + 0x0740
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const char $\ast$ \mbox{\hyperlink{namespacecxl__mem__tg_a7187f3c940e7b0bede33c18321170c26}{cxl\+\_\+mem\+\_\+tg\+::\+AFU\+\_\+\+ID}} = \char`\"{}4DADEA34-\/2C78-\/48CB-\/A3\+DC-\/5B831\+F5\+CECBB\char`\"{}
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_ad2729cb24c80e64b804e83d80541bc7f}{cxl\+\_\+mem\+\_\+tg\+::\+CL}} = 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_a03f4984eaa82a272df3b3fa43d69e044}{cxl\+\_\+mem\+\_\+tg\+::\+KB}} = 1024
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_ac79763fa8c890845655b15d839b58ce4}{cxl\+\_\+mem\+\_\+tg\+::\+MB}} = KB $\ast$ 1024
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_acda5caabca46afa7d36ba879b7f3f5ea}{cxl\+\_\+mem\+\_\+tg\+::\+GB}} = \mbox{\hyperlink{hello__fpga_8c_a44d2b171cc92225ec0a76ef70fc9b531}{MB}} $\ast$ 1024
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_a90d2158185fa589d961b4639c7d4cd8a}{cxl\+\_\+mem\+\_\+tg\+::\+FPGA\+\_\+32\+GB\+\_\+\+CACHE\+\_\+\+LINES}} = (32 $\ast$ GB) / 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_a7488ec5ac28f6679e818452cb7b347ec}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+TG\+\_\+\+TEST\+\_\+\+TIMEOUT}} = 10000000
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_ae2fec4e55f5f8fbfb78d0c38ec1e3289}{cxl\+\_\+mem\+\_\+tg\+::\+TEST\+\_\+\+SLEEP\+\_\+\+INVL}} = 100
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_a7e452dc886e26cc1525c4533efbfd1c8}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+CTRL\+\_\+\+CLEAR}} = 0x8000000000000000
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_adf88f83a1ea74efb4228b2e7de8d8ae8}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+SLEEP}} = 300 / 1000
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacecxl__mem__tg_ad72ec47242a649d327e0bde858f7f2b5}{cxl\+\_\+mem\+\_\+tg\+::\+TG\+\_\+\+FREQ}} = 400 $\ast$ 1000
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacecxl__mem__tg_a4adbfbc2d17a8a0c2a818f243385336a}{cxl\+\_\+mem\+\_\+tg\+::tg\+\_\+pattern}}
\item 
const int \mbox{\hyperlink{namespacecxl__mem__tg_afb32111a410e98fdae3118bc9a2c9277}{cxl\+\_\+mem\+\_\+tg\+::\+MEM\+\_\+\+TG\+\_\+\+CFG\+\_\+\+OFFSET}} = 0x1000
\end{DoxyCompactItemize}


\doxysubsection{Data Structure Documentation}
\index{cxl\_mem\_tg::mem\_tg\_ctl.\_\_unnamed101\_\_@{cxl\_mem\_tg::mem\_tg\_ctl.\_\_unnamed101\_\_}}\label{structcxl__mem__tg_1_1mem__tg__ctl_8____unnamed101____}
\doxysubsubsection{struct cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+ctl.\+\_\+\+\_\+unnamed101\+\_\+\+\_\+}


Definition at line 151 of file cxl\+\_\+mem\+\_\+tg.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacecxl__mem__tg_a6d34c45ffdac925a16d3b3c2047ce174}} 
uint64\_t&
tg\_capability: 4&
\\
\hline

\mbox{\label{namespacecxl__mem__tg_ae660654513e1a8d461652d3b08845337}} 
uint64\_t&
Rsvd\_63\_3: 59&
\\
\hline

\mbox{\label{namespacecxl__mem__tg_a87e6ccccd6c09e1f75b9761c7f80f224}} 
uint64\_t&
counter\_clear: 1&
\\
\hline

\end{DoxyFields}
\index{cxl\_mem\_tg::mem\_tg\_status.\_\_unnamed104\_\_@{cxl\_mem\_tg::mem\_tg\_status.\_\_unnamed104\_\_}}\label{structcxl__mem__tg_1_1mem__tg__status_8____unnamed104____}
\doxysubsubsection{struct cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+status.\+\_\+\+\_\+unnamed104\+\_\+\+\_\+}


Definition at line 162 of file cxl\+\_\+mem\+\_\+tg.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacecxl__mem__tg_a6a78db517f38d353f35ea90e0bda5ea2}} 
uint64\_t&
tg\_status0: 4&
\\
\hline

\mbox{\label{namespacecxl__mem__tg_aa49dfa7fbe5bfa23db7a05e8bc1a35e8}} 
uint64\_t&
tg\_status1: 4&
\\
\hline

\mbox{\label{namespacecxl__mem__tg_ada25e0aee7b78074d825ae2861d7c43c}} 
uint64\_t&
tg\_status2: 4&
\\
\hline

\mbox{\label{namespacecxl__mem__tg_a04450fbc0102ac045df8cad55a3a3e75}} 
uint64\_t&
tg\_status3: 4&
\\
\hline

\mbox{\label{namespacecxl__mem__tg_af5227312123178cb13d634298515daeb}} 
uint64\_t&
Rsvd\_63\_16: 48&
\\
\hline

\end{DoxyFields}
\index{cxl\_mem\_tg::mem\_tg0\_count.\_\_unnamed107\_\_@{cxl\_mem\_tg::mem\_tg0\_count.\_\_unnamed107\_\_}}\label{structcxl__mem__tg_1_1mem__tg0__count_8____unnamed107____}
\doxysubsubsection{struct cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg0\+\_\+count.\+\_\+\+\_\+unnamed107\+\_\+\+\_\+}


Definition at line 175 of file cxl\+\_\+mem\+\_\+tg.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacecxl__mem__tg_ae2942a04780e223b215eb8b663cf5353}} 
uint64\_t&
count: 64&
\\
\hline

\end{DoxyFields}
\index{cxl\_mem\_tg::mem\_tg1\_count.\_\_unnamed110\_\_@{cxl\_mem\_tg::mem\_tg1\_count.\_\_unnamed110\_\_}}\label{structcxl__mem__tg_1_1mem__tg1__count_8____unnamed110____}
\doxysubsubsection{struct cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg1\+\_\+count.\+\_\+\+\_\+unnamed110\+\_\+\+\_\+}


Definition at line 184 of file cxl\+\_\+mem\+\_\+tg.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacecxl__mem__tg_ae2942a04780e223b215eb8b663cf5353}} 
uint64\_t&
count: 64&
\\
\hline

\end{DoxyFields}
\index{cxl\_mem\_tg::tg\_mem\_size.\_\_unnamed113\_\_@{cxl\_mem\_tg::tg\_mem\_size.\_\_unnamed113\_\_}}\label{structcxl__mem__tg_1_1tg__mem__size_8____unnamed113____}
\doxysubsubsection{struct cxl\+\_\+mem\+\_\+tg\+::tg\+\_\+mem\+\_\+size.\+\_\+\+\_\+unnamed113\+\_\+\+\_\+}


Definition at line 193 of file cxl\+\_\+mem\+\_\+tg.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacecxl__mem__tg_aa24cd6db27965ff8540bc6132b4a86ef}} 
uint64\_t&
hdm\_mem\_size: 32&
\\
\hline

\mbox{\label{namespacecxl__mem__tg_a78469c58f4f44de9888910fae2e64bf4}} 
uint64\_t&
total\_mem\_size: 32&
\\
\hline

\end{DoxyFields}
