
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

              Version L-2016.03-SP5-1 for linux64 - Dec 12, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/DREXEL/bts37/.synopsys_icc_prefs.tcl
icc_shell> /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models ./scripts /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/
icc_shell> icc_shell> * saed90nm_max.db saed90nm_min.db saed90nm_typ.db
icc_shell> saed90nm_typ.db
icc_shell> icc_shell> VSS
icc_shell> VDD
icc_shell> icc_shell> 1
icc_shell> icc_shell> Error: Library 'fpu_design.mw' already exists. (MWUI-004)
0
icc_shell> icc_shell> {fpu_design.mw}
icc_shell> icc_shell> Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db'
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/standard.sldb'
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
	have corresponding logical cell description. (PSYN-025)
  Loading link library 'saed90nm_max'
  Loading link library 'saed90nm_min'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Reading ddc file '/home/DREXEL/bts37/ecec475/work/fpu.ddc'.
Loaded 11 designs.
Current design is 'fpu'.
Current design is 'fpu'.

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /home/DREXEL/bts37/ecec475/work/fpu.ddc, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

Info: Creating auto CEL.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu. (UIG-5)
1
icc_shell> icc_shell> There are 290 pins in total
Start to create wire tracks ...
Number of terminals created: 290.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
fpu               290
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.501
	Number Of Rows = 317
	Core Width = 913.28
	Core Height = 912.96
	Aspect Ratio = 1.000
	Double Back ON
	Flip First Row = NO
	Start From First Row = YES
Planner run through successfully.
1
icc_shell> icc_shell> Information: connected 32216 power ports and 32216 ground ports
1
icc_shell> reconnected total 25 tie highs and 67 tie lows
1
icc_shell> icc_shell> Ignore contact DIFFCON, which has non-routing layers:
	lowerLayerNumber = 0

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
	Peak Memory =      223M Data =        0M
1
icc_shell> icc_shell> Warning: wire dropped due to DRC problems, ((0.540, 0.540) (1.540, 922.420)) (Net: VDD) (wire on layer: M6 [16]). (PGRT-030)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      223M Data =        0M
1
icc_shell> icc_shell> Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Ignore contact DIFFCON, which has non-routing layers:
	lowerLayerNumber = 0

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      227M Data =        0M
1
icc_shell> 
[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      227M Data =        0M
1
icc_shell> icc_shell> Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  3 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 32216 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 33815
Num     zero wt nets = 0
A net with highest fanout (496) is fpu_div/fpu_div_frac_dp/n2126
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_typ.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Loading db file '/opt/synopsys/2016/icc/libraries/syn/dw_foundation.sldb'
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

33816 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:08
Elapsed time for rc extraction =    0:00:09
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          3.26
  Critical Path Slack:          -1.33
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1770.92
  No. of Violating Paths:     2463.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3032
  Leaf Cell Count:              32216
  Buf/Inv Cell Count:            2224
  Buf Cell Count:                 240
  Inv Cell Count:                1984
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     25029
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       245602.71
  Noncombinational Area:    171717.12
  Buf/Inv Area:              12476.62
  Total Buffer Area:          1410.05
  Total Inverter Area:       11066.57
  Macro/Black Box Area:          0.00
  Net Area:                  92155.32
  Net XLength        :      969571.50
  Net YLength        :      937255.75
  -----------------------------------
  Cell Area:                417319.83
  Design Area:              509475.15
  Net Length        :      1906827.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         33926
  Nets With Violations:           428
  Max Trans Violations:           296
  Max Cap Violations:             426
  -----------------------------------

CPU time for timing report =    0:00:02
Elapsed time for timing report =    0:00:02
Info: worst slack in the design is -1.334526
CPU time for net weight calculation =    0:00:00
Elapsed time for net weight calculation =    0:00:01
Timing weight calculated.
CPU time for freeing timing design =    0:00:02
Elapsed time for freeing timing design =    0:00:02
Number of plan group pins = 0
net weight set.
33815 timing weight set.
max net weight: 5.742258
min net weight: 0.441712
0 net set to minimum weight 0.441712.
  15 blocks freed
  0 bytes freed
Doing Incremental Timing Driven Placement...
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : fpu
Version    : L-2016.03-SP5-1
Date       : Wed Mar  8 03:39:58 2017
*********************************************

Total wirelength: 1615283.32
Number of 100x100 tracks cell density regions: 784
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 53.99% (at 540 540 571 571)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:39:59 2017
****************************************
Std cell utilization: 50.05%  (452821/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.05%  (452821/(904718-0))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        452821   sites, (non-fixed:452821 fixed:0)
                      32216    cells, (non-fixed:32216  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       70 
Avg. std cell width:  4.93 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:39:59 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 32216 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:40:04 2017
****************************************

avg cell displacement:    0.854 um ( 0.30 row height)
max cell displacement:    2.917 um ( 1.01 row height)
std deviation:            0.462 um ( 0.16 row height)
number of cell moved:     32216 cells (out of 32216 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> icc_shell> Warning: Starting with version 2011.09, the set_power_options command will no longer be supported. (OBS-001)
Error: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
0
icc_shell> icc_shell> Error: unknown command 'place-opt' (CMD-005)
icc_shell> Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_typ.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
 Collecting Buffer Trees ... Found 627

 Processing Buffer Trees ... 

    [63]  10% ...
    [126]  20% ...
    [189]  30% ...
    [252]  40% ...
    [315]  50% ...
    [378]  60% ...
    [441]  70% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[22]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[22]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[26]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[26]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[2]'. (PSYN-850)
    [504]  80% ...
    [567]  90% ...
Warning: New port 'fpu_add/fpu_add_frac_dp/IN0' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/a6stg_step'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN0' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/sehold'. (PSYN-850)
Warning: New port 'fpu_div/IN0' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN1' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/IN0' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN0' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN2' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN1' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN3' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN4' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN5' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN0' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN1' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN0' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN2' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN6' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN7' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN3' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN8' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN9' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN2' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN3' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN1' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN1' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN4' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_div/IN10' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN4' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN11' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN5' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN12' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN13' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN2' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN2' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN3' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN3' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_mul/IN5' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN6' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN1' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN7' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN8' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
    [627] 100% Done ...


Information: Automatic high-fanout synthesis deletes 747 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 696 new cells. (PSYN-864)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M8
    Derived Maximum Upper Layer   : M9
  ------------------------------------------
  Total 49 nets to be assigned.
  Total 1 nets assigned with min/max constraint.
  Total 1 nets assigned with min/max constraint by tool.


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.94  TNS: 568.06  Number of Violating Paths: 1432

  Nets with DRC Violations: 2
  Total moveable cell area: 420698.4
  Total fixed cell area: 0.0
  Total physical cell area: 420698.4
  Core area: (5000 5000 918280 917960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:47  420698.4      0.94     568.1      18.3                           1971851648.0000
    0:00:48  420718.7      0.94     568.1       0.0                           1971884288.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:49  420718.7      0.94     568.1       0.0                           1971884288.0000
    0:00:49  420934.3      0.45     324.5       3.4 fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[57]/D 1974068864.0000
    0:00:50  421219.1      0.29     165.3       6.1 fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[42]/D 1976547200.0000
    0:00:51  421489.2      0.21      87.0       6.1 fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[61]/D 1978991360.0000
    0:00:51  421747.2      0.15      61.7       6.1 fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[61]/D 1981489664.0000
    0:00:52  421958.2      0.10      27.2      34.3 fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[45]/D 1982792960.0000
    0:00:53  422214.5      0.07      16.0       6.1 fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[17]/D 1984641664.0000
    0:00:53  422464.2      0.04       3.1       6.1 fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[7]/D 1986458496.0000
    0:00:54  422571.1      0.02       0.2       6.1 fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[7]/D 1987068544.0000
    0:00:54  422601.5      0.00       0.0       6.1                           1987296256.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54  422601.5      0.00       0.0       6.1                           1987296256.0000
    0:00:54  422601.5      0.00       0.0       6.1                           1987296256.0000
    0:00:58  420819.1      0.00       0.0       6.1                           1981283712.0000
    0:00:59  420819.1      0.00       0.0       6.1                           1981283712.0000
    0:00:59  420814.5      0.00       0.0       6.1                           1981222656.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 420814.5
  Total fixed cell area: 0.0
  Total physical cell area: 420814.5
  Core area: (5000 5000 918280 917960)


  No hold constraints



Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:41:39 2017
****************************************
Std cell utilization: 50.47%  (456613/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.47%  (456613/(904718-0))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        456613   sites, (non-fixed:456613 fixed:0)
                      32214    cells, (non-fixed:32214  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       75 
Avg. std cell width:  4.94 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:41:39 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 32214 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Legalization complete (5 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:41:44 2017
****************************************

avg cell displacement:    0.849 um ( 0.29 row height)
max cell displacement:    3.348 um ( 1.16 row height)
std deviation:            0.459 um ( 0.16 row height)
number of cell moved:     32214 cells (out of 32214 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 420814.5
  Total fixed cell area: 0.0
  Total physical cell area: 420814.5
  Core area: (5000 5000 918280 917960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:44  420814.5      0.00       0.0       3.4                           1981222656.0000
    0:01:46  420491.1      0.00       0.0       0.0                           1977425280.0000
    0:01:47  420202.6      0.00       0.0       0.0                           1972579200.0000
    0:01:48  419844.1      0.00       0.0       0.0                           1966768128.0000
    0:01:49  419299.4      0.00       0.0       0.0                           1961786112.0000
    0:01:50  418874.6      0.00       0.0       0.0                           1955318912.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:01:51  418845.1      0.00       0.0       0.0                           1955028352.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:01 2017
****************************************
Std cell utilization: 50.23%  (454476/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.23%  (454476/(904718-0))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        454476   sites, (non-fixed:454476 fixed:0)
                      32215    cells, (non-fixed:32215  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       64 
Avg. std cell width:  4.88 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:01 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 7 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:02 2017
****************************************

avg cell displacement:    1.026 um ( 0.36 row height)
max cell displacement:    1.492 um ( 0.52 row height)
std deviation:            0.571 um ( 0.20 row height)
number of cell moved:         3 cells (out of 32215 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 3

  Nets with DRC Violations: 4
  Total moveable cell area: 418845.1
  Total fixed cell area: 0.0
  Total physical cell area: 418845.1
  Core area: (5000 5000 918280 917960)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(923280,922960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(923280,922960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 3

  Nets with DRC Violations: 4
  Total moveable cell area: 418845.1
  Total fixed cell area: 0.0
  Total physical cell area: 418845.1
  Core area: (5000 5000 918280 917960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:03  418845.1      0.00       0.0       1.5                           1955028352.0000
    0:02:04  418855.2      0.00       0.0       0.1                           1955209856.0000


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:04  418855.2      0.00       0.0       0.1                           1955209856.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:05  418855.2      0.00       0.0       0.1                           1955209856.0000
    0:02:05  418855.2      0.00       0.0       0.1                           1955209856.0000
    0:02:09  418581.5      0.05       1.4       0.1                           1944297984.0000
    0:02:09  418581.5      0.05       1.4       0.1                           1944297984.0000
    0:02:09  418587.0      0.00       0.0       0.1                           1944354944.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:09  418587.0      0.00       0.0       0.1                           1944354944.0000
    0:02:09  418587.0      0.00       0.0       0.1                           1944354944.0000
    0:02:12  418473.7      0.00       0.0      26.4                           1943908864.0000
    0:02:12  418473.7      0.00       0.0      26.4                           1943908864.0000
    0:02:12  418473.7      0.00       0.0      26.4                           1943908864.0000
    0:02:12  418473.7      0.00       0.0      26.4                           1943908864.0000
    0:02:12  418473.7      0.00       0.0      26.4                           1943908864.0000
    0:02:12  418430.4      0.00       0.0      26.4                           1943253760.0000
    0:02:12  418430.4      0.00       0.0      26.4                           1943253760.0000
    0:02:12  418430.4      0.00       0.0      26.4                           1943253760.0000
    0:02:12  418430.4      0.00       0.0      26.4                           1943253760.0000
    0:02:12  418436.8      0.00       0.0      26.4                           1943317760.0000
    0:02:12  418436.8      0.00       0.0      26.4                           1943317760.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:23 2017
****************************************
Std cell utilization: 50.19%  (454033/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.19%  (454033/(904718-0))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        454033   sites, (non-fixed:454033 fixed:0)
                      32171    cells, (non-fixed:32171  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       63 
Avg. std cell width:  4.87 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:23 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 28 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:24 2017
****************************************

avg cell displacement:    0.990 um ( 0.34 row height)
max cell displacement:    2.007 um ( 0.70 row height)
std deviation:            0.386 um ( 0.13 row height)
number of cell moved:        25 cells (out of 32171 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 418436.8
  Total fixed cell area: 0.0
  Total physical cell area: 418436.8
  Core area: (5000 5000 918280 917960)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(923280,922960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(923280,922960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 418436.8
  Total fixed cell area: 0.0
  Total physical cell area: 418436.8
  Core area: (5000 5000 918280 917960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:24  418436.8      0.00       0.0      26.6                           1943317760.0000
    0:02:24  418449.7      0.00       0.0       0.0                           1943467776.0000


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:24  418449.7      0.00       0.0       0.0                           1943467776.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:25  418449.7      0.00       0.0       0.0                           1943467776.0000
    0:02:25  418449.7      0.00       0.0       0.0                           1943467776.0000
    0:02:27  418463.5      0.00       0.0       0.0                           1942909184.0000
    0:02:27  418463.5      0.00       0.0       0.0                           1942909184.0000
    0:02:27  418471.8      0.00       0.0       0.0                           1942965888.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:37 2017
****************************************
Std cell utilization: 50.19%  (454071/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.19%  (454071/(904718-0))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        454071   sites, (non-fixed:454071 fixed:0)
                      32171    cells, (non-fixed:32171  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       65 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:37 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:42:37 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1

  Nets with DRC Violations: 0
  Total moveable cell area: 418471.8
  Total fixed cell area: 0.0
  Total physical cell area: 418471.8
  Core area: (5000 5000 918280 917960)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(923280,922960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(923280,922960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
icc_shell> icc_shell> Ignore contact DIFFCON, which has non-routing layers:
	lowerLayerNumber = 0
Prerouting standard cells horizontally: 
 [10.05%]  
 [20.09%]  
 [30.18%]  
 [40.69%]  
 [50.97%]  
 [61.20%]  
 [71.33%]  
 [81.58%]  
 [91.69%]  
 [100.00%] [done] 
WARNING: 31 rail segments removed due to DRC errors
WARNING: 586 rail segments curtailed due to DRC errors
WARNING: 701 floating rail segments removed 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
	Peak Memory =      508M Data =        1M
1
icc_shell> icc_shell> 
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.2, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.2, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.1, utilization 0.00
LR: Layer M8: Average tracks per gcell 0.7, utilization 0.25
LR: Layer M9: Average tracks per gcell 0.6, utilization 0.44
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain gclk
Information: Replaced the library cell of fpu_div/U650 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_div/U576 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/U662 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/U569 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_add/U1298 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_add/U1175 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U1608 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U1609 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1454 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1228 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1229 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U2124 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U2032 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U4557 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U4144 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of U2424 from NOR2X0 to NOR2X4. (CTS-152)
Information: Replaced the library cell of U2423 from INVX0 to INVX32. (CTS-152)
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.186886.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
	NBUFFX4
	NBUFFX2
	NBUFFX8
	NBUFFX16
	NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.186886.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
	INVX0
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 366.771515
CTS: BA: Max skew at toplevel pins = 366.761963

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 4
CTS: Root clock net gclk
CTS:  clock gate levels = 4
CTS:    clock sink pins = 4552
CTS:    level  4: gates = 15
CTS:    level  3: gates = 1
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net gclk:
CTS:   NBUFFX2
CTS:   INVX32
CTS:   NBUFFX32
CTS:   INVX16
CTS:   NBUFFX8
CTS:   IBUFFX32
CTS: Buffer/Inverter list for DelayInsertion for clock net gclk:
CTS:   INVX32
CTS:   INVX16
CTS:   IBUFFX32
CTS:   INVX8
CTS:   IBUFFX16
CTS:   NBUFFX2
CTS:   INVX4
CTS:   IBUFFX8
CTS:   NBUFFX4
CTS:   NBUFFX32
CTS:   NBUFFX8
CTS:   NBUFFX16
CTS:   INVX2
CTS:   IBUFFX4
CTS:   INVX1
CTS:   INVX0
CTS:   IBUFFX2
CTS:   DELLN1X2
CTS:   DELLN2X2
CTS:   DELLN3X2
Information: Removing clock transition on clock gclk ... (CTS-103)
Information: Removing clock transition on clock gclk ... (CTS-103)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n5670
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U4144/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.091289

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n3735
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U4557/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n2574
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U2032/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n2386
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U2124/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/clk_enb1
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1229/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n1532
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1228/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n1049
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1454/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n1494
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U1609/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n2126
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U1608/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/n1454
CTS:        driving pin = fpu_add/U1175/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/n997
CTS:        driving pin = fpu_add/U1298/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/n875
CTS:        driving pin = fpu_mul/U569/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/n593
CTS:        driving pin = fpu_mul/U662/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/n663
CTS:        driving pin = fpu_div/U576/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/n384
CTS:        driving pin = fpu_div/U650/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = rclk
CTS:        driving pin = U2424/QN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = n747
CTS:        driving pin = U2423/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Warning: CTS max_capacitance contstraint 600 is low for clustering; recommend removing it

CTS: gate level 1 clock tree synthesis
CTS:          clock net = gclk
CTS:        driving pin = gclk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      18 gated clock nets synthesized
CTS:       8 buffer trees inserted
CTS:     235 buffers used (total size = 4082.69)
CTS:     253 clock nets total capacitance = worst[15418.608 15418.608]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net gclk
CTS:      18 gated clock nets synthesized
CTS:       8 buffer trees inserted
CTS:     235 buffers used (total size = 4082.69)
CTS:     253 clock nets total capacitance = worst[15418.606 15418.606]

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.186886.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
	NBUFFX4
	NBUFFX2
	NBUFFX8
	NBUFFX16
	NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.186886.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
	INVX0
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTS: Prepare sources for clock domain gclk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : gclk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.186886.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
	NBUFFX4
	NBUFFX2
	NBUFFX8
	NBUFFX16
	NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.186886.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
	INVX0
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2, 
CTO-  :     DELLN2X2, 
CTO-  :     DELLN3X2, 
CTO-  :     IBUFFX16, 
CTO-  :     IBUFFX2, 
CTO-  :     IBUFFX32, 
CTO-  :     IBUFFX4, 
CTO-  :     IBUFFX8, 
CTO-  :     INVX0, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX32, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     NBUFFX16, 
CTO-  :     NBUFFX2, 
CTO-  :     NBUFFX32, 
CTO-  :     NBUFFX4, 
CTO-  :     NBUFFX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2'.
Using primary inverters equivalent to 'INVX0'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.182578
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2.
    Pruning slow or multistage gate DELLN1X2.
    Pruning slow or multistage gate DELLN3X2.
    Final pruned buffer set (5 buffers):
	NBUFFX4
	NBUFFX2
	NBUFFX8
	NBUFFX16
	NBUFFX32

    Final pruned inverter set (12 inverters):
	INVX0
	IBUFFX2
	INVX1
	IBUFFX4
	INVX2
	IBUFFX8
	INVX4
	IBUFFX16
	INVX8
	IBUFFX32
	INVX16
	INVX32


Initializing parameters for clock gclk:
Root pin: gclk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock gclk: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.072 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns


Starting optimization for clock gclk.
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns

*****************************************
* Preoptimization report (clock 'gclk') *
*****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.143 0.040 0.143)
    Estimated Insertion Delay (r/f/b) = (0.722 0.684 0.722)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.026 0.023 0.026)
    Estimated Insertion Delay (r/f/b) = (0.051 0.050 0.051)
  Wire capacitance =  7.1 pf
  Total capacitance = 15.8 pf
  Max transition = 0.343 ns
  Cells = 253 (area=4561.918945)
  Buffers = 235 (area=4082.686768)
  Inverters = 8 (area=376.012756)
  Others = 9 (area=103.219200)
  Buffer Types
  ============
    NBUFFX8: 167
    DELLN2X2: 2
    NBUFFX32: 1
    NBUFFX4: 11
    NBUFFX16: 53
    NBUFFX2: 1
  Inverter Types
  ==============
    INVX32: 8
  Other Cells
  ===========
    AND2X4: 8
    NOR2X4: 1

Report DRC violations for clock gclk (initial)
Warning: Max capacitance 192.000000 on lib_cell NBUFFX8 is very constraining.  Your max_transition suggests that 651.792480 would be more appropriate. (CTS-382)
Warning: Max capacitance 768.000000 on lib_cell NBUFFX32 is very constraining.  Your max_transition suggests that 1961.136963 would be more appropriate. (CTS-382)
Warning: Max capacitance 96.000000 on lib_cell NBUFFX4 is very constraining.  Your max_transition suggests that 294.700562 would be more appropriate. (CTS-382)
Warning: Max capacitance 384.000000 on lib_cell NBUFFX16 is very constraining.  Your max_transition suggests that 993.176514 would be more appropriate. (CTS-382)
Warning: Max capacitance 48.000000 on lib_cell NBUFFX2 is very constraining.  Your max_transition suggests that 319.563599 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock gclk (initial)
 Start (0.592, 0.734), End (0.592, 0.734) 

RC optimization for clock 'gclk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'gclk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.251, 0.637), End (0.251, 0.637) 

Detailed optimization for clock 'gclk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns
Starting optimization pass for clock gclk:
Start path based optimization 
 Start (0.250, 0.632), End (0.250, 0.632) 

 Start (0.250, 0.632), End (0.250, 0.632) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.250, 0.632), End (0.250, 0.632) 

 iteration 1: (0.380979, 0.631123) [0]
 Total 1 cells sized on clock gclk (LP) (corner 0)
 Start (0.250, 0.632), End (0.250, 0.631) 

 iteration 2: (0.368610, 0.631099) [0]
 iteration 3: (0.298077, 0.631098) [0]
 iteration 4: (0.284055, 0.631022) [0]
 iteration 5: (0.283559, 0.630526) [0]
 Total 4 delay buffers added on clock gclk (LP) (corner 0)
 Start (0.250, 0.631), End (0.347, 0.631) 

 Start (0.347, 0.631), End (0.347, 0.631) 

 iteration 6: (0.270562, 0.630526) [0]
 iteration 7: (0.267006, 0.630526) [0]
 iteration 8: (0.260830, 0.630526) [0]
 iteration 9: (0.223170, 0.630526) [0]
 iteration 10: (0.220388, 0.630526) [0]
 iteration 11: (0.205957, 0.630526) [0]
 iteration 12: (0.205914, 0.630526) [0]
 iteration 13: (0.202684, 0.630526) [0]
 iteration 14: (0.200908, 0.630526) [0]
 iteration 15: (0.198148, 0.630526) [0]
 iteration 16: (0.161644, 0.630526) [0]
 iteration 17: (0.156840, 0.630526) [0]
 iteration 18: (0.148812, 0.630526) [0]
 iteration 19: (0.145926, 0.630526) [0]
 iteration 20: (0.143356, 0.630526) [0]
 iteration 21: (0.140811, 0.630526) [0]
 iteration 22: (0.137496, 0.630526) [0]
 iteration 23: (0.129922, 0.630526) [0]
 iteration 24: (0.126093, 0.630526) [0]
 iteration 25: (0.123771, 0.630526) [0]
 iteration 26: (0.123417, 0.630526) [0]
 iteration 27: (0.122462, 0.630526) [0]
 iteration 28: (0.117812, 0.630526) [0]
 iteration 29: (0.115756, 0.630526) [0]
 iteration 30: (0.107215, 0.630526) [0]
 iteration 31: (0.105308, 0.630526) [0]
 iteration 32: (0.104671, 0.630526) [0]
 iteration 33: (0.102794, 0.630526) [0]
 iteration 34: (0.102190, 0.630526) [0]
 iteration 35: (0.102116, 0.630526) [0]
 iteration 36: (0.101648, 0.630526) [0]
 iteration 37: (0.101368, 0.630526) [0]
 iteration 38: (0.101252, 0.630526) [0]
 iteration 39: (0.101190, 0.630526) [0]
 iteration 40: (0.100790, 0.630526) [0]
 iteration 41: (0.099989, 0.630526) [0]
 iteration 42: (0.099699, 0.630526) [0]
 iteration 43: (0.099265, 0.630526) [0]
 iteration 44: (0.097475, 0.630526) [0]
 iteration 45: (0.096903, 0.630526) [0]
 iteration 46: (0.096434, 0.630526) [0]
 iteration 47: (0.095158, 0.630526) [0]
 iteration 48: (0.095055, 0.630526) [0]
 iteration 49: (0.093569, 0.630526) [0]
 iteration 50: (0.092574, 0.630526) [0]
 iteration 51: (0.091626, 0.630526) [0]
 iteration 52: (0.091487, 0.630526) [0]
 iteration 53: (0.090280, 0.630526) [0]
 iteration 54: (0.089973, 0.630526) [0]
 iteration 55: (0.089831, 0.630526) [0]
 iteration 56: (0.089064, 0.630526) [0]
 iteration 57: (0.088858, 0.630526) [0]
 iteration 58: (0.088622, 0.630526) [0]
 iteration 59: (0.088040, 0.630526) [0]
 iteration 60: (0.087875, 0.630526) [0]
 iteration 61: (0.087376, 0.630526) [0]
 iteration 62: (0.087248, 0.630526) [0]
 iteration 63: (0.087162, 0.630526) [0]
 iteration 64: (0.086654, 0.630526) [0]
 iteration 65: (0.086412, 0.630526) [0]
 iteration 66: (0.086247, 0.630526) [0]
 iteration 67: (0.085667, 0.630526) [0]
 iteration 68: (0.085418, 0.630526) [0]
 iteration 69: (0.085225, 0.630526) [0]
 iteration 70: (0.084817, 0.630526) [0]
 iteration 71: (0.084604, 0.630526) [0]
 iteration 72: (0.084435, 0.630526) [0]
 iteration 73: (0.084328, 0.630526) [0]
 iteration 74: (0.082922, 0.630526) [0]
 iteration 75: (0.082900, 0.630526) [0]
 iteration 76: (0.082628, 0.630526) [0]
 iteration 77: (0.082546, 0.630526) [0]
 iteration 78: (0.081440, 0.630526) [0]
 iteration 79: (0.081110, 0.630526) [0]
 iteration 80: (0.080918, 0.630526) [0]
 iteration 81: (0.080178, 0.630526) [0]
 iteration 82: (0.080168, 0.630526) [0]
 iteration 83: (0.079805, 0.630526) [0]
 iteration 84: (0.079521, 0.630526) [0]
 iteration 85: (0.079244, 0.630526) [0]
 iteration 86: (0.079085, 0.630526) [0]
 iteration 87: (0.078827, 0.630526) [0]
 iteration 88: (0.078005, 0.630526) [0]
 iteration 89: (0.077374, 0.630526) [0]
 iteration 90: (0.077286, 0.630526) [0]
 iteration 91: (0.076867, 0.630526) [0]
 iteration 92: (0.076586, 0.630526) [0]
 iteration 93: (0.076387, 0.630526) [0]
 iteration 94: (0.076311, 0.630526) [0]
 iteration 95: (0.075623, 0.630526) [0]
 iteration 96: (0.075202, 0.630526) [0]
 iteration 97: (0.074452, 0.630526) [0]
 iteration 98: (0.074113, 0.630526) [0]
 iteration 99: (0.073248, 0.630526) [0]
 iteration 100: (0.072777, 0.630526) [0]
 iteration 101: (0.072682, 0.630526) [0]
 iteration 102: (0.072593, 0.630526) [0]
 iteration 103: (0.071813, 0.630526) [0]
 iteration 104: (0.071428, 0.630526) [0]
 iteration 105: (0.071291, 0.630526) [0]
 iteration 106: (0.070036, 0.630526) [0]
 iteration 107: (0.069829, 0.630526) [0]
 iteration 108: (0.068757, 0.630526) [0]
 iteration 109: (0.068070, 0.630526) [0]
 iteration 110: (0.067121, 0.630526) [0]
 iteration 111: (0.066869, 0.630526) [0]
 iteration 112: (0.066174, 0.630526) [0]
 iteration 113: (0.066160, 0.630526) [0]
 iteration 114: (0.065924, 0.630526) [0]
 iteration 115: (0.065457, 0.630526) [0]
 iteration 116: (0.065414, 0.630526) [0]
 Total 5 delay buffers added on clock gclk (SP) (corner 0)
 Total 106 cells sized on clock gclk (SP) (corner 0)
 Start (0.347, 0.631), End (0.565, 0.631) 

 Start (0.565, 0.631), End (0.565, 0.631) 

Start area recovery: (0.565112, 0.630526)
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns
Switch to low metal layer for clock 'gclk':

 Total 218 out of 262 nets switched to low metal layer for clock 'gclk' with largest cap change 86.63 percent
Switch metal layer for area recovery: (0.565112, 0.630526)
 Start (0.565, 0.631), End (0.565, 0.631) 

Buffer removal for area recovery: (0.565112, 0.630526)
Area recovery optimization for clock 'gclk':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.565112, 0.630526)

 Total 0 buffers removed (all paths) for clock 'gclk'
Path buffer removal for area recovery: (0.565113, 0.630527)
Buffer pair removal for area recovery: (0.565113, 0.630527)
End area recovery: (0.565113, 0.630527)

**************************************************
* Multicorner optimization report (clock 'gclk') *
**************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.065 0.030 0.065)
    Estimated Insertion Delay (r/f/b) = (0.631 0.610 0.631)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.016 0.010 0.016)
    Estimated Insertion Delay (r/f/b) = (0.019 0.013 0.019)
  Wire capacitance =  7.1 pf
  Total capacitance = 14.8 pf
  Max transition = 0.343 ns
  Cells = 262 (area=3580.412598)
  Buffers = 244 (area=3403.465332)
  Inverters = 8 (area=87.552002)
  Others = 9 (area=89.395195)
  Buffer Types
  ============
    NBUFFX8: 57
    NBUFFX4: 99
    NBUFFX2: 63
    NBUFFX16: 6
    NBUFFX32: 19
  Inverter Types
  ==============
    INVX1: 1
    INVX0: 5
    INVX2: 1
    INVX32: 1
  Other Cells
  ===========
    AND2X4: 3
    AND2X2: 5
    NOR2X4: 1


++ Longest path for clock gclk in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 923  493) 
 gclk (port)                                     0   0    0 r ( 923  493) 
 gclk (net)                             2 122                 
 U2423/INP (INVX32)                              4   1    1 r ( 913  496) 
 U2423/ZN (INVX32)                              14   9   10 f ( 910  496) 
 n747 (net)                             2  59                 
 U2424/IN2 (NOR2X4)                             22   7   17 f ( 581  553) 
 U2424/QN (NOR2X4)                             253 117  134 r ( 580  553) 
 rclk (net)                            10 155                 
 fpu_add/fpu_add_frac_dp/U4144/IN1 (AND2X4)    253   8  142 r ( 658  239) 
 fpu_add/fpu_add_frac_dp/U4144/Q (AND2X4)      131 191  333 r ( 656  240) 
 fpu_add/fpu_add_frac_dp/n5670 (net)    6 103                 
 fpu_add/fpu_add_frac_dp/NBUFFX8_G4B2I4/INP (NBUFFX16)
                                               131   2  336 r ( 796  274) 
 fpu_add/fpu_add_frac_dp/NBUFFX8_G4B2I4/Z (NBUFFX16)
                                                98 149  485 r ( 791  274) 
 fpu_add/fpu_add_frac_dp/n5670_G4B1I4 (net)
                                        9  96                 
 fpu_add/fpu_add_frac_dp/NBUFFX8_G4B1I15/INP (NBUFFX8)
                                                98   1  486 r ( 722  277) 
 fpu_add/fpu_add_frac_dp/NBUFFX8_G4B1I15/Z (NBUFFX8)
                                               117 142  628 r ( 725  277) 
 fpu_add/fpu_add_frac_dp/n5670_G4B2I15 (net)
                                       40 104                 
 fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[7]/CLK (DFFX1)
                                               118   3  631 r ( 645  260) 


++ Shortest path for clock gclk in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 923  493) 
 gclk (port)                                     0   0    0 r ( 923  493) 
 gclk (net)                             2 122                 
 U2423/INP (INVX32)                              4   1    1 r ( 913  496) 
 U2423/ZN (INVX32)                              14   9   10 f ( 910  496) 
 n747 (net)                             2  59                 
 U2424/IN2 (NOR2X4)                             22   7   17 f ( 581  553) 
 U2424/QN (NOR2X4)                             253 117  134 r ( 580  553) 
 rclk (net)                            10 155                 
 fpu_div/fpu_div_frac_dp/U1608/IN1 (AND2X2)    253   4  138 r ( 658  565) 
 fpu_div/fpu_div_frac_dp/U1608/Q (AND2X2)      284 224  362 r ( 659  564) 
 fpu_div/fpu_div_frac_dp/n2126 (net)   15 168                 
 fpu_div/fpu_div_frac_dp/NBUFFX8_G4B1I10/INP (NBUFFX16)
                                               284   1  363 r ( 673  565) 
 fpu_div/fpu_div_frac_dp/NBUFFX8_G4B1I10/Z (NBUFFX16)
                                               121 198  561 r ( 677  565) 
 fpu_div/fpu_div_frac_dp/n2126_G4B1I10 (net)
                                       33 108                 
 fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[4]/CLK (DFFX1)
                                               122   4  565 r ( 727  573) 


++ Longest path for clock gclk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 923  493) 
 gclk (port)                                     0   0    0 r ( 923  493) 
 gclk (net)                             2 122                 
 U2423/INP (INVX32)                              4   1    1 r ( 913  496) 
 U2423/ZN (INVX32)                               0   0    1 f ( 910  496) 
 n747 (net)                             2  59                 
 U2424/IN2 (NOR2X4)                             18   6    7 f ( 581  553) 
 U2424/QN (NOR2X4)                               0   0    7 r ( 580  553) 
 rclk (net)                            10 155                 
 fpu_mul/fpu_mul_frac_dp/U2032/IN1 (AND2X2)      7   2    9 r ( 634  700) 
 fpu_mul/fpu_mul_frac_dp/U2032/Q (AND2X2)        0   0    9 r ( 632  700) 
 fpu_mul/fpu_mul_frac_dp/n2574 (net)   13 166                 
 fpu_mul/fpu_mul_frac_dp/NBUFFX8_G4B1I10/INP (NBUFFX8)
                                                17   5   15 r ( 440  559) 
 fpu_mul/fpu_mul_frac_dp/NBUFFX8_G4B1I10/Z (NBUFFX8)
                                                 0   0   15 r ( 443  559) 
 fpu_mul/fpu_mul_frac_dp/n2574_G4B1I10 (net)
                                       41 116                 
 fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]/CLK (DFFX1)
                                                13   4   19 r ( 356  484) 


++ Shortest path for clock gclk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 f ( 923  493) 
 gclk (port)                                     0   0    0 f ( 923  493) 
 gclk (net)                             2 117                 
 U2423/INP (INVX32)                              4   1    1 f ( 913  496) 
 U2423/ZN (INVX32)                               0   0    1 r ( 910  496) 
 n747 (net)                             2  59                 
 CTS_gclk_CTO_delay2/INP (NBUFFX4)               0   0    1 r ( 906  499) 
 CTS_gclk_CTO_delay2/Z (NBUFFX4)                 0   0    1 r ( 904  498) 
 CTS_gclk_CTO_delay21 (net)             1   6                 
 CTS_gclk_CTO_delay9/INP (NBUFFX2)               0   0    1 r ( 894  504) 
 CTS_gclk_CTO_delay9/Z (NBUFFX2)                 0   0    1 r ( 894  504) 
 CTS_gclk_CTO_delay91 (net)             1  15                 
 NBUFFX2_G2B5I1/INP (NBUFFX32)                   0   0    2 r ( 893  501) 
 NBUFFX2_G2B5I1/Z (NBUFFX32)                     0   0    2 r ( 904  501) 
 n747_G2B1I1 (net)                      1  26                 
 DELLN2X2_G2B3I1/INP (NBUFFX32)                  4   1    3 r ( 786  501) 
 DELLN2X2_G2B3I1/Z (NBUFFX32)                    0   0    3 r ( 797  501) 
 n747_G2B2I1 (net)                      1  19                 
 NBUFFX16_G2B1I1/INP (NBUFFX32)                  1   0    3 r ( 751  501) 
 NBUFFX16_G2B1I1/Z (NBUFFX32)                    0   0    3 r ( 762  501) 
 n747_G2B3I1 (net)                      3  22                 
 cluster_header/I0/sync_cluster_slave/so_l_reg/CLK (LATCHX1)
                                                 1   0    3 r ( 804  484) 

Report DRC violations for clock gclk (final)
Total 0 DRC violations for clock gclk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:43:23 2017
****************************************
Std cell utilization: 50.61%  (457838/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.39%  (453953/(904718-3888))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        457838   sites, (non-fixed:453953 fixed:3885)
                      32415    cells, (non-fixed:32154  fixed:261)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3888     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       65 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:43:23 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 259 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:43:25 2017
****************************************

avg cell displacement:    1.766 um ( 0.61 row height)
max cell displacement:    3.520 um ( 1.22 row height)
std deviation:            1.081 um ( 0.38 row height)
number of cell moved:       415 cells (out of 32154 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 83 out of 255 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
icc_shell> Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   51  Alloctr   52  Proc 2222 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,923.28,922.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   59  Alloctr   59  Proc 2222 
Net statistics:
Total number of nets     = 34063
Number of nets to route  = 262
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 258
Number of nets with min-layer-mode soft-cost-medium = 258
Number of nets with max-layer-mode hard = 255
255 nets are fully connected,
 of which 0 are detail routed and 255 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used   71  Alloctr   72  Proc 2222 
Average gCell capacity  3.03	 on layer (1)	 M1
Average gCell capacity  8.99	 on layer (2)	 M2
Average gCell capacity  4.50	 on layer (3)	 M3
Average gCell capacity  4.49	 on layer (4)	 M4
Average gCell capacity  2.25	 on layer (5)	 M5
Average gCell capacity  2.24	 on layer (6)	 M6
Average gCell capacity  1.12	 on layer (7)	 M7
Average gCell capacity  0.75	 on layer (8)	 M8
Average gCell capacity  0.56	 on layer (9)	 M9
Average number of tracks per gCell 9.02	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.51	 on layer (3)	 M3
Average number of tracks per gCell 4.51	 on layer (4)	 M4
Average number of tracks per gCell 2.26	 on layer (5)	 M5
Average number of tracks per gCell 2.26	 on layer (6)	 M6
Average number of tracks per gCell 1.13	 on layer (7)	 M7
Average number of tracks per gCell 0.76	 on layer (8)	 M8
Average number of tracks per gCell 0.57	 on layer (9)	 M9
Number of gCells = 921600
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   72  Alloctr   74  Proc 2222 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build Data] Total (MB): Used   72  Alloctr   74  Proc 2222 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   72  Alloctr   74  Proc 2222 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   72  Alloctr   74  Proc 2222 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 59516.03
Initial. Layer M1 wire length = 3.52
Initial. Layer M2 wire length = 22.91
Initial. Layer M3 wire length = 22359.53
Initial. Layer M4 wire length = 24704.64
Initial. Layer M5 wire length = 7736.80
Initial. Layer M6 wire length = 4688.64
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 16737
Initial. Via VIA12C count = 5074
Initial. Via VIA23C count = 5063
Initial. Via VIA34C count = 5724
Initial. Via VIA45C count = 592
Initial. Via VIA56C count = 284
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   72  Alloctr   74  Proc 2222 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 59516.03
phase1. Layer M1 wire length = 3.52
phase1. Layer M2 wire length = 22.91
phase1. Layer M3 wire length = 22359.53
phase1. Layer M4 wire length = 24704.64
phase1. Layer M5 wire length = 7736.80
phase1. Layer M6 wire length = 4688.64
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 16737
phase1. Via VIA12C count = 5074
phase1. Via VIA23C count = 5063
phase1. Via VIA34C count = 5724
phase1. Via VIA45C count = 592
phase1. Via VIA56C count = 284
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   72  Alloctr   74  Proc 2222 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 59516.03
phase2. Layer M1 wire length = 3.52
phase2. Layer M2 wire length = 22.91
phase2. Layer M3 wire length = 22359.53
phase2. Layer M4 wire length = 24704.64
phase2. Layer M5 wire length = 7736.80
phase2. Layer M6 wire length = 4688.64
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 16737
phase2. Via VIA12C count = 5074
phase2. Via VIA23C count = 5063
phase2. Via VIA34C count = 5724
phase2. Via VIA45C count = 592
phase2. Via VIA56C count = 284
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   72  Alloctr   74  Proc 2222 

Congestion utilization per direction:
Average vertical track utilization   =  0.75 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  1.28 %
Peak    horizontal track utilization = 71.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -6  Alloctr   -6  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   70  Proc 2222 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   17  Alloctr   18  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   70  Proc 2222 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   51  Alloctr   52  Proc 2222 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 2222 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 3516 of 17651


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    7  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   53  Alloctr   55  Proc 2222 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    7  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   53  Alloctr   55  Proc 2222 

Number of wires with overlap after iteration 1 = 1198 of 15328


Wire length and via report:
---------------------------
Number of M1 wires: 644 		 POLYCON: 0
Number of M2 wires: 3555 		 VIA12C: 5074
Number of M3 wires: 5611 		 VIA23C: 5103
Number of M4 wires: 4803 		 VIA34C: 5950
Number of M5 wires: 507 		 VIA45C: 611
Number of M6 wires: 208 		 VIA56C: 283
Number of M7 wires: 0 		 VIA67C: 0
Number of M8 wires: 0 		 VIA78C: 0
Number of M9 wires: 0 		 VIA89C: 0
Total number of wires: 15328 		 vias: 17021

Total M1 wire length: 137.3
Total M2 wire length: 1182.1
Total M3 wire length: 23031.4
Total M4 wire length: 24537.2
Total M5 wire length: 7669.6
Total M6 wire length: 4678.1
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 61235.6

Longest M1 wire length: 0.8
Longest M2 wire length: 3.2
Longest M3 wire length: 322.6
Longest M4 wire length: 247.7
Longest M5 wire length: 135.7
Longest M6 wire length: 316.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   49  Alloctr   50  Proc 2222 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 2222 
Total number of nets = 34063, of which 0 are not extracted
Total number of open nets = 33763, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	123/1024 Partitions, Violations =	0
Routed	137/1024 Partitions, Violations =	0
Routed	138/1024 Partitions, Violations =	0
Routed	139/1024 Partitions, Violations =	0
Routed	140/1024 Partitions, Violations =	2
Routed	154/1024 Partitions, Violations =	2
Routed	155/1024 Partitions, Violations =	2
Routed	156/1024 Partitions, Violations =	2
Routed	157/1024 Partitions, Violations =	3
Routed	158/1024 Partitions, Violations =	1
Routed	159/1024 Partitions, Violations =	1
Routed	172/1024 Partitions, Violations =	1
Routed	173/1024 Partitions, Violations =	1
Routed	174/1024 Partitions, Violations =	3
Routed	175/1024 Partitions, Violations =	2
Routed	176/1024 Partitions, Violations =	2
Routed	177/1024 Partitions, Violations =	2
Routed	178/1024 Partitions, Violations =	2
Routed	191/1024 Partitions, Violations =	2
Routed	192/1024 Partitions, Violations =	2
Routed	193/1024 Partitions, Violations =	2
Routed	194/1024 Partitions, Violations =	2
Routed	195/1024 Partitions, Violations =	2
Routed	196/1024 Partitions, Violations =	2
Routed	197/1024 Partitions, Violations =	2
Routed	198/1024 Partitions, Violations =	2
Routed	211/1024 Partitions, Violations =	2
Routed	212/1024 Partitions, Violations =	2
Routed	213/1024 Partitions, Violations =	2
Routed	214/1024 Partitions, Violations =	2
Routed	215/1024 Partitions, Violations =	2
Routed	216/1024 Partitions, Violations =	4
Routed	217/1024 Partitions, Violations =	4
Routed	218/1024 Partitions, Violations =	4
Routed	219/1024 Partitions, Violations =	4
Routed	232/1024 Partitions, Violations =	4
Routed	233/1024 Partitions, Violations =	4
Routed	234/1024 Partitions, Violations =	4
Routed	235/1024 Partitions, Violations =	4
Routed	236/1024 Partitions, Violations =	4
Routed	237/1024 Partitions, Violations =	6
Routed	238/1024 Partitions, Violations =	4
Routed	239/1024 Partitions, Violations =	4
Routed	240/1024 Partitions, Violations =	4
Routed	241/1024 Partitions, Violations =	4
Routed	254/1024 Partitions, Violations =	4
Routed	255/1024 Partitions, Violations =	4
Routed	256/1024 Partitions, Violations =	4
Routed	257/1024 Partitions, Violations =	4
Routed	258/1024 Partitions, Violations =	4
Routed	259/1024 Partitions, Violations =	4
Routed	260/1024 Partitions, Violations =	2
Routed	261/1024 Partitions, Violations =	2
Routed	277/1024 Partitions, Violations =	2
Routed	278/1024 Partitions, Violations =	2
Routed	279/1024 Partitions, Violations =	2
Routed	280/1024 Partitions, Violations =	2
Routed	285/1024 Partitions, Violations =	4
Routed	301/1024 Partitions, Violations =	4
Routed	302/1024 Partitions, Violations =	4
Routed	303/1024 Partitions, Violations =	4
Routed	305/1024 Partitions, Violations =	4
Routed	310/1024 Partitions, Violations =	2
Routed	326/1024 Partitions, Violations =	4
Routed	327/1024 Partitions, Violations =	4
Routed	328/1024 Partitions, Violations =	4
Routed	331/1024 Partitions, Violations =	4
Routed	335/1024 Partitions, Violations =	4
Routed	340/1024 Partitions, Violations =	4
Routed	352/1024 Partitions, Violations =	4
Routed	353/1024 Partitions, Violations =	2
Routed	355/1024 Partitions, Violations =	4
Routed	360/1024 Partitions, Violations =	4
Routed	365/1024 Partitions, Violations =	4
Routed	370/1024 Partitions, Violations =	6
Routed	379/1024 Partitions, Violations =	6
Routed	380/1024 Partitions, Violations =	6
Routed	385/1024 Partitions, Violations =	6
Routed	390/1024 Partitions, Violations =	10
Routed	395/1024 Partitions, Violations =	10
Routed	402/1024 Partitions, Violations =	12
Routed	407/1024 Partitions, Violations =	12
Routed	410/1024 Partitions, Violations =	12
Routed	415/1024 Partitions, Violations =	8
Routed	420/1024 Partitions, Violations =	8
Routed	425/1024 Partitions, Violations =	8
Routed	430/1024 Partitions, Violations =	6
Routed	436/1024 Partitions, Violations =	6
Routed	440/1024 Partitions, Violations =	6
Routed	445/1024 Partitions, Violations =	4
Routed	450/1024 Partitions, Violations =	4
Routed	455/1024 Partitions, Violations =	2
Routed	460/1024 Partitions, Violations =	2
Routed	466/1024 Partitions, Violations =	7
Routed	470/1024 Partitions, Violations =	9
Routed	475/1024 Partitions, Violations =	13
Routed	480/1024 Partitions, Violations =	14
Routed	485/1024 Partitions, Violations =	16
Routed	490/1024 Partitions, Violations =	16
Routed	497/1024 Partitions, Violations =	14
Routed	500/1024 Partitions, Violations =	14
Routed	505/1024 Partitions, Violations =	14
Routed	510/1024 Partitions, Violations =	10
Routed	515/1024 Partitions, Violations =	7
Routed	520/1024 Partitions, Violations =	9
Routed	529/1024 Partitions, Violations =	9
Routed	530/1024 Partitions, Violations =	9
Routed	535/1024 Partitions, Violations =	9
Routed	540/1024 Partitions, Violations =	9
Routed	545/1024 Partitions, Violations =	13
Routed	550/1024 Partitions, Violations =	13
Routed	555/1024 Partitions, Violations =	14
Routed	560/1024 Partitions, Violations =	14
Routed	565/1024 Partitions, Violations =	12
Routed	570/1024 Partitions, Violations =	15
Routed	575/1024 Partitions, Violations =	13
Routed	581/1024 Partitions, Violations =	15
Routed	585/1024 Partitions, Violations =	12
Routed	590/1024 Partitions, Violations =	12
Routed	595/1024 Partitions, Violations =	9
Routed	600/1024 Partitions, Violations =	10
Routed	605/1024 Partitions, Violations =	11
Routed	610/1024 Partitions, Violations =	9
Routed	615/1024 Partitions, Violations =	14
Routed	620/1024 Partitions, Violations =	14
Routed	625/1024 Partitions, Violations =	16
Routed	630/1024 Partitions, Violations =	14
Routed	635/1024 Partitions, Violations =	12
Routed	640/1024 Partitions, Violations =	14
Routed	645/1024 Partitions, Violations =	13
Routed	650/1024 Partitions, Violations =	13
Routed	655/1024 Partitions, Violations =	13
Routed	660/1024 Partitions, Violations =	13
Routed	665/1024 Partitions, Violations =	15
Routed	670/1024 Partitions, Violations =	14
Routed	675/1024 Partitions, Violations =	14
Routed	680/1024 Partitions, Violations =	14
Routed	685/1024 Partitions, Violations =	14
Routed	690/1024 Partitions, Violations =	18
Routed	695/1024 Partitions, Violations =	16
Routed	700/1024 Partitions, Violations =	18
Routed	705/1024 Partitions, Violations =	22
Routed	710/1024 Partitions, Violations =	20
Routed	715/1024 Partitions, Violations =	26
Routed	720/1024 Partitions, Violations =	26
Routed	725/1024 Partitions, Violations =	24
Routed	730/1024 Partitions, Violations =	20
Routed	735/1024 Partitions, Violations =	16
Routed	740/1024 Partitions, Violations =	12
Routed	745/1024 Partitions, Violations =	15
Routed	750/1024 Partitions, Violations =	17
Routed	755/1024 Partitions, Violations =	19
Routed	760/1024 Partitions, Violations =	17
Routed	765/1024 Partitions, Violations =	19
Routed	770/1024 Partitions, Violations =	25
Routed	775/1024 Partitions, Violations =	25
Routed	780/1024 Partitions, Violations =	27
Routed	785/1024 Partitions, Violations =	27
Routed	790/1024 Partitions, Violations =	28
Routed	795/1024 Partitions, Violations =	32
Routed	800/1024 Partitions, Violations =	28
Routed	805/1024 Partitions, Violations =	27
Routed	810/1024 Partitions, Violations =	34
Routed	815/1024 Partitions, Violations =	28
Routed	820/1024 Partitions, Violations =	28
Routed	825/1024 Partitions, Violations =	27
Routed	830/1024 Partitions, Violations =	27
Routed	835/1024 Partitions, Violations =	27
Routed	840/1024 Partitions, Violations =	27
Routed	845/1024 Partitions, Violations =	29
Routed	850/1024 Partitions, Violations =	27
Routed	855/1024 Partitions, Violations =	27
Routed	860/1024 Partitions, Violations =	25
Routed	865/1024 Partitions, Violations =	25
Routed	870/1024 Partitions, Violations =	29
Routed	875/1024 Partitions, Violations =	35
Routed	880/1024 Partitions, Violations =	39
Routed	885/1024 Partitions, Violations =	39
Routed	890/1024 Partitions, Violations =	35
Routed	895/1024 Partitions, Violations =	29
Routed	900/1024 Partitions, Violations =	33
Routed	905/1024 Partitions, Violations =	33
Routed	910/1024 Partitions, Violations =	35
Routed	915/1024 Partitions, Violations =	32
Routed	920/1024 Partitions, Violations =	30
Routed	925/1024 Partitions, Violations =	34
Routed	931/1024 Partitions, Violations =	34
Routed	935/1024 Partitions, Violations =	35
Routed	940/1024 Partitions, Violations =	35
Routed	945/1024 Partitions, Violations =	35
Routed	950/1024 Partitions, Violations =	35
Routed	958/1024 Partitions, Violations =	31
Routed	960/1024 Partitions, Violations =	29
Routed	965/1024 Partitions, Violations =	29
Routed	970/1024 Partitions, Violations =	29
Routed	975/1024 Partitions, Violations =	32
Routed	980/1024 Partitions, Violations =	32
Routed	985/1024 Partitions, Violations =	29
Routed	990/1024 Partitions, Violations =	29
Routed	997/1024 Partitions, Violations =	29
Routed	1000/1024 Partitions, Violations =	31
Routed	1005/1024 Partitions, Violations =	31
Routed	1010/1024 Partitions, Violations =	33
Routed	1015/1024 Partitions, Violations =	33
Routed	1020/1024 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	Diff net spacing : 7
	Same net spacing : 1
	Short : 21

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   63  Alloctr   64  Proc 2222 

End DR iteration 0 with 1024 parts

Start DR iteration 1: non-uniform partition
Routed	1/10 Partitions, Violations =	22
Routed	2/10 Partitions, Violations =	20
Routed	3/10 Partitions, Violations =	18
Routed	4/10 Partitions, Violations =	16
Routed	5/10 Partitions, Violations =	14
Routed	6/10 Partitions, Violations =	11
Routed	7/10 Partitions, Violations =	8
Routed	8/10 Partitions, Violations =	5
Routed	9/10 Partitions, Violations =	2
Routed	10/10 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   63  Alloctr   64  Proc 2222 

End DR iteration 1 with 10 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   50  Alloctr   51  Proc 2222 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   50  Alloctr   51  Proc 2222 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    61658 micron
Total Number of Contacts =             16953
Total Number of Wires =                15023
Total Number of PtConns =              2447
Total Number of Routed Wires =       15023
Total Routed Wire Length =           61071 micron
Total Number of Routed Contacts =       16953
	Layer          M1 :         10 micron
	Layer          M2 :       1621 micron
	Layer          M3 :      23239 micron
	Layer          M4 :      24446 micron
	Layer          M5 :       7675 micron
	Layer          M6 :       4666 micron
	Layer          M7 :          0 micron
	Layer          M8 :          0 micron
	Layer          M9 :          0 micron
	Via        VIA56C :         89
	Via   VIA56C(rot) :        186
	Via        VIA45C :        592
	Via        VIA34C :       1191
	Via   VIA34C(rot) :       4722
	Via        VIA23C :       5099
	Via   VIA12B(rot) :         79
	Via   VIA12C(rot) :       4995

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 16953 vias)
 
    Layer VIA1       =  0.00% (0      / 5074    vias)
        Un-optimized = 100.00% (5074    vias)
    Layer VIA2       =  0.00% (0      / 5099    vias)
        Un-optimized = 100.00% (5099    vias)
    Layer VIA3       =  0.00% (0      / 5913    vias)
        Un-optimized = 100.00% (5913    vias)
    Layer VIA4       =  0.00% (0      / 592     vias)
        Un-optimized = 100.00% (592     vias)
    Layer VIA5       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
 
  Total double via conversion rate    =  0.00% (0 / 16953 vias)
 
    Layer VIA1       =  0.00% (0      / 5074    vias)
    Layer VIA2       =  0.00% (0      / 5099    vias)
    Layer VIA3       =  0.00% (0      / 5913    vias)
    Layer VIA4       =  0.00% (0      / 592     vias)
    Layer VIA5       =  0.00% (0      / 275     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 16953 vias)
 
    Layer VIA1       =  0.00% (0      / 5074    vias)
        Un-optimized = 100.00% (5074    vias)
    Layer VIA2       =  0.00% (0      / 5099    vias)
        Un-optimized = 100.00% (5099    vias)
    Layer VIA3       =  0.00% (0      / 5913    vias)
        Un-optimized = 100.00% (5913    vias)
    Layer VIA4       =  0.00% (0      / 592     vias)
        Un-optimized = 100.00% (592     vias)
    Layer VIA5       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
 

Total number of nets = 34063
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
icc_shell> icc_shell> ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (262/34098 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Wed Mar  8 03:44:03 2017

  Beginning initial routing 
  --------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 2260 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,923.28,922.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   67  Proc 2260 
Net statistics:
Total number of nets     = 34063
Number of nets to route  = 33763
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 258
Number of nets with min-layer-mode soft-cost-medium = 258
Number of nets with max-layer-mode hard = 255
262 nets are fully connected,
 of which 262 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used   78  Alloctr   79  Proc 2260 
Average gCell capacity  3.03	 on layer (1)	 M1
Average gCell capacity  8.99	 on layer (2)	 M2
Average gCell capacity  4.50	 on layer (3)	 M3
Average gCell capacity  4.49	 on layer (4)	 M4
Average gCell capacity  2.25	 on layer (5)	 M5
Average gCell capacity  2.24	 on layer (6)	 M6
Average gCell capacity  1.12	 on layer (7)	 M7
Average gCell capacity  0.75	 on layer (8)	 M8
Average gCell capacity  0.56	 on layer (9)	 M9
Average number of tracks per gCell 9.02	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.51	 on layer (3)	 M3
Average number of tracks per gCell 4.51	 on layer (4)	 M4
Average number of tracks per gCell 2.26	 on layer (5)	 M5
Average number of tracks per gCell 2.26	 on layer (6)	 M6
Average number of tracks per gCell 1.13	 on layer (7)	 M7
Average number of tracks per gCell 0.76	 on layer (8)	 M8
Average number of tracks per gCell 0.57	 on layer (9)	 M9
Number of gCells = 921600
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   81  Proc 2260 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Build Data] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build Data] Total (MB): Used   81  Alloctr   82  Proc 2260 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   81  Alloctr   82  Proc 2260 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Initial Routing] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Initial Routing] Total (MB): Used  103  Alloctr  104  Proc 2260 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2302 Max = 5 GRCs =  2291 (1.12%)
Initial. H routing: Overflow =  2243 Max = 5 (GRCs =   1) GRCs =  2175 (2.12%)
Initial. V routing: Overflow =    59 Max = 1 (GRCs =  12) GRCs =   116 (0.11%)
Initial. M1         Overflow =   391 Max = 2 (GRCs =   1) GRCs =   497 (0.49%)
Initial. M2         Overflow =    53 Max = 1 (GRCs =   6) GRCs =   110 (0.11%)
Initial. M3         Overflow =  1678 Max = 5 (GRCs =   1) GRCs =  1504 (1.47%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)
Initial. M5         Overflow =   149 Max = 1 (GRCs = 149) GRCs =   149 (0.15%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    25 Max = 1 (GRCs =  25) GRCs =    25 (0.02%)
Initial. M8         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       90.0 7.48 1.31 0.35 0.01 0.11 0.02 0.00 0.00 0.00 0.43 0.00 0.00 0.28
M2       9.52 16.7 21.6 21.0 15.2 8.97 4.38 1.78 0.58 0.00 0.11 0.01 0.00 0.00
M3       6.73 8.70 12.7 13.8 0.00 16.1 12.7 11.1 7.99 0.00 8.59 0.00 1.18 0.15
M4       48.3 17.4 17.0 8.30 0.00 4.98 2.58 0.75 0.43 0.00 0.12 0.00 0.00 0.00
M5       39.8 0.00 0.00 11.8 0.00 35.6 6.78 0.00 0.00 0.00 5.78 0.00 0.00 0.15
M6       89.6 0.00 0.00 4.33 0.00 5.47 0.42 0.00 0.00 0.00 0.11 0.00 0.00 0.00
M7       85.3 0.00 0.00 0.00 0.00 3.61 0.00 0.00 0.00 0.00 11.0 0.00 0.00 0.02
M8       99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.00
M9       99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.17 0.00 0.00 0.00
Total    61.0 5.93 6.20 7.03 1.80 8.82 3.17 1.61 1.06 0.00 3.10 0.00 0.14 0.07


Initial. Total Wire Length = 1568949.66
Initial. Layer M1 wire length = 32724.51
Initial. Layer M2 wire length = 583438.82
Initial. Layer M3 wire length = 514554.91
Initial. Layer M4 wire length = 163355.14
Initial. Layer M5 wire length = 201448.95
Initial. Layer M6 wire length = 25422.44
Initial. Layer M7 wire length = 47453.15
Initial. Layer M8 wire length = 274.31
Initial. Layer M9 wire length = 277.42
Initial. Total Number of Contacts = 238896
Initial. Via VIA12C count = 120492
Initial. Via VIA23C count = 100922
Initial. Via VIA34C count = 9914
Initial. Via VIA45C count = 6431
Initial. Via VIA56C count = 646
Initial. Via VIA67C count = 467
Initial. Via VIA78C count = 12
Initial. Via VIA89C count = 12
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
50% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
60% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  105  Alloctr  106  Proc 2260 
phase1. Routing result:
phase1. Both Dirs: Overflow =   667 Max = 3 GRCs =   807 (0.39%)
phase1. H routing: Overflow =   582 Max = 2 (GRCs = 13) GRCs =   690 (0.67%)
phase1. V routing: Overflow =    85 Max = 3 (GRCs =  2) GRCs =   117 (0.11%)
phase1. M1         Overflow =   345 Max = 2 (GRCs =  1) GRCs =   463 (0.45%)
phase1. M2         Overflow =    84 Max = 3 (GRCs =  2) GRCs =   116 (0.11%)
phase1. M3         Overflow =   230 Max = 2 (GRCs = 12) GRCs =   220 (0.21%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       85.1 9.37 2.85 1.10 0.02 0.37 0.12 0.04 0.01 0.00 0.72 0.00 0.00 0.22
M2       8.47 16.3 22.2 22.0 15.5 8.79 4.15 1.62 0.60 0.00 0.10 0.02 0.00 0.00
M3       6.50 10.7 15.3 15.8 0.03 16.5 11.9 9.90 6.31 0.00 6.71 0.00 0.16 0.01
M4       43.6 19.1 19.5 8.54 0.00 5.79 2.17 0.87 0.30 0.00 0.08 0.00 0.00 0.00
M5       37.2 0.00 0.00 12.3 0.00 38.1 6.26 0.00 0.00 0.00 6.01 0.00 0.00 0.00
M6       81.1 0.00 0.00 7.09 0.00 10.6 0.75 0.00 0.00 0.00 0.27 0.00 0.00 0.00
M7       75.1 0.00 0.00 0.00 0.00 5.59 0.00 0.00 0.00 0.00 19.2 0.00 0.00 0.00
M8       99.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.99 0.00 0.00 0.00
M9       98.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.13 0.00 0.00 0.00
Total    58.0 6.40 6.89 7.70 1.80 9.89 2.92 1.43 0.83 0.00 4.01 0.00 0.02 0.03


phase1. Total Wire Length = 1592133.98
phase1. Layer M1 wire length = 53108.30
phase1. Layer M2 wire length = 573510.55
phase1. Layer M3 wire length = 463355.45
phase1. Layer M4 wire length = 167487.92
phase1. Layer M5 wire length = 201745.15
phase1. Layer M6 wire length = 50277.71
phase1. Layer M7 wire length = 77618.24
phase1. Layer M8 wire length = 2685.30
phase1. Layer M9 wire length = 2345.36
phase1. Total Number of Contacts = 248862
phase1. Via VIA12C count = 125439
phase1. Via VIA23C count = 97455
phase1. Via VIA34C count = 13869
phase1. Via VIA45C count = 9710
phase1. Via VIA56C count = 1326
phase1. Via VIA67C count = 945
phase1. Via VIA78C count = 90
phase1. Via VIA89C count = 28
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:08 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  105  Alloctr  106  Proc 2260 
phase2. Routing result:
phase2. Both Dirs: Overflow =   322 Max = 2 GRCs =   415 (0.20%)
phase2. H routing: Overflow =   320 Max = 2 (GRCs =   1) GRCs =   412 (0.40%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =   1) GRCs =     3 (0.00%)
phase2. M1         Overflow =   245 Max = 1 (GRCs = 153) GRCs =   337 (0.33%)
phase2. M2         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     3 (0.00%)
phase2. M3         Overflow =    75 Max = 2 (GRCs =   1) GRCs =    75 (0.07%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       85.1 9.38 2.89 1.12 0.03 0.39 0.12 0.04 0.02 0.00 0.72 0.00 0.00 0.15
M2       8.36 16.6 23.3 23.9 16.6 7.67 2.71 0.64 0.07 0.00 0.01 0.00 0.00 0.00
M3       6.50 10.5 15.3 15.8 0.03 16.5 11.9 9.82 6.41 0.00 7.04 0.00 0.07 0.00
M4       43.7 19.1 19.4 8.53 0.00 5.78 2.16 0.86 0.29 0.00 0.08 0.00 0.00 0.00
M5       37.2 0.00 0.00 12.3 0.00 38.2 6.25 0.00 0.00 0.00 6.00 0.00 0.00 0.00
M6       81.2 0.00 0.00 7.06 0.00 10.6 0.75 0.00 0.00 0.00 0.27 0.00 0.00 0.00
M7       75.1 0.00 0.00 0.00 0.00 5.78 0.00 0.00 0.00 0.00 19.0 0.00 0.00 0.00
M8       99.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.98 0.00 0.00 0.00
M9       99.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.93 0.00 0.00 0.00
Total    58.8 6.29 6.89 7.76 1.88 9.60 2.70 1.28 0.77 0.00 3.94 0.00 0.01 0.02


phase2. Total Wire Length = 1593023.86
phase2. Layer M1 wire length = 53616.99
phase2. Layer M2 wire length = 575914.21
phase2. Layer M3 wire length = 462141.28
phase2. Layer M4 wire length = 167220.99
phase2. Layer M5 wire length = 201662.42
phase2. Layer M6 wire length = 50202.52
phase2. Layer M7 wire length = 77236.09
phase2. Layer M8 wire length = 2682.78
phase2. Layer M9 wire length = 2346.57
phase2. Total Number of Contacts = 248897
phase2. Via VIA12C count = 125638
phase2. Via VIA23C count = 97376
phase2. Via VIA34C count = 13857
phase2. Via VIA45C count = 9642
phase2. Via VIA56C count = 1325
phase2. Via VIA67C count = 941
phase2. Via VIA78C count = 90
phase2. Via VIA89C count = 28
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:03 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  105  Alloctr  106  Proc 2260 
phase3. Routing result:
phase3. Both Dirs: Overflow =   253 Max = 1 GRCs =   346 (0.17%)
phase3. H routing: Overflow =   253 Max = 1 (GRCs = 159) GRCs =   346 (0.34%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   232 Max = 1 (GRCs = 140) GRCs =   325 (0.32%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M3         Overflow =    20 Max = 1 (GRCs =  19) GRCs =    21 (0.02%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       85.1 9.38 2.89 1.13 0.03 0.40 0.12 0.04 0.02 0.00 0.73 0.00 0.00 0.14
M2       8.34 16.5 23.3 24.1 16.8 7.62 2.50 0.55 0.06 0.00 0.00 0.00 0.00 0.00
M3       6.52 10.5 15.2 15.7 0.03 16.4 11.9 9.87 6.51 0.00 7.23 0.00 0.02 0.00
M4       43.6 19.1 19.5 8.53 0.00 5.79 2.17 0.86 0.30 0.00 0.08 0.00 0.00 0.00
M5       37.3 0.00 0.00 12.2 0.00 38.1 6.28 0.00 0.00 0.00 6.03 0.00 0.00 0.00
M6       81.1 0.00 0.00 7.10 0.00 10.7 0.75 0.00 0.00 0.00 0.27 0.00 0.00 0.00
M7       75.0 0.00 0.00 0.00 0.00 5.77 0.00 0.00 0.00 0.00 19.1 0.00 0.00 0.00
M8       99.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.98 0.00 0.00 0.00
M9       99.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.91 0.00 0.00 0.00
Total    58.9 6.28 6.87 7.77 1.90 9.56 2.68 1.28 0.78 0.00 3.97 0.00 0.00 0.02


phase3. Total Wire Length = 1592531.90
phase3. Layer M1 wire length = 53706.18
phase3. Layer M2 wire length = 575820.70
phase3. Layer M3 wire length = 461405.51
phase3. Layer M4 wire length = 167241.05
phase3. Layer M5 wire length = 201414.78
phase3. Layer M6 wire length = 50412.68
phase3. Layer M7 wire length = 77501.63
phase3. Layer M8 wire length = 2682.78
phase3. Layer M9 wire length = 2346.57
phase3. Total Number of Contacts = 249008
phase3. Via VIA12C count = 125654
phase3. Via VIA23C count = 97353
phase3. Via VIA34C count = 13911
phase3. Via VIA45C count = 9662
phase3. Via VIA56C count = 1345
phase3. Via VIA67C count = 965
phase3. Via VIA78C count = 90
phase3. Via VIA89C count = 28
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:42 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:41 total=0:00:42
[End of Whole Chip Routing] Stage (MB): Used   46  Alloctr   46  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  105  Alloctr  106  Proc 2260 

Congestion utilization per direction:
Average vertical track utilization   = 21.82 %
Peak    vertical track utilization   = 86.67 %
Average horizontal track utilization = 29.64 %
Peak    horizontal track utilization = 114.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -8  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used   99  Alloctr  102  Proc 2260 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:42 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
[GR: Done] Stage (MB): Used   47  Alloctr   48  Proc    0 
[GR: Done] Total (MB): Used   99  Alloctr  102  Proc 2260 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:45 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:45
[End of Global Routing] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Global Routing] Total (MB): Used   80  Alloctr   81  Proc 2260 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   91  Alloctr   92  Proc 2260 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 109167 of 325467


[Track Assign: Iteration 0] Elapsed real time: 0:00:10 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr   14  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   90  Alloctr   95  Proc 2260 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:21 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr   14  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   90  Alloctr   95  Proc 2260 

Number of wires with overlap after iteration 1 = 41497 of 262585


Wire length and via report:
---------------------------
Number of M1 wires: 14405 		 POLYCON: 0
Number of M2 wires: 153571 		 VIA12C: 126138
Number of M3 wires: 77423 		 VIA23C: 124477
Number of M4 wires: 10272 		 VIA34C: 15622
Number of M5 wires: 5476 		 VIA45C: 9691
Number of M6 wires: 872 		 VIA56C: 1352
Number of M7 wires: 508 		 VIA67C: 945
Number of M8 wires: 44 		 VIA78C: 84
Number of M9 wires: 14 		 VIA89C: 26
Total number of wires: 262585 		 vias: 278335

Total M1 wire length: 44626.9
Total M2 wire length: 565257.8
Total M3 wire length: 484357.5
Total M4 wire length: 181044.4
Total M5 wire length: 199857.6
Total M6 wire length: 50950.0
Total M7 wire length: 77360.1
Total M8 wire length: 2682.9
Total M9 wire length: 2334.4
Total wire length: 1608471.5

Longest M1 wire length: 381.4
Longest M2 wire length: 310.5
Longest M3 wire length: 278.4
Longest M4 wire length: 433.3
Longest M5 wire length: 480.0
Longest M6 wire length: 489.0
Longest M7 wire length: 618.2
Longest M8 wire length: 358.4
Longest M9 wire length: 526.1


[Track Assign: Done] Elapsed real time: 0:00:25 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[Track Assign: Done] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   85  Alloctr   86  Proc 2260 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   93  Proc 2260 
Total number of nets = 34063, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/1024 Partitions, Violations =	3
Routed	5/1024 Partitions, Violations =	7
Routed	10/1024 Partitions, Violations =	44
Routed	15/1024 Partitions, Violations =	24
Routed	20/1024 Partitions, Violations =	35
Routed	25/1024 Partitions, Violations =	79
Routed	30/1024 Partitions, Violations =	121
Routed	35/1024 Partitions, Violations =	105
Routed	40/1024 Partitions, Violations =	124
Routed	45/1024 Partitions, Violations =	145
Routed	50/1024 Partitions, Violations =	175
Routed	55/1024 Partitions, Violations =	178
Routed	60/1024 Partitions, Violations =	195
Routed	65/1024 Partitions, Violations =	192
Routed	70/1024 Partitions, Violations =	204
Routed	75/1024 Partitions, Violations =	193
Routed	80/1024 Partitions, Violations =	193
Routed	85/1024 Partitions, Violations =	215
Routed	90/1024 Partitions, Violations =	232
Routed	95/1024 Partitions, Violations =	222
Routed	100/1024 Partitions, Violations =	228
Routed	105/1024 Partitions, Violations =	247
Routed	110/1024 Partitions, Violations =	260
Routed	115/1024 Partitions, Violations =	270
Routed	120/1024 Partitions, Violations =	287
Routed	125/1024 Partitions, Violations =	300
Routed	130/1024 Partitions, Violations =	329
Routed	135/1024 Partitions, Violations =	337
Routed	140/1024 Partitions, Violations =	333
Routed	145/1024 Partitions, Violations =	316
Routed	150/1024 Partitions, Violations =	340
Routed	155/1024 Partitions, Violations =	371
Routed	160/1024 Partitions, Violations =	370
Routed	165/1024 Partitions, Violations =	373
Routed	170/1024 Partitions, Violations =	376
Routed	175/1024 Partitions, Violations =	388
Routed	180/1024 Partitions, Violations =	392
Routed	185/1024 Partitions, Violations =	409
Routed	190/1024 Partitions, Violations =	423
Routed	195/1024 Partitions, Violations =	475
Routed	200/1024 Partitions, Violations =	480
Routed	205/1024 Partitions, Violations =	479
Routed	210/1024 Partitions, Violations =	482
Routed	215/1024 Partitions, Violations =	472
Routed	220/1024 Partitions, Violations =	483
Routed	225/1024 Partitions, Violations =	498
Routed	230/1024 Partitions, Violations =	515
Routed	235/1024 Partitions, Violations =	526
Routed	240/1024 Partitions, Violations =	552
Routed	245/1024 Partitions, Violations =	565
Routed	250/1024 Partitions, Violations =	562
Routed	255/1024 Partitions, Violations =	574
Routed	260/1024 Partitions, Violations =	578
Routed	265/1024 Partitions, Violations =	576
Routed	270/1024 Partitions, Violations =	588
Routed	275/1024 Partitions, Violations =	613
Routed	280/1024 Partitions, Violations =	642
Routed	285/1024 Partitions, Violations =	649
Routed	290/1024 Partitions, Violations =	655
Routed	295/1024 Partitions, Violations =	644
Routed	300/1024 Partitions, Violations =	674
Routed	305/1024 Partitions, Violations =	702
Routed	310/1024 Partitions, Violations =	718
Routed	315/1024 Partitions, Violations =	730
Routed	320/1024 Partitions, Violations =	750
Routed	325/1024 Partitions, Violations =	762
Routed	330/1024 Partitions, Violations =	738
Routed	335/1024 Partitions, Violations =	751
Routed	340/1024 Partitions, Violations =	779
Routed	345/1024 Partitions, Violations =	770
Routed	350/1024 Partitions, Violations =	792
Routed	355/1024 Partitions, Violations =	793
Routed	360/1024 Partitions, Violations =	770
Routed	365/1024 Partitions, Violations =	759
Routed	370/1024 Partitions, Violations =	761
Routed	375/1024 Partitions, Violations =	765
Routed	380/1024 Partitions, Violations =	801
Routed	385/1024 Partitions, Violations =	831
Routed	390/1024 Partitions, Violations =	850
Routed	395/1024 Partitions, Violations =	838
Routed	400/1024 Partitions, Violations =	857
Routed	405/1024 Partitions, Violations =	832
Routed	410/1024 Partitions, Violations =	833
Routed	415/1024 Partitions, Violations =	835
Routed	420/1024 Partitions, Violations =	845
Routed	425/1024 Partitions, Violations =	857
Routed	430/1024 Partitions, Violations =	842
Routed	435/1024 Partitions, Violations =	862
Routed	440/1024 Partitions, Violations =	861
Routed	445/1024 Partitions, Violations =	885
Routed	450/1024 Partitions, Violations =	885
Routed	455/1024 Partitions, Violations =	883
Routed	460/1024 Partitions, Violations =	898
Routed	465/1024 Partitions, Violations =	903
Routed	470/1024 Partitions, Violations =	940
Routed	475/1024 Partitions, Violations =	930
Routed	480/1024 Partitions, Violations =	956
Routed	485/1024 Partitions, Violations =	976
Routed	490/1024 Partitions, Violations =	984
Routed	495/1024 Partitions, Violations =	1000
Routed	500/1024 Partitions, Violations =	1009
Routed	505/1024 Partitions, Violations =	1017
Routed	510/1024 Partitions, Violations =	1011
Routed	515/1024 Partitions, Violations =	1018
Routed	520/1024 Partitions, Violations =	1025
Routed	525/1024 Partitions, Violations =	1023
Routed	530/1024 Partitions, Violations =	993
Routed	535/1024 Partitions, Violations =	997
Routed	540/1024 Partitions, Violations =	993
Routed	545/1024 Partitions, Violations =	1011
Routed	550/1024 Partitions, Violations =	1033
Routed	555/1024 Partitions, Violations =	1029
Routed	560/1024 Partitions, Violations =	1035
Routed	565/1024 Partitions, Violations =	1076
Routed	570/1024 Partitions, Violations =	1098
Routed	575/1024 Partitions, Violations =	1108
Routed	580/1024 Partitions, Violations =	1120
Routed	585/1024 Partitions, Violations =	1146
Routed	590/1024 Partitions, Violations =	1127
Routed	595/1024 Partitions, Violations =	1110
Routed	600/1024 Partitions, Violations =	1120
Routed	605/1024 Partitions, Violations =	1139
Routed	610/1024 Partitions, Violations =	1148
Routed	615/1024 Partitions, Violations =	1137
Routed	620/1024 Partitions, Violations =	1141
Routed	625/1024 Partitions, Violations =	1132
Routed	630/1024 Partitions, Violations =	1138
Routed	635/1024 Partitions, Violations =	1140
Routed	640/1024 Partitions, Violations =	1167
Routed	645/1024 Partitions, Violations =	1178
Routed	650/1024 Partitions, Violations =	1198
Routed	655/1024 Partitions, Violations =	1204
Routed	660/1024 Partitions, Violations =	1210
Routed	665/1024 Partitions, Violations =	1213
Routed	670/1024 Partitions, Violations =	1215
Routed	675/1024 Partitions, Violations =	1208
Routed	680/1024 Partitions, Violations =	1224
Routed	685/1024 Partitions, Violations =	1236
Routed	690/1024 Partitions, Violations =	1230
Routed	695/1024 Partitions, Violations =	1217
Routed	700/1024 Partitions, Violations =	1218
Routed	705/1024 Partitions, Violations =	1219
Routed	710/1024 Partitions, Violations =	1259
Routed	715/1024 Partitions, Violations =	1259
Routed	720/1024 Partitions, Violations =	1263
Routed	725/1024 Partitions, Violations =	1263
Routed	730/1024 Partitions, Violations =	1236
Routed	735/1024 Partitions, Violations =	1225
Routed	740/1024 Partitions, Violations =	1254
Routed	745/1024 Partitions, Violations =	1248
Routed	750/1024 Partitions, Violations =	1239
Routed	755/1024 Partitions, Violations =	1255
Routed	760/1024 Partitions, Violations =	1247
Routed	765/1024 Partitions, Violations =	1264
Routed	770/1024 Partitions, Violations =	1276
Routed	775/1024 Partitions, Violations =	1292
Routed	780/1024 Partitions, Violations =	1276
Routed	785/1024 Partitions, Violations =	1279
Routed	790/1024 Partitions, Violations =	1298
Routed	795/1024 Partitions, Violations =	1297
Routed	800/1024 Partitions, Violations =	1282
Routed	805/1024 Partitions, Violations =	1315
Routed	810/1024 Partitions, Violations =	1301
Routed	815/1024 Partitions, Violations =	1295
Routed	820/1024 Partitions, Violations =	1314
Routed	825/1024 Partitions, Violations =	1301
Routed	830/1024 Partitions, Violations =	1316
Routed	835/1024 Partitions, Violations =	1314
Routed	840/1024 Partitions, Violations =	1350
Routed	845/1024 Partitions, Violations =	1368
Routed	850/1024 Partitions, Violations =	1374
Routed	855/1024 Partitions, Violations =	1380
Routed	860/1024 Partitions, Violations =	1388
Routed	865/1024 Partitions, Violations =	1407
Routed	870/1024 Partitions, Violations =	1419
Routed	875/1024 Partitions, Violations =	1388
Routed	880/1024 Partitions, Violations =	1386
Routed	885/1024 Partitions, Violations =	1395
Routed	890/1024 Partitions, Violations =	1384
Routed	895/1024 Partitions, Violations =	1403
Routed	900/1024 Partitions, Violations =	1419
Routed	905/1024 Partitions, Violations =	1435
Routed	910/1024 Partitions, Violations =	1425
Routed	915/1024 Partitions, Violations =	1402
Routed	920/1024 Partitions, Violations =	1400
Routed	925/1024 Partitions, Violations =	1397
Routed	930/1024 Partitions, Violations =	1409
Routed	935/1024 Partitions, Violations =	1412
Routed	940/1024 Partitions, Violations =	1415
Routed	945/1024 Partitions, Violations =	1418
Routed	950/1024 Partitions, Violations =	1432
Routed	955/1024 Partitions, Violations =	1435
Routed	960/1024 Partitions, Violations =	1437
Routed	965/1024 Partitions, Violations =	1436
Routed	970/1024 Partitions, Violations =	1458
Routed	975/1024 Partitions, Violations =	1480
Routed	980/1024 Partitions, Violations =	1508
Routed	985/1024 Partitions, Violations =	1507
Routed	990/1024 Partitions, Violations =	1479
Routed	995/1024 Partitions, Violations =	1494
Routed	1000/1024 Partitions, Violations =	1487
Routed	1005/1024 Partitions, Violations =	1483
Routed	1010/1024 Partitions, Violations =	1493
Routed	1015/1024 Partitions, Violations =	1479
Routed	1020/1024 Partitions, Violations =	1472

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1472
	Diff net spacing : 494
	Diff net via-cut spacing : 4
	Less than minimum area : 60
	Same net spacing : 37
	Short : 806
	Internal-only types : 71

[Iter 0] Elapsed real time: 0:00:44 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  103  Alloctr  104  Proc 2260 

End DR iteration 0 with 1024 parts

Start DR iteration 1: non-uniform partition
Routed	1/470 Partitions, Violations =	1464
Routed	2/470 Partitions, Violations =	1457
Routed	4/470 Partitions, Violations =	1446
Routed	6/470 Partitions, Violations =	1429
Routed	8/470 Partitions, Violations =	1415
Routed	10/470 Partitions, Violations =	1409
Routed	12/470 Partitions, Violations =	1403
Routed	14/470 Partitions, Violations =	1388
Routed	16/470 Partitions, Violations =	1379
Routed	18/470 Partitions, Violations =	1370
Routed	20/470 Partitions, Violations =	1364
Routed	22/470 Partitions, Violations =	1358
Routed	24/470 Partitions, Violations =	1352
Routed	26/470 Partitions, Violations =	1348
Routed	28/470 Partitions, Violations =	1342
Routed	30/470 Partitions, Violations =	1338
Routed	32/470 Partitions, Violations =	1333
Routed	34/470 Partitions, Violations =	1306
Routed	36/470 Partitions, Violations =	1289
Routed	38/470 Partitions, Violations =	1253
Routed	40/470 Partitions, Violations =	1240
Routed	42/470 Partitions, Violations =	1227
Routed	44/470 Partitions, Violations =	1206
Routed	46/470 Partitions, Violations =	1196
Routed	48/470 Partitions, Violations =	1187
Routed	50/470 Partitions, Violations =	1165
Routed	52/470 Partitions, Violations =	1161
Routed	54/470 Partitions, Violations =	1149
Routed	56/470 Partitions, Violations =	1145
Routed	58/470 Partitions, Violations =	1137
Routed	60/470 Partitions, Violations =	1131
Routed	62/470 Partitions, Violations =	1116
Routed	64/470 Partitions, Violations =	1112
Routed	66/470 Partitions, Violations =	1106
Routed	68/470 Partitions, Violations =	1102
Routed	70/470 Partitions, Violations =	1098
Routed	72/470 Partitions, Violations =	1095
Routed	74/470 Partitions, Violations =	1093
Routed	76/470 Partitions, Violations =	1088
Routed	78/470 Partitions, Violations =	1086
Routed	80/470 Partitions, Violations =	1078
Routed	82/470 Partitions, Violations =	1073
Routed	84/470 Partitions, Violations =	1072
Routed	86/470 Partitions, Violations =	1070
Routed	88/470 Partitions, Violations =	1065
Routed	90/470 Partitions, Violations =	1059
Routed	92/470 Partitions, Violations =	1058
Routed	94/470 Partitions, Violations =	1056
Routed	96/470 Partitions, Violations =	1054
Routed	98/470 Partitions, Violations =	1044
Routed	100/470 Partitions, Violations =	1039
Routed	102/470 Partitions, Violations =	1028
Routed	104/470 Partitions, Violations =	1025
Routed	106/470 Partitions, Violations =	1023
Routed	108/470 Partitions, Violations =	1019
Routed	110/470 Partitions, Violations =	1015
Routed	112/470 Partitions, Violations =	1012
Routed	114/470 Partitions, Violations =	1010
Routed	116/470 Partitions, Violations =	1008
Routed	118/470 Partitions, Violations =	1006
Routed	120/470 Partitions, Violations =	1000
Routed	122/470 Partitions, Violations =	995
Routed	124/470 Partitions, Violations =	993
Routed	126/470 Partitions, Violations =	972
Routed	128/470 Partitions, Violations =	956
Routed	130/470 Partitions, Violations =	935
Routed	132/470 Partitions, Violations =	921
Routed	134/470 Partitions, Violations =	909
Routed	136/470 Partitions, Violations =	896
Routed	138/470 Partitions, Violations =	884
Routed	140/470 Partitions, Violations =	872
Routed	142/470 Partitions, Violations =	860
Routed	144/470 Partitions, Violations =	850
Routed	146/470 Partitions, Violations =	840
Routed	148/470 Partitions, Violations =	830
Routed	150/470 Partitions, Violations =	820
Routed	152/470 Partitions, Violations =	810
Routed	154/470 Partitions, Violations =	801
Routed	156/470 Partitions, Violations =	793
Routed	158/470 Partitions, Violations =	784
Routed	160/470 Partitions, Violations =	776
Routed	162/470 Partitions, Violations =	768
Routed	164/470 Partitions, Violations =	760
Routed	166/470 Partitions, Violations =	742
Routed	168/470 Partitions, Violations =	732
Routed	170/470 Partitions, Violations =	721
Routed	172/470 Partitions, Violations =	711
Routed	174/470 Partitions, Violations =	703
Routed	176/470 Partitions, Violations =	695
Routed	178/470 Partitions, Violations =	687
Routed	180/470 Partitions, Violations =	677
Routed	182/470 Partitions, Violations =	668
Routed	184/470 Partitions, Violations =	661
Routed	186/470 Partitions, Violations =	655
Routed	188/470 Partitions, Violations =	647
Routed	190/470 Partitions, Violations =	637
Routed	192/470 Partitions, Violations =	629
Routed	194/470 Partitions, Violations =	623
Routed	196/470 Partitions, Violations =	618
Routed	198/470 Partitions, Violations =	612
Routed	200/470 Partitions, Violations =	606
Routed	202/470 Partitions, Violations =	598
Routed	204/470 Partitions, Violations =	592
Routed	206/470 Partitions, Violations =	586
Routed	208/470 Partitions, Violations =	580
Routed	210/470 Partitions, Violations =	571
Routed	212/470 Partitions, Violations =	565
Routed	214/470 Partitions, Violations =	559
Routed	216/470 Partitions, Violations =	553
Routed	218/470 Partitions, Violations =	543
Routed	220/470 Partitions, Violations =	537
Routed	222/470 Partitions, Violations =	532
Routed	224/470 Partitions, Violations =	526
Routed	226/470 Partitions, Violations =	520
Routed	228/470 Partitions, Violations =	514
Routed	230/470 Partitions, Violations =	505
Routed	232/470 Partitions, Violations =	487
Routed	234/470 Partitions, Violations =	482
Routed	236/470 Partitions, Violations =	476
Routed	238/470 Partitions, Violations =	470
Routed	240/470 Partitions, Violations =	463
Routed	242/470 Partitions, Violations =	458
Routed	244/470 Partitions, Violations =	452
Routed	246/470 Partitions, Violations =	446
Routed	248/470 Partitions, Violations =	438
Routed	250/470 Partitions, Violations =	432
Routed	252/470 Partitions, Violations =	426
Routed	254/470 Partitions, Violations =	420
Routed	256/470 Partitions, Violations =	411
Routed	258/470 Partitions, Violations =	405
Routed	260/470 Partitions, Violations =	399
Routed	262/470 Partitions, Violations =	392
Routed	264/470 Partitions, Violations =	386
Routed	266/470 Partitions, Violations =	380
Routed	268/470 Partitions, Violations =	374
Routed	270/470 Partitions, Violations =	368
Routed	272/470 Partitions, Violations =	362
Routed	274/470 Partitions, Violations =	356
Routed	276/470 Partitions, Violations =	350
Routed	278/470 Partitions, Violations =	344
Routed	280/470 Partitions, Violations =	338
Routed	282/470 Partitions, Violations =	332
Routed	284/470 Partitions, Violations =	325
Routed	286/470 Partitions, Violations =	319
Routed	288/470 Partitions, Violations =	313
Routed	290/470 Partitions, Violations =	308
Routed	292/470 Partitions, Violations =	302
Routed	294/470 Partitions, Violations =	298
Routed	296/470 Partitions, Violations =	294
Routed	298/470 Partitions, Violations =	288
Routed	300/470 Partitions, Violations =	284
Routed	302/470 Partitions, Violations =	280
Routed	304/470 Partitions, Violations =	276
Routed	306/470 Partitions, Violations =	272
Routed	308/470 Partitions, Violations =	268
Routed	310/470 Partitions, Violations =	261
Routed	312/470 Partitions, Violations =	257
Routed	314/470 Partitions, Violations =	253
Routed	316/470 Partitions, Violations =	248
Routed	318/470 Partitions, Violations =	244
Routed	320/470 Partitions, Violations =	241
Routed	322/470 Partitions, Violations =	235
Routed	324/470 Partitions, Violations =	231
Routed	326/470 Partitions, Violations =	227
Routed	328/470 Partitions, Violations =	223
Routed	330/470 Partitions, Violations =	219
Routed	332/470 Partitions, Violations =	215
Routed	334/470 Partitions, Violations =	211
Routed	336/470 Partitions, Violations =	207
Routed	338/470 Partitions, Violations =	201
Routed	340/470 Partitions, Violations =	199
Routed	342/470 Partitions, Violations =	193
Routed	344/470 Partitions, Violations =	187
Routed	346/470 Partitions, Violations =	183
Routed	348/470 Partitions, Violations =	179
Routed	350/470 Partitions, Violations =	175
Routed	352/470 Partitions, Violations =	173
Routed	354/470 Partitions, Violations =	169
Routed	356/470 Partitions, Violations =	165
Routed	358/470 Partitions, Violations =	160
Routed	360/470 Partitions, Violations =	156
Routed	362/470 Partitions, Violations =	152
Routed	364/470 Partitions, Violations =	146
Routed	366/470 Partitions, Violations =	142
Routed	368/470 Partitions, Violations =	138
Routed	370/470 Partitions, Violations =	134
Routed	372/470 Partitions, Violations =	133
Routed	374/470 Partitions, Violations =	129
Routed	376/470 Partitions, Violations =	124
Routed	378/470 Partitions, Violations =	120
Routed	380/470 Partitions, Violations =	118
Routed	382/470 Partitions, Violations =	116
Routed	384/470 Partitions, Violations =	114
Routed	386/470 Partitions, Violations =	111
Routed	388/470 Partitions, Violations =	109
Routed	390/470 Partitions, Violations =	107
Routed	392/470 Partitions, Violations =	105
Routed	394/470 Partitions, Violations =	103
Routed	396/470 Partitions, Violations =	101
Routed	398/470 Partitions, Violations =	99
Routed	400/470 Partitions, Violations =	97
Routed	402/470 Partitions, Violations =	95
Routed	404/470 Partitions, Violations =	93
Routed	406/470 Partitions, Violations =	91
Routed	408/470 Partitions, Violations =	89
Routed	410/470 Partitions, Violations =	87
Routed	412/470 Partitions, Violations =	85
Routed	414/470 Partitions, Violations =	83
Routed	416/470 Partitions, Violations =	81
Routed	418/470 Partitions, Violations =	79
Routed	420/470 Partitions, Violations =	77
Routed	422/470 Partitions, Violations =	75
Routed	424/470 Partitions, Violations =	73
Routed	426/470 Partitions, Violations =	71
Routed	428/470 Partitions, Violations =	69
Routed	430/470 Partitions, Violations =	67
Routed	432/470 Partitions, Violations =	65
Routed	434/470 Partitions, Violations =	62
Routed	436/470 Partitions, Violations =	60
Routed	438/470 Partitions, Violations =	58
Routed	440/470 Partitions, Violations =	57
Routed	442/470 Partitions, Violations =	54
Routed	444/470 Partitions, Violations =	52
Routed	446/470 Partitions, Violations =	50
Routed	448/470 Partitions, Violations =	48
Routed	450/470 Partitions, Violations =	46
Routed	452/470 Partitions, Violations =	44
Routed	454/470 Partitions, Violations =	42
Routed	456/470 Partitions, Violations =	40
Routed	458/470 Partitions, Violations =	38
Routed	460/470 Partitions, Violations =	36
Routed	462/470 Partitions, Violations =	34
Routed	464/470 Partitions, Violations =	32
Routed	466/470 Partitions, Violations =	30
Routed	468/470 Partitions, Violations =	28
Routed	470/470 Partitions, Violations =	26

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	26
	Diff net spacing : 1
	Less than minimum area : 7
	Short : 2
	Internal-only types : 16

[Iter 1] Elapsed real time: 0:00:48 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 1] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  103  Alloctr  104  Proc 2260 

End DR iteration 1 with 470 parts

Start DR iteration 2: non-uniform partition
Routed	1/20 Partitions, Violations =	23
Routed	2/20 Partitions, Violations =	21
Routed	3/20 Partitions, Violations =	19
Routed	4/20 Partitions, Violations =	17
Routed	5/20 Partitions, Violations =	15
Routed	6/20 Partitions, Violations =	14
Routed	7/20 Partitions, Violations =	13
Routed	8/20 Partitions, Violations =	12
Routed	9/20 Partitions, Violations =	11
Routed	10/20 Partitions, Violations =	10
Routed	11/20 Partitions, Violations =	9
Routed	12/20 Partitions, Violations =	8
Routed	13/20 Partitions, Violations =	7
Routed	14/20 Partitions, Violations =	6
Routed	15/20 Partitions, Violations =	5
Routed	16/20 Partitions, Violations =	4
Routed	17/20 Partitions, Violations =	3
Routed	18/20 Partitions, Violations =	2
Routed	19/20 Partitions, Violations =	1
Routed	20/20 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:49 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[Iter 2] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  103  Alloctr  104  Proc 2260 

End DR iteration 2 with 20 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:49 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[DR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR] Total (MB): Used   89  Alloctr   90  Proc 2260 
[DR: Done] Elapsed real time: 0:00:49 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   89  Alloctr   90  Proc 2260 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1675100 micron
Total Number of Contacts =             287047
Total Number of Wires =                285288
Total Number of PtConns =              22192
Total Number of Routed Wires =       285288
Total Routed Wire Length =           1669782 micron
Total Number of Routed Contacts =       287047
	Layer          M1 :      49795 micron
	Layer          M2 :     569448 micron
	Layer          M3 :     510970 micron
	Layer          M4 :     206354 micron
	Layer          M5 :     201709 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19946
	Via        VIA23C :     124761
	Via   VIA23C(rot) :          2
	Via        VIA12B :        417
	Via   VIA12B(rot) :      17541
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110706

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287047 vias)
 
    Layer VIA1       =  0.00% (0      / 128808  vias)
        Un-optimized = 100.00% (128808  vias)
    Layer VIA2       =  0.00% (0      / 124763  vias)
        Un-optimized = 100.00% (124763  vias)
    Layer VIA3       =  0.00% (0      / 21136   vias)
        Un-optimized = 100.00% (21136   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287047 vias)
 
    Layer VIA1       =  0.00% (0      / 128808  vias)
    Layer VIA2       =  0.00% (0      / 124763  vias)
    Layer VIA3       =  0.00% (0      / 21136   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287047 vias)
 
    Layer VIA1       =  0.00% (0      / 128808  vias)
        Un-optimized = 100.00% (128808  vias)
    Layer VIA2       =  0.00% (0      / 124763  vias)
        Un-optimized = 100.00% (124763  vias)
    Layer VIA3       =  0.00% (0      / 21136   vias)
        Un-optimized = 100.00% (21136   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 

Total number of nets = 34063
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Wed Mar  8 03:46:07 2017
1
icc_shell> Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Wed Mar  8 03:46:07 2017
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 03:46:42 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          2.00
  Critical Path Slack:          -0.05
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.74
  No. of Violating Paths:       47.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3172
  Leaf Cell Count:              32415
  Buf/Inv Cell Count:            2333
  Buf Cell Count:                 425
  Inv Cell Count:                1908
  CT Buf/Inv Cell Count:          252
  Combinational Cell Count:     25228
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250216.242918
  Noncombinational Area:
                        171727.257738
  Buf/Inv Area:          17127.014650
  Total Buffer Area:          6324.02
  Total Inverter Area:       10803.00
  Macro/Black Box Area:      0.000000
  Net Area:              88162.894166
  Net XLength        :      850503.25
  Net YLength        :      826504.75
  -----------------------------------
  Cell Area:            421943.500656
  Design Area:          510106.394822
  Net Length        :      1677008.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         34299
  Nets With Violations:            59
  Max Trans Violations:            20
  Max Cap Violations:              54
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              136.74
  -----------------------------------------
  Overall Compile Time:              354.40
  Overall Compile Wall Clock Time:   365.50

  --------------------------------------------------------------------

  Design  WNS: 0.05  TNS: 0.74  Number of Violating Paths: 47


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0477 TNS: 0.7448  Number of Violating Path: 47
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 59
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Wed Mar  8 03:46:43 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.0477  TNS: 0.7448  Number of Violating Paths: 47

  Nets with DRC Violations: 59
  Total moveable cell area: 418363.1
  Total fixed cell area: 3580.4
  Total physical cell area: 421943.5
  Core area: (5000 5000 918280 917960)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  421943.5      0.05       0.7     572.3                          
    0:00:03  421943.5      0.05       0.7     572.3                          
    0:00:03  421943.5      0.05       0.7     572.3                          
    0:00:03  421943.5      0.05       0.7     572.3                          
    0:00:03  421943.5      0.05       0.7     572.3                          
    0:00:03  421954.6      0.04       0.4     572.3                          
    0:00:03  421954.6      0.04       0.4     572.3                          
    0:00:03  421954.6      0.04       0.4     572.3                          
    0:00:03  421954.6      0.04       0.4     572.3                          
    0:00:03  421954.6      0.04       0.4     572.3                          
    0:00:03  421954.6      0.04       0.4     572.3                          
    0:00:03  421954.6      0.04       0.4     572.3                          
    0:00:03  421956.4      0.04       0.3     572.3                          
    0:00:03  421956.4      0.04       0.3     572.3                          
    0:00:03  421957.3      0.04       0.3     572.3                          
    0:00:03  421957.3      0.04       0.3     572.3                          
    0:00:03  421957.3      0.04       0.3     572.3                          
    0:00:03  421959.2      0.04       0.3     572.3                          
    0:00:03  421959.2      0.04       0.3     572.3                          
    0:00:03  421961.0      0.04       0.3     572.3                          
    0:00:03  421961.0      0.04       0.3     572.3                          
    0:00:03  421961.0      0.04       0.3     572.3                          
    0:00:03  421962.9      0.04       0.3     572.3                          
    0:00:03  421962.9      0.04       0.3     572.3                          
    0:00:03  421963.8      0.04       0.3     572.3                          
    0:00:03  421965.6      0.03       0.2     572.3                          
    0:00:03  421965.6      0.03       0.2     572.3                          
    0:00:03  421967.5      0.02       0.2     572.3                          
    0:00:03  421967.5      0.02       0.2     572.3                          
    0:00:03  421969.3      0.02       0.2     572.3                          
    0:00:03  421969.3      0.02       0.2     572.3                          
    0:00:03  421971.1      0.02       0.1     572.3                          
    0:00:03  421971.1      0.02       0.1     572.3                          
    0:00:03  421972.1      0.02       0.1     572.3                          
    0:00:03  421973.9      0.02       0.1     572.3                          
    0:00:03  421973.9      0.02       0.1     572.3                          
    0:00:03  421974.8      0.02       0.1     572.3                          
    0:00:03  421975.8      0.01       0.1     572.3                          
    0:00:03  421977.6      0.01       0.1     572.3                          
    0:00:03  421977.6      0.01       0.1     572.3                          
    0:00:03  421977.6      0.01       0.1     572.3                          
    0:00:03  421978.5      0.01       0.1     572.3                          
    0:00:03  421979.4      0.01       0.0     572.3                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  421983.1      0.00       0.0     568.3 fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/D
    0:00:03  421983.1      0.00       0.0     568.3 fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[7]/D


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  421985.0      0.00       0.0     546.1 fpu_mul/i_m4stg_frac/ary1_a0/n1164
    0:00:04  421999.7      0.00       0.0     531.3 fpu_mul/i_m4stg_frac/n1468
    0:00:04  421999.7      0.00       0.0     531.3 fpu_mul/i_m4stg_frac/n1468
    0:00:04  421999.7      0.00       0.0     531.3 fpu_mul/i_m4stg_frac/n1468
    0:00:04  422014.5      0.00       0.0     526.8 fpu_mul/i_m4stg_frac/n1478
    0:00:04  422014.5      0.00       0.0     526.8 fpu_mul/i_m4stg_frac/n1478
    0:00:04  422014.5      0.00       0.0     526.8 fpu_mul/i_m4stg_frac/n1478
    0:00:05  422029.2      0.00       0.0     521.4 fpu_mul/i_m4stg_frac/n1477
    0:00:05  422029.2      0.00       0.0     521.4 fpu_mul/i_m4stg_frac/n1477
    0:00:05  422029.2      0.00       0.0     521.4 fpu_mul/i_m4stg_frac/n1477
    0:00:05  422029.2      0.00       0.0     468.9 bw_r_rf16x160/n1837      
    0:00:05  422044.0      0.00       0.0     463.4 fpu_mul/i_m4stg_frac/n1469
    0:00:05  422044.0      0.00       0.0     463.4 fpu_mul/i_m4stg_frac/n1469
    0:00:05  422044.0      0.00       0.0     463.4 fpu_mul/i_m4stg_frac/n1469
    0:00:06  422047.6      0.00       0.0     436.3 fpu_mul/i_m4stg_frac/ary1_a1/n1777
    0:00:06  422049.5      0.00       0.0     432.2 fpu_mul/i_m4stg_frac/ary1_a1/n1869
    0:00:06  422064.2      0.00       0.0     432.0 fpu_mul/i_m4stg_frac/n1470
    0:00:06  422064.2      0.00       0.0     432.0 fpu_mul/i_m4stg_frac/n1470
    0:00:06  422064.2      0.00       0.0     432.0 fpu_mul/i_m4stg_frac/n1470
    0:00:07  422079.0      0.00       0.0     431.9 fpu_mul/i_m4stg_frac/n1476
    0:00:07  422079.0      0.00       0.0     431.9 fpu_mul/i_m4stg_frac/n1476
    0:00:07  422079.0      0.00       0.0     431.9 fpu_mul/i_m4stg_frac/n1476
    0:00:07  422080.8      0.00       0.0     431.9 fpu_mul/i_m4stg_frac/ary1_a0/n206
    0:00:07  422080.8      0.00       0.0     422.3 bw_r_rf16x160/n1820      
    0:00:07  422080.8      0.00       0.0     409.9 bw_r_rf16x160/n1741      
    0:00:07  422080.8      0.00       0.0     409.8 bw_r_rf16x160/n3647      
    0:00:08  422080.8      0.00       0.0     409.7 bw_r_rf16x160/n90        
    0:00:08  422080.8      0.00       0.0     388.3 bw_r_rf16x160/n3642      
    0:00:08  422095.6      0.00       0.0     388.2 fpu_mul/i_m4stg_frac/n1475
    0:00:08  422095.6      0.00       0.0     388.2 fpu_mul/i_m4stg_frac/n1475
    0:00:08  422095.6      0.00       0.0     388.2 fpu_mul/i_m4stg_frac/n1475
    0:00:08  422083.6      0.00       0.0     388.2 bw_r_rf16x160/n70        
    0:00:09  422087.3      0.00       0.0     371.6 fpu_mul/i_m4stg_frac/ary1_a0/n246
    0:00:09  422091.0      0.00       0.0     352.4 fpu_mul/i_m4stg_frac/ary1_a0/n301

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  422091.0      0.00       0.0     312.6 bw_r_rf16x160/n3716      
    0:00:09  422091.0      0.00       0.0     286.6 bw_r_rf16x160/n3565      
    0:00:09  422091.0      0.00       0.0     264.7 bw_r_rf16x160/n1815      
    0:00:09  422091.0      0.00       0.0     243.7 bw_r_rf16x160/n3580      
    0:00:09  422091.0      0.00       0.0     224.5 bw_r_rf16x160/n3547      
    0:00:09  422091.0      0.00       0.0     206.3 bw_r_rf16x160/n491       
    0:00:09  422091.0      0.00       0.0     188.6 bw_r_rf16x160/n1726      
    0:00:10  422094.6      0.00       0.0     172.6 fpu_mul/i_m4stg_frac/ary1_a0/n298
    0:00:10  422094.6      0.00       0.0     157.3 bw_r_rf16x160/n1810      
    0:00:10  422094.6      0.00       0.0     143.0 bw_r_rf16x160/n3721      
    0:00:10  422094.6      0.00       0.0     133.3 bw_r_rf16x160/n3659      
    0:00:10  422094.6      0.00       0.0     123.7 bw_r_rf16x160/n3591      
    0:00:10  422094.6      0.00       0.0     114.6 bw_r_rf16x160/n1826      
    0:00:10  422098.3      0.00       0.0     106.1 fpu_mul/i_m4stg_frac/ary1_a0/n883
    0:00:10  422098.3      0.00       0.0      97.9 bw_r_rf16x160/n3603      
    0:00:10  422102.0      0.00       0.0      89.9 fpu_mul/i_m4stg_frac/ary1_a1/n180
    0:00:10  422102.0      0.00       0.0      81.9 bw_r_rf16x160/n3665      
    0:00:10  422102.0      0.00       0.0      74.5 bw_r_rf16x160/n1814      
    0:00:10  422102.0      0.00       0.0      67.4 bw_r_rf16x160/n3652      
    0:00:10  422102.0      0.00       0.0      60.4 bw_r_rf16x160/n3654      
    0:00:10  422106.6      0.00       0.0      53.9 fpu_mul/n885             
    0:00:11  422106.6      0.00       0.0      48.9 bw_r_rf16x160/n3674      
    0:00:11  422110.3      0.00       0.0      44.3 fpu_mul/i_m4stg_frac/ary1_a0/n295
    0:00:11  422110.3      0.00       0.0      40.2 bw_r_rf16x160/n3582      
    0:00:11  422114.9      0.00       0.0      36.2 fpu_mul/i_m4stg_frac/n21 
    0:00:12  422114.9      0.00       0.0      32.5 bw_r_rf16x160/n3664      
    0:00:12  422114.9      0.00       0.0      29.4 bw_r_rf16x160/n3601      
    0:00:12  422114.9      0.00       0.0      27.7 bw_r_rf16x160/n3566      
    0:00:12  422115.8      0.00       0.0      26.1 fpu_mul/fpu_mul_frac_dp/n524
    0:00:12  422119.5      0.00       0.0      24.6 fpu_mul/i_m4stg_frac/ary1_a1/n90
    0:00:12  422123.2      0.00       0.0      23.2 fpu_mul/i_m4stg_frac/ary1_a0/n897
    0:00:12  422126.9      0.00       0.0      21.9 fpu_mul/i_m4stg_frac/ary1_a1/n348
    0:00:12  422131.5      0.00       0.0      21.5 fpu_add/fpu_add_frac_dp/n1087
    0:00:12  422131.5      0.00       0.0      21.3 bw_r_rf16x160/n3614      
    0:00:12  422131.5      0.00       0.0      21.2 bw_r_rf16x160/n1731      
    0:00:13  422131.5      0.00       0.0      21.2 bw_r_rf16x160/n3669      

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:46:57 2017
****************************************
Std cell utilization: 50.63%  (458042/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.42%  (454157/(904718-3888))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        458042   sites, (non-fixed:454157 fixed:3885)
                      32422    cells, (non-fixed:32161  fixed:261)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3888     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       66 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:46:57 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 38 (out of 32161) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:46:57 2017
****************************************

avg cell displacement:    0.789 um ( 0.27 row height)
max cell displacement:    1.152 um ( 0.40 row height)
std deviation:            0.166 um ( 0.06 row height)
number of cell moved:         7 cells (out of 32161 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Legalizing 33 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:46:57 2017
****************************************

avg cell displacement:    2.861 um ( 0.99 row height)
max cell displacement:    5.120 um ( 1.78 row height)
std deviation:            1.676 um ( 0.58 row height)
number of cell moved:        17 cells (out of 32161 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(923280,922960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(923280,922960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Split 7 nets of total 7 nets.
Updating the database ...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Wed Mar  8 03:47:06 2017
ROPT:    Running Stage 1 Eco Route             Wed Mar  8 03:47:06 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   69  Alloctr   69  Proc    0 
[ECO: Extraction] Total (MB): Used   78  Alloctr   79  Proc 2260 
Num of eco nets = 34070
Num of open eco nets = 106
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[ECO: Init] Total (MB): Used   81  Alloctr   82  Proc 2260 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   85  Alloctr   86  Proc 2260 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,923.28,922.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   98  Alloctr   99  Proc 2260 
Net statistics:
Total number of nets     = 34070
Number of nets to route  = 106
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 258
Number of nets with min-layer-mode soft-cost-medium = 258
Number of nets with max-layer-mode hard = 255
106 nets are partially connected,
 of which 106 are detail routed and 0 are global routed.
33926 nets are fully connected,
 of which 33926 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used  110  Alloctr  111  Proc 2260 
Average gCell capacity  3.02	 on layer (1)	 M1
Average gCell capacity  8.99	 on layer (2)	 M2
Average gCell capacity  4.50	 on layer (3)	 M3
Average gCell capacity  4.49	 on layer (4)	 M4
Average gCell capacity  2.25	 on layer (5)	 M5
Average gCell capacity  2.24	 on layer (6)	 M6
Average gCell capacity  1.12	 on layer (7)	 M7
Average gCell capacity  0.75	 on layer (8)	 M8
Average gCell capacity  0.56	 on layer (9)	 M9
Average number of tracks per gCell 9.02	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.51	 on layer (3)	 M3
Average number of tracks per gCell 4.51	 on layer (4)	 M4
Average number of tracks per gCell 2.26	 on layer (5)	 M5
Average number of tracks per gCell 2.26	 on layer (6)	 M6
Average number of tracks per gCell 1.13	 on layer (7)	 M7
Average number of tracks per gCell 0.76	 on layer (8)	 M8
Average number of tracks per gCell 0.57	 on layer (9)	 M9
Number of gCells = 921600
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  111  Alloctr  113  Proc 2260 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   21  Alloctr   22  Proc    0 
[End of Build Data] Total (MB): Used  113  Alloctr  114  Proc 2260 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  113  Alloctr  114  Proc 2260 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  113  Alloctr  114  Proc 2260 
Initial. Routing result:
Initial. Both Dirs: Overflow =   798 Max = 5 GRCs =   818 (0.40%)
Initial. H routing: Overflow =   735 Max = 2 (GRCs = 20) GRCs =   787 (0.77%)
Initial. V routing: Overflow =    63 Max = 5 (GRCs =  1) GRCs =    31 (0.03%)
Initial. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.02%)
Initial. M2         Overflow =    63 Max = 5 (GRCs =  1) GRCs =    31 (0.03%)
Initial. M3         Overflow =   708 Max = 2 (GRCs = 20) GRCs =   759 (0.74%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     5 Max = 1 (GRCs =  4) GRCs =     6 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       87.8 8.26 2.18 0.83 0.02 0.26 0.07 0.02 0.01 0.00 0.52 0.00 0.00 0.02
M2       8.94 18.4 25.6 24.1 14.9 5.88 1.58 0.26 0.04 0.00 0.01 0.01 0.01 0.01
M3       6.31 9.92 14.5 15.1 0.01 16.5 12.3 10.5 7.26 0.00 6.84 0.00 0.58 0.02
M4       43.3 18.8 18.7 8.74 0.00 6.23 2.44 1.09 0.34 0.00 0.10 0.00 0.00 0.00
M5       39.1 0.00 0.00 12.4 0.00 37.0 5.95 0.00 0.00 0.00 5.43 0.00 0.00 0.00
M6       81.4 0.00 0.00 7.08 0.00 10.4 0.73 0.00 0.00 0.00 0.29 0.00 0.00 0.00
M7       75.2 0.00 0.00 0.00 0.00 5.79 0.00 0.00 0.00 0.00 18.9 0.00 0.00 0.00
M8       98.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.26 0.00 0.00 0.00
M9       98.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.43 0.00 0.00 0.00
Total    56.7 6.69 7.37 8.23 1.80 9.89 2.78 1.44 0.92 0.00 4.07 0.00 0.07 0.01


Initial. Total Wire Length = 105.89
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 68.94
Initial. Layer M3 wire length = 36.95
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 63
Initial. Via VIA12C count = 36
Initial. Via VIA23C count = 27
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  113  Alloctr  114  Proc 2260 
phase1. Routing result:
phase1. Both Dirs: Overflow =   783 Max = 5 GRCs =   800 (0.39%)
phase1. H routing: Overflow =   720 Max = 2 (GRCs = 20) GRCs =   769 (0.75%)
phase1. V routing: Overflow =    63 Max = 5 (GRCs =  1) GRCs =    31 (0.03%)
phase1. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.02%)
phase1. M2         Overflow =    63 Max = 5 (GRCs =  1) GRCs =    31 (0.03%)
phase1. M3         Overflow =   693 Max = 2 (GRCs = 20) GRCs =   741 (0.72%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     5 Max = 1 (GRCs =  4) GRCs =     6 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       87.8 8.26 2.18 0.83 0.02 0.26 0.07 0.02 0.01 0.00 0.52 0.00 0.00 0.02
M2       8.96 18.5 25.7 24.1 14.8 5.84 1.57 0.26 0.03 0.00 0.01 0.01 0.01 0.01
M3       6.34 9.95 14.5 15.1 0.01 16.5 12.3 10.5 7.25 0.00 6.77 0.00 0.56 0.02
M4       43.3 18.8 18.7 8.74 0.00 6.23 2.44 1.09 0.34 0.00 0.10 0.00 0.00 0.00
M5       39.1 0.00 0.00 12.4 0.00 37.0 5.95 0.00 0.00 0.00 5.43 0.00 0.00 0.00
M6       81.4 0.00 0.00 7.08 0.00 10.4 0.73 0.00 0.00 0.00 0.29 0.00 0.00 0.00
M7       75.2 0.00 0.00 0.00 0.00 5.79 0.00 0.00 0.00 0.00 18.9 0.00 0.00 0.00
M8       98.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.26 0.00 0.00 0.00
M9       98.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.43 0.00 0.00 0.00
Total    56.7 6.70 7.38 8.23 1.80 9.89 2.78 1.43 0.92 0.00 4.06 0.00 0.07 0.01


phase1. Total Wire Length = 112.94
phase1. Layer M1 wire length = 1.95
phase1. Layer M2 wire length = 78.70
phase1. Layer M3 wire length = 32.30
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 62
phase1. Via VIA12C count = 38
phase1. Via VIA23C count = 24
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  113  Alloctr  114  Proc 2260 
phase2. Routing result:
phase2. Both Dirs: Overflow =   783 Max = 5 GRCs =   800 (0.39%)
phase2. H routing: Overflow =   720 Max = 2 (GRCs = 20) GRCs =   769 (0.75%)
phase2. V routing: Overflow =    63 Max = 5 (GRCs =  1) GRCs =    31 (0.03%)
phase2. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.02%)
phase2. M2         Overflow =    63 Max = 5 (GRCs =  1) GRCs =    31 (0.03%)
phase2. M3         Overflow =   693 Max = 2 (GRCs = 20) GRCs =   741 (0.72%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     5 Max = 1 (GRCs =  4) GRCs =     6 (0.01%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       87.8 8.26 2.18 0.83 0.02 0.26 0.07 0.02 0.01 0.00 0.52 0.00 0.00 0.02
M2       8.96 18.5 25.7 24.1 14.8 5.84 1.57 0.26 0.03 0.00 0.01 0.01 0.01 0.01
M3       6.34 9.95 14.5 15.1 0.01 16.5 12.3 10.5 7.25 0.00 6.77 0.00 0.56 0.02
M4       43.3 18.8 18.7 8.74 0.00 6.23 2.44 1.09 0.34 0.00 0.10 0.00 0.00 0.00
M5       39.1 0.00 0.00 12.4 0.00 37.0 5.95 0.00 0.00 0.00 5.43 0.00 0.00 0.00
M6       81.4 0.00 0.00 7.08 0.00 10.4 0.73 0.00 0.00 0.00 0.29 0.00 0.00 0.00
M7       75.2 0.00 0.00 0.00 0.00 5.79 0.00 0.00 0.00 0.00 18.9 0.00 0.00 0.00
M8       98.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.26 0.00 0.00 0.00
M9       98.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.43 0.00 0.00 0.00
Total    56.7 6.70 7.38 8.23 1.80 9.89 2.78 1.43 0.92 0.00 4.06 0.00 0.07 0.01


phase2. Total Wire Length = 112.94
phase2. Layer M1 wire length = 1.95
phase2. Layer M2 wire length = 78.70
phase2. Layer M3 wire length = 32.30
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 62
phase2. Via VIA12C count = 38
phase2. Via VIA23C count = 24
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   21  Alloctr   22  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  113  Alloctr  114  Proc 2260 

Congestion utilization per direction:
Average vertical track utilization   = 20.86 %
Peak    vertical track utilization   = 93.33 %
Average horizontal track utilization = 29.39 %
Peak    horizontal track utilization = 122.22 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 2260 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   23  Alloctr   23  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 2260 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used   91  Alloctr   92  Proc 2260 
[ECO: GR] Elapsed real time: 0:00:08 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[ECO: GR] Stage (MB): Used   82  Alloctr   82  Proc    0 
[ECO: GR] Total (MB): Used   91  Alloctr   92  Proc 2260 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   90  Alloctr   91  Proc 2260 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 181 of 378


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   91  Alloctr   92  Proc 2260 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   91  Alloctr   92  Proc 2260 

Number of wires with overlap after iteration 1 = 112 of 274


Wire length and via report:
---------------------------
Number of M1 wires: 90 		 POLYCON: 0
Number of M2 wires: 126 		 VIA12C: 154
Number of M3 wires: 57 		 VIA23C: 98
Number of M4 wires: 1 		 VIA34C: 2
Number of M5 wires: 0 		 VIA45C: 0
Number of M6 wires: 0 		 VIA56C: 0
Number of M7 wires: 0 		 VIA67C: 0
Number of M8 wires: 0 		 VIA78C: 0
Number of M9 wires: 0 		 VIA89C: 0
Total number of wires: 274 		 vias: 254

Total M1 wire length: 35.8
Total M2 wire length: 139.9
Total M3 wire length: 75.2
Total M4 wire length: 2.6
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 253.5

Longest M1 wire length: 1.1
Longest M2 wire length: 6.4
Longest M3 wire length: 5.8
Longest M4 wire length: 2.6
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   87  Alloctr   88  Proc 2260 
[ECO: CDR] Elapsed real time: 0:00:10 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: CDR] Stage (MB): Used   78  Alloctr   78  Proc    0 
[ECO: CDR] Total (MB): Used   87  Alloctr   88  Proc 2260 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/64 Partitions, Violations =	7
Checked	2/64 Partitions, Violations =	10
Checked	4/64 Partitions, Violations =	13
Checked	6/64 Partitions, Violations =	13
Checked	8/64 Partitions, Violations =	20
Checked	10/64 Partitions, Violations =	71
Checked	12/64 Partitions, Violations =	71
Checked	14/64 Partitions, Violations =	74
Checked	16/64 Partitions, Violations =	75
Checked	18/64 Partitions, Violations =	85
Checked	20/64 Partitions, Violations =	88
Checked	22/64 Partitions, Violations =	97
Checked	24/64 Partitions, Violations =	108
Checked	26/64 Partitions, Violations =	123
Checked	28/64 Partitions, Violations =	157
Checked	30/64 Partitions, Violations =	185
Checked	32/64 Partitions, Violations =	195
Checked	34/64 Partitions, Violations =	209
Checked	36/64 Partitions, Violations =	233
Checked	38/64 Partitions, Violations =	237
Checked	40/64 Partitions, Violations =	240
Checked	42/64 Partitions, Violations =	259
Checked	44/64 Partitions, Violations =	272
Checked	46/64 Partitions, Violations =	283
Checked	48/64 Partitions, Violations =	300
Checked	50/64 Partitions, Violations =	334
Checked	52/64 Partitions, Violations =	456
Checked	54/64 Partitions, Violations =	459
Checked	56/64 Partitions, Violations =	473
Checked	58/64 Partitions, Violations =	553
Checked	60/64 Partitions, Violations =	558
Checked	62/64 Partitions, Violations =	558
Checked	64/64 Partitions, Violations =	560

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	560

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  101  Alloctr  102  Proc 2260 

Total Wire Length =                    1675301 micron
Total Number of Contacts =             287123
Total Number of Wires =                285356
Total Number of PtConns =              22314
Total Number of Routed Wires =       285356
Total Routed Wire Length =           1669949 micron
Total Number of Routed Contacts =       287123
	Layer          M1 :      49862 micron
	Layer          M2 :     569543 micron
	Layer          M3 :     511007 micron
	Layer          M4 :     206356 micron
	Layer          M5 :     201709 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124812
	Via   VIA23C(rot) :          2
	Via        VIA12B :        417
	Via   VIA12B(rot) :      17532
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110738

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287123 vias)
 
    Layer VIA1       =  0.00% (0      / 128831  vias)
        Un-optimized = 100.00% (128831  vias)
    Layer VIA2       =  0.00% (0      / 124814  vias)
        Un-optimized = 100.00% (124814  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287123 vias)
 
    Layer VIA1       =  0.00% (0      / 128831  vias)
    Layer VIA2       =  0.00% (0      / 124814  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287123 vias)
 
    Layer VIA1       =  0.00% (0      / 128831  vias)
        Un-optimized = 100.00% (128831  vias)
    Layer VIA2       =  0.00% (0      / 124814  vias)
        Un-optimized = 100.00% (124814  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
Total number of nets = 34070, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/110 Partitions, Violations =	492
Routed	2/110 Partitions, Violations =	434
Routed	3/110 Partitions, Violations =	417
Routed	4/110 Partitions, Violations =	406
Routed	5/110 Partitions, Violations =	396
Routed	6/110 Partitions, Violations =	387
Routed	7/110 Partitions, Violations =	375
Routed	8/110 Partitions, Violations =	364
Routed	9/110 Partitions, Violations =	353
Routed	10/110 Partitions, Violations =	346
Routed	11/110 Partitions, Violations =	338
Routed	12/110 Partitions, Violations =	328
Routed	13/110 Partitions, Violations =	317
Routed	14/110 Partitions, Violations =	307
Routed	15/110 Partitions, Violations =	299
Routed	16/110 Partitions, Violations =	293
Routed	17/110 Partitions, Violations =	282
Routed	18/110 Partitions, Violations =	273
Routed	19/110 Partitions, Violations =	268
Routed	20/110 Partitions, Violations =	261
Routed	21/110 Partitions, Violations =	256
Routed	22/110 Partitions, Violations =	252
Routed	23/110 Partitions, Violations =	248
Routed	24/110 Partitions, Violations =	244
Routed	25/110 Partitions, Violations =	240
Routed	26/110 Partitions, Violations =	235
Routed	27/110 Partitions, Violations =	228
Routed	28/110 Partitions, Violations =	225
Routed	29/110 Partitions, Violations =	222
Routed	30/110 Partitions, Violations =	219
Routed	31/110 Partitions, Violations =	216
Routed	32/110 Partitions, Violations =	208
Routed	33/110 Partitions, Violations =	205
Routed	34/110 Partitions, Violations =	202
Routed	35/110 Partitions, Violations =	199
Routed	36/110 Partitions, Violations =	196
Routed	37/110 Partitions, Violations =	193
Routed	38/110 Partitions, Violations =	190
Routed	39/110 Partitions, Violations =	187
Routed	40/110 Partitions, Violations =	184
Routed	41/110 Partitions, Violations =	181
Routed	42/110 Partitions, Violations =	178
Routed	43/110 Partitions, Violations =	175
Routed	44/110 Partitions, Violations =	174
Routed	45/110 Partitions, Violations =	171
Routed	46/110 Partitions, Violations =	165
Routed	47/110 Partitions, Violations =	162
Routed	48/110 Partitions, Violations =	155
Routed	49/110 Partitions, Violations =	152
Routed	50/110 Partitions, Violations =	147
Routed	51/110 Partitions, Violations =	144
Routed	52/110 Partitions, Violations =	141
Routed	53/110 Partitions, Violations =	138
Routed	54/110 Partitions, Violations =	135
Routed	55/110 Partitions, Violations =	130
Routed	56/110 Partitions, Violations =	127
Routed	57/110 Partitions, Violations =	124
Routed	58/110 Partitions, Violations =	121
Routed	59/110 Partitions, Violations =	117
Routed	60/110 Partitions, Violations =	115
Routed	61/110 Partitions, Violations =	113
Routed	62/110 Partitions, Violations =	105
Routed	63/110 Partitions, Violations =	103
Routed	64/110 Partitions, Violations =	101
Routed	65/110 Partitions, Violations =	99
Routed	66/110 Partitions, Violations =	97
Routed	67/110 Partitions, Violations =	95
Routed	68/110 Partitions, Violations =	93
Routed	69/110 Partitions, Violations =	90
Routed	70/110 Partitions, Violations =	88
Routed	71/110 Partitions, Violations =	86
Routed	72/110 Partitions, Violations =	84
Routed	73/110 Partitions, Violations =	82
Routed	74/110 Partitions, Violations =	80
Routed	75/110 Partitions, Violations =	78
Routed	76/110 Partitions, Violations =	76
Routed	77/110 Partitions, Violations =	73
Routed	78/110 Partitions, Violations =	71
Routed	79/110 Partitions, Violations =	69
Routed	80/110 Partitions, Violations =	67
Routed	81/110 Partitions, Violations =	60
Routed	82/110 Partitions, Violations =	58
Routed	83/110 Partitions, Violations =	56
Routed	84/110 Partitions, Violations =	54
Routed	85/110 Partitions, Violations =	52
Routed	86/110 Partitions, Violations =	50
Routed	87/110 Partitions, Violations =	48
Routed	88/110 Partitions, Violations =	46
Routed	89/110 Partitions, Violations =	46
Routed	90/110 Partitions, Violations =	44
Routed	91/110 Partitions, Violations =	42
Routed	92/110 Partitions, Violations =	40
Routed	93/110 Partitions, Violations =	39
Routed	94/110 Partitions, Violations =	38
Routed	95/110 Partitions, Violations =	37
Routed	96/110 Partitions, Violations =	36
Routed	97/110 Partitions, Violations =	25
Routed	98/110 Partitions, Violations =	22
Routed	99/110 Partitions, Violations =	18
Routed	100/110 Partitions, Violations =	17
Routed	101/110 Partitions, Violations =	15
Routed	102/110 Partitions, Violations =	12
Routed	103/110 Partitions, Violations =	11
Routed	104/110 Partitions, Violations =	10
Routed	105/110 Partitions, Violations =	9
Routed	106/110 Partitions, Violations =	8
Routed	107/110 Partitions, Violations =	7
Routed	108/110 Partitions, Violations =	6
Routed	109/110 Partitions, Violations =	5
Routed	110/110 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Internal-only types : 4

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used  101  Alloctr  102  Proc 2260 

End DR iteration 0 with 110 parts

Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used  101  Alloctr  102  Proc 2260 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1675297 micron
Total Number of Contacts =             287065
Total Number of Wires =                285430
Total Number of PtConns =              22291
Total Number of Routed Wires =       285430
Total Routed Wire Length =           1669947 micron
Total Number of Routed Contacts =       287065
	Layer          M1 :      49861 micron
	Layer          M2 :     569576 micron
	Layer          M3 :     511003 micron
	Layer          M4 :     206329 micron
	Layer          M5 :     201704 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124766
	Via   VIA23C(rot) :          2
	Via        VIA12B :        424
	Via   VIA12B(rot) :      17553
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110698

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   94  Alloctr   95  Proc 2260 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   94  Alloctr   95  Proc 2260 
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR] Total (MB): Used   88  Alloctr   89  Proc 2260 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   88  Alloctr   89  Proc 2260 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = fpu_add/fpu_add_frac_dp/n5537
Net 2 = fpu_add/fpu_add_frac_dp/n5695
Net 3 = fpu_mul/i_m4stg_frac/n25
Net 4 = bw_r_rf16x160/n3703
Net 5 = bw_r_rf16x160/n3716
Net 6 = bw_r_rf16x160/n3721
Net 7 = bw_r_rf16x160/n3723
Net 8 = fpu_mul/i_m4stg_frac/n21
Net 9 = fpu_add/n1538
Net 10 = fpu_add/n1540
Net 11 = bw_r_rf16x160/n3694
Net 12 = fpu_add/n1520
Net 13 = fpu_add/n1521
Net 14 = fpu_add/n1522
Net 15 = fpu_add/n1535
Net 16 = fpu_add/n1471
Net 17 = fpu_add/n1477
Net 18 = fpu_mul/n885
Net 19 = VDD
Net 20 = fpu_mul/i_m4stg_frac/ary1_a1/n1869
Net 21 = fpu_mul/i_m4stg_frac/ary1_a1/n1792
Net 22 = fpu_mul/i_m4stg_frac/ary1_a1/n1793
Net 23 = fpu_mul/i_m4stg_frac/ary1_a1/n1777
Net 24 = fpu_mul/i_m4stg_frac/ary1_a1/n1706
Net 25 = fpu_mul/i_m4stg_frac/ary1_a1/n1711
Net 26 = fpu_mul/i_m4stg_frac/ary1_a1/n1696
Net 27 = fpu_mul/i_m4stg_frac/ary1_a1/n1554
Net 28 = fpu_mul/i_m4stg_frac/ary1_a1/n1570
Net 29 = fpu_mul/i_m4stg_frac/ary1_a1/n1301
Net 30 = fpu_mul/i_m4stg_frac/ary1_a1/n1306
Net 31 = fpu_mul/i_m4stg_frac/ary1_a1/n1284
Net 32 = fpu_mul/i_m4stg_frac/ary1_a1/n1019
Net 33 = fpu_mul/i_m4stg_frac/ary1_a1/n1022
Net 34 = fpu_mul/i_m4stg_frac/ary1_a1/n986
Net 35 = fpu_mul/i_m4stg_frac/ary1_a1/n993
Net 36 = fpu_mul/i_m4stg_frac/ary1_a1/n995
Net 37 = fpu_mul/i_m4stg_frac/ary1_a1/n997
Net 38 = fpu_mul/i_m4stg_frac/ary1_a1/n998
Net 39 = fpu_mul/i_m4stg_frac/ary1_a1/n1013
Net 40 = fpu_mul/i_m4stg_frac/ary1_a1/n945
Net 41 = fpu_mul/i_m4stg_frac/ary1_a1/n951
Net 42 = fpu_mul/i_m4stg_frac/ary1_a1/n954
Net 43 = fpu_mul/i_m4stg_frac/ary1_a1/n901
Net 44 = fpu_mul/i_m4stg_frac/ary1_a1/n906
Net 45 = fpu_mul/i_m4stg_frac/ary1_a1/n918
Net 46 = fpu_mul/i_m4stg_frac/ary1_a1/n921
Net 47 = fpu_mul/i_m4stg_frac/ary1_a1/n925
Net 48 = fpu_mul/i_m4stg_frac/ary1_a1/n929
Net 49 = fpu_mul/i_m4stg_frac/ary1_a1/n930
Net 50 = fpu_mul/i_m4stg_frac/ary1_a1/n883
Net 51 = fpu_mul/i_m4stg_frac/ary1_a1/n892
Net 52 = fpu_mul/i_m4stg_frac/ary1_a1/n668
Net 53 = fpu_mul/i_m4stg_frac/ary1_a1/n686
Net 54 = fpu_mul/i_m4stg_frac/ary1_a1/n625
Net 55 = fpu_mul/i_m4stg_frac/ary1_a1/n596
Net 56 = fpu_mul/i_m4stg_frac/ary1_a1/n555
Net 57 = fpu_mul/i_m4stg_frac/ary1_a1/n556
Net 58 = fpu_mul/i_m4stg_frac/ary1_a1/n572
Net 59 = fpu_mul/i_m4stg_frac/ary1_a1/n430
Net 60 = fpu_mul/i_m4stg_frac/ary1_a1/n436
Net 61 = fpu_mul/i_m4stg_frac/ary1_a1/n403
Net 62 = fpu_mul/i_m4stg_frac/ary1_a1/n347
Net 63 = fpu_mul/i_m4stg_frac/ary1_a1/n348
Net 64 = fpu_mul/i_m4stg_frac/ary1_a1/n328
Net 65 = fpu_mul/i_m4stg_frac/ary1_a1/n259
Net 66 = fpu_mul/i_m4stg_frac/ary1_a1/n286
Net 67 = fpu_mul/i_m4stg_frac/ary1_a1/n222
Net 68 = fpu_mul/i_m4stg_frac/ary1_a1/n180
Net 69 = fpu_mul/i_m4stg_frac/ary1_a1/n90
Net 70 = fpu_mul/i_m4stg_frac/ary1_a1/n19
Net 71 = fpu_mul/i_m4stg_frac/ary1_a1/n32
Net 72 = fpu_mul/i_m4stg_frac/ary1_a1/n33
Net 73 = fpu_mul/i_m4stg_frac/ary1_a1/intadd_108/SUM[2]
Net 74 = fpu_mul/i_m4stg_frac/ary1_a0/n1160
Net 75 = fpu_mul/i_m4stg_frac/ary1_a0/n1164
Net 76 = fpu_mul/i_m4stg_frac/ary1_a0/n1143
Net 77 = fpu_mul/i_m4stg_frac/ary1_a0/n1101
Net 78 = fpu_mul/i_m4stg_frac/ary1_a0/n1053
Net 79 = fpu_mul/i_m4stg_frac/ary1_a0/n881
Net 80 = fpu_mul/i_m4stg_frac/ary1_a0/n883
Net 81 = fpu_mul/i_m4stg_frac/ary1_a0/n897
Net 82 = fpu_mul/i_m4stg_frac/ary1_a0/n410
Net 83 = fpu_mul/i_m4stg_frac/ary1_a0/n377
Net 84 = fpu_mul/i_m4stg_frac/ary1_a0/n378
Net 85 = fpu_mul/i_m4stg_frac/ary1_a0/n396
Net 86 = fpu_mul/i_m4stg_frac/ary1_a0/n295
Net 87 = fpu_mul/i_m4stg_frac/ary1_a0/n298
Net 88 = fpu_mul/i_m4stg_frac/ary1_a0/n301
Net 89 = fpu_mul/i_m4stg_frac/ary1_a0/n246
Net 90 = fpu_mul/i_m4stg_frac/ary1_a0/n206
Net 91 = fpu_mul/i_m4stg_frac/ary1_a0/n196
Net 92 = fpu_mul/i_m4stg_frac/ary1_a0/n198
Net 93 = fpu_mul/i_m4stg_frac/ary1_a0/n15
Net 94 = fpu_mul/i_m4stg_frac/ary1_a0/intadd_56/B[2]
Net 95 = fpu_div/fpu_div_frac_dp/n1678
Net 96 = fpu_div/fpu_div_frac_dp/n1515
Net 97 = fpu_div/fpu_div_frac_dp/n972
Net 98 = fpu_div/fpu_div_frac_dp/n973
Net 99 = fpu_div/fpu_div_frac_dp/n1384
Net 100 = fpu_div/fpu_div_frac_dp/div_shl_save[28]
.... and 155 other nets
Total number of changed nets = 255 (out of 34070)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   88  Alloctr   89  Proc 2260 
[ECO: DR] Elapsed real time: 0:00:24 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[ECO: DR] Stage (MB): Used   79  Alloctr   79  Proc    0 
[ECO: DR] Total (MB): Used   88  Alloctr   89  Proc 2260 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1675297 micron
Total Number of Contacts =             287065
Total Number of Wires =                285430
Total Number of PtConns =              22291
Total Number of Routed Wires =       285430
Total Routed Wire Length =           1669947 micron
Total Number of Routed Contacts =       287065
	Layer          M1 :      49861 micron
	Layer          M2 :     569576 micron
	Layer          M3 :     511003 micron
	Layer          M4 :     206329 micron
	Layer          M5 :     201704 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124766
	Via   VIA23C(rot) :          2
	Via        VIA12B :        424
	Via   VIA12B(rot) :      17553
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110698

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 

Total number of nets = 34070
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1675297 micron
Total Number of Contacts =             287065
Total Number of Wires =                285430
Total Number of PtConns =              22291
Total Number of Routed Wires =       285430
Total Routed Wire Length =           1669947 micron
Total Number of Routed Contacts =       287065
	Layer          M1 :      49861 micron
	Layer          M2 :     569576 micron
	Layer          M3 :     511003 micron
	Layer          M4 :     206329 micron
	Layer          M5 :     201704 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124766
	Via   VIA23C(rot) :          2
	Via        VIA12B :        424
	Via   VIA12B(rot) :      17553
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110698

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 255 nets
[ECO: End] Elapsed real time: 0:00:25 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:25
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    9  Alloctr   11  Proc 2260 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Wed Mar  8 03:47:31 2017
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 03:48:04 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.12
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3172
  Leaf Cell Count:              32422
  Buf/Inv Cell Count:            2340
  Buf Cell Count:                 432
  Inv Cell Count:                1908
  CT Buf/Inv Cell Count:          252
  Combinational Cell Count:     25235
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250404.249304
  Noncombinational Area:
                        171727.257738
  Buf/Inv Area:          17256.038643
  Total Buffer Area:          6429.08
  Total Inverter Area:       10826.96
  Macro/Black Box Area:      0.000000
  Net Area:              88164.606752
  Net XLength        :      850569.88
  Net YLength        :      826579.88
  -----------------------------------
  Cell Area:            422131.507042
  Design Area:          510296.113794
  Net Length        :      1677149.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34306
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              148.23
  -----------------------------------------
  Overall Compile Time:              366.30
  Overall Compile Wall Clock Time:   377.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 2
ROPT:    Number of Route Violation: 0 
1
icc_shell> Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 03:48:05 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.12
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3172
  Leaf Cell Count:              32422
  Buf/Inv Cell Count:            2340
  Buf Cell Count:                 432
  Inv Cell Count:                1908
  CT Buf/Inv Cell Count:          252
  Combinational Cell Count:     25235
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250404.249304
  Noncombinational Area:
                        171727.257738
  Buf/Inv Area:          17256.038643
  Total Buffer Area:          6429.08
  Total Inverter Area:       10826.96
  Macro/Black Box Area:      0.000000
  Net Area:              88164.606752
  Net XLength        :      850569.88
  Net YLength        :      826579.88
  -----------------------------------
  Cell Area:            422131.507042
  Design Area:          510296.113794
  Net Length        :      1677149.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34306
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              148.23
  -----------------------------------------
  Overall Compile Time:              366.30
  Overall Compile Wall Clock Time:   377.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 2
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Wed Mar  8 03:48:05 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 418551.1
  Total fixed cell area: 3580.4
  Total physical cell area: 422131.5
  Core area: (5000 5000 918280 917960)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:48:09 2017
****************************************
Std cell utilization: 50.63%  (458042/(904718-0))
(Non-fixed + Fixed)
Std cell utilization: 50.42%  (454157/(904718-3888))
(Non-fixed only)
Chip area:            904718   sites, bbox (5.00 5.00 918.28 917.96) um
Std cell area:        458042   sites, (non-fixed:454157 fixed:3885)
                      32422    cells, (non-fixed:32161  fixed:261)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3888     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       66 
Avg. std cell width:  4.98 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 317)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:48:09 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 0 (out of 32161) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Wed Mar  8 03:48:09 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 317 horizontal rows
    11 pre-routes for placement blockage/checking
    455 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(923280,922960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(923280,922960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Wed Mar  8 03:48:14 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Wed Mar  8 03:48:16 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   69  Alloctr   69  Proc    0 
[ECO: Extraction] Total (MB): Used   79  Alloctr   80  Proc 2260 
Num of eco nets = 34070
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:05 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[ECO: Init] Total (MB): Used   82  Alloctr   83  Proc 2260 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/64 Partitions, Violations =	0
Checked	2/64 Partitions, Violations =	0
Checked	4/64 Partitions, Violations =	0
Checked	6/64 Partitions, Violations =	0
Checked	8/64 Partitions, Violations =	0
Checked	10/64 Partitions, Violations =	0
Checked	12/64 Partitions, Violations =	0
Checked	14/64 Partitions, Violations =	0
Checked	16/64 Partitions, Violations =	0
Checked	18/64 Partitions, Violations =	0
Checked	20/64 Partitions, Violations =	0
Checked	22/64 Partitions, Violations =	0
Checked	24/64 Partitions, Violations =	0
Checked	26/64 Partitions, Violations =	0
Checked	28/64 Partitions, Violations =	0
Checked	30/64 Partitions, Violations =	0
Checked	32/64 Partitions, Violations =	0
Checked	34/64 Partitions, Violations =	0
Checked	36/64 Partitions, Violations =	0
Checked	38/64 Partitions, Violations =	0
Checked	40/64 Partitions, Violations =	0
Checked	42/64 Partitions, Violations =	0
Checked	44/64 Partitions, Violations =	0
Checked	46/64 Partitions, Violations =	0
Checked	48/64 Partitions, Violations =	0
Checked	50/64 Partitions, Violations =	0
Checked	52/64 Partitions, Violations =	0
Checked	54/64 Partitions, Violations =	0
Checked	56/64 Partitions, Violations =	0
Checked	58/64 Partitions, Violations =	0
Checked	60/64 Partitions, Violations =	0
Checked	62/64 Partitions, Violations =	0
Checked	64/64 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  103  Proc 2260 

Total Wire Length =                    1675299 micron
Total Number of Contacts =             287065
Total Number of Wires =                285437
Total Number of PtConns =              22292
Total Number of Routed Wires =       285437
Total Routed Wire Length =           1669949 micron
Total Number of Routed Contacts =       287065
	Layer          M1 :      49863 micron
	Layer          M2 :     569576 micron
	Layer          M3 :     511003 micron
	Layer          M4 :     206329 micron
	Layer          M5 :     201704 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124766
	Via   VIA23C(rot) :          2
	Via        VIA12B :        424
	Via   VIA12B(rot) :      17553
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110698

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1675299 micron
Total Number of Contacts =             287065
Total Number of Wires =                285437
Total Number of PtConns =              22292
Total Number of Routed Wires =       285437
Total Routed Wire Length =           1669949 micron
Total Number of Routed Contacts =       287065
	Layer          M1 :      49863 micron
	Layer          M2 :     569576 micron
	Layer          M3 :     511003 micron
	Layer          M4 :     206329 micron
	Layer          M5 :     201704 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124766
	Via   VIA23C(rot) :          2
	Via        VIA12B :        424
	Via   VIA12B(rot) :      17553
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110698

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used   12  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   95  Alloctr   96  Proc 2260 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   95  Alloctr   96  Proc 2260 
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    6  Alloctr    7  Proc    0 
[DR] Total (MB): Used   89  Alloctr   90  Proc 2260 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    6  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used   89  Alloctr   90  Proc 2260 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 34070)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    6  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used   89  Alloctr   90  Proc 2260 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[ECO: DR] Stage (MB): Used   79  Alloctr   79  Proc    0 
[ECO: DR] Total (MB): Used   89  Alloctr   90  Proc 2260 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1675299 micron
Total Number of Contacts =             287065
Total Number of Wires =                285437
Total Number of PtConns =              22292
Total Number of Routed Wires =       285437
Total Routed Wire Length =           1669949 micron
Total Number of Routed Contacts =       287065
	Layer          M1 :      49863 micron
	Layer          M2 :     569576 micron
	Layer          M3 :     511003 micron
	Layer          M4 :     206329 micron
	Layer          M5 :     201704 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124766
	Via   VIA23C(rot) :          2
	Via        VIA12B :        424
	Via   VIA12B(rot) :      17553
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110698

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 

Total number of nets = 34070
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1675299 micron
Total Number of Contacts =             287065
Total Number of Wires =                285437
Total Number of PtConns =              22292
Total Number of Routed Wires =       285437
Total Routed Wire Length =           1669949 micron
Total Number of Routed Contacts =       287065
	Layer          M1 :      49863 micron
	Layer          M2 :     569576 micron
	Layer          M3 :     511003 micron
	Layer          M4 :     206329 micron
	Layer          M5 :     201704 micron
	Layer          M6 :      55243 micron
	Layer          M7 :      76601 micron
	Layer          M8 :       2660 micron
	Layer          M9 :       2319 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         82
	Via        VIA67C :        936
	Via        VIA56C :         88
	Via   VIA56C(rot) :       1518
	Via        VIA45C :       9692
	Via        VIA34C :       1190
	Via   VIA34C(rot) :      19948
	Via        VIA23C :     124766
	Via   VIA23C(rot) :          2
	Via        VIA12B :        424
	Via   VIA12B(rot) :      17553
	Via        VIA12C :        144
	Via   VIA12C(rot) :     110698

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 287065 vias)
 
    Layer VIA1       =  0.00% (0      / 128819  vias)
        Un-optimized = 100.00% (128819  vias)
    Layer VIA2       =  0.00% (0      / 124768  vias)
        Un-optimized = 100.00% (124768  vias)
    Layer VIA3       =  0.00% (0      / 21138   vias)
        Un-optimized = 100.00% (21138   vias)
    Layer VIA4       =  0.00% (0      / 9692    vias)
        Un-optimized = 100.00% (9692    vias)
    Layer VIA5       =  0.00% (0      / 1606    vias)
        Un-optimized = 100.00% (1606    vias)
    Layer VIA6       =  0.00% (0      / 936     vias)
        Un-optimized = 100.00% (936     vias)
    Layer VIA7       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   10  Alloctr   12  Proc 2260 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Wed Mar  8 03:48:35 2017
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 03:49:06 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.12
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3172
  Leaf Cell Count:              32422
  Buf/Inv Cell Count:            2340
  Buf Cell Count:                 432
  Inv Cell Count:                1908
  CT Buf/Inv Cell Count:          252
  Combinational Cell Count:     25235
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250404.249304
  Noncombinational Area:
                        171727.257738
  Buf/Inv Area:          17256.038643
  Total Buffer Area:          6429.08
  Total Inverter Area:       10826.96
  Macro/Black Box Area:      0.000000
  Net Area:              88164.606752
  Net XLength        :      850569.88
  Net YLength        :      826579.88
  -----------------------------------
  Cell Area:            422131.507042
  Design Area:          510296.113794
  Net Length        :      1677149.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34306
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              149.09
  -----------------------------------------
  Overall Compile Time:              367.58
  Overall Compile Wall Clock Time:   378.91

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 2
ROPT:    Number of Route Violation: 0 
1
icc_shell> icc_shell> Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
icc_shell> icc_shell> Information: design is either fully routed or in placement stage.
Cannot open 'outputs/parasitic_extract.spef.max' for write.
Error: Writing parasitics file failed. (RCEX-036)
0
icc_shell> Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Error: Cannot write the '/home/DREXEL/bts37/ecec475/output/fpu_extracted.sdf' file. (UID-29)
0
icc_shell> Error: Cannot write the 'output/fpu_extracted.sdc' script file. (UID-270)
0
icc_shell> Error: Cannot open output verilog file output/fpu_extracted.v. (MW-012)
Write verilog failed.
0
icc_shell> icc_shell> icc_shell> icc_shell> icc_shell> icc_shell> icc_shell> Error: unknown command 'report_summary>' (CMD-005)
icc_shell> icc_shell> icc_shell> Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_extracted. (UIG-5)
1
icc_shell> 
Thank you...
Exit IC Compiler!
