// Seed: 274810853
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2
);
  wire id_4;
  module_2 modCall_1 ();
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_1 = 32'd82
) (
    output wor _id_0,
    input tri _id_1,
    output supply0 id_2
    , id_7,
    input tri0 id_3,
    input wire id_4,
    input supply1 id_5
    , id_8
);
  logic [id_0 : id_1] id_9;
  and primCall (id_2, id_5, id_3, id_4);
  assign id_7[-1'b0] = -1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_2
  );
endmodule
module module_2 ();
  logic [-1 : -1 'b0] id_1 = 1;
  assign module_0.id_0 = 0;
  wire id_2;
  ;
endmodule
