// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tiled_conv_tiled_conv,hls_ip_2022_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=6128,HLS_SYN_TPT=none,HLS_SYN_MEM=14,HLS_SYN_DSP=0,HLS_SYN_FF=6716,HLS_SYN_LUT=8332,HLS_VERSION=2022_1_2}" *)

module tiled_conv (
        ap_clk,
        ap_rst_n,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_state36 = 42'd34359738368;
parameter    ap_ST_fsm_state37 = 42'd68719476736;
parameter    ap_ST_fsm_state38 = 42'd137438953472;
parameter    ap_ST_fsm_state39 = 42'd274877906944;
parameter    ap_ST_fsm_state40 = 42'd549755813888;
parameter    ap_ST_fsm_state41 = 42'd1099511627776;
parameter    ap_ST_fsm_state42 = 42'd2199023255552;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_ID_WIDTH = 1;
parameter    C_M_AXI_FM_ADDR_WIDTH = 64;
parameter    C_M_AXI_FM_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_FM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_FM_WUSER_WIDTH = 1;
parameter    C_M_AXI_FM_RUSER_WIDTH = 1;
parameter    C_M_AXI_FM_BUSER_WIDTH = 1;
parameter    C_M_AXI_FM_USER_VALUE = 0;
parameter    C_M_AXI_FM_PROT_VALUE = 0;
parameter    C_M_AXI_FM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_ID_WIDTH = 1;
parameter    C_M_AXI_WT_ADDR_WIDTH = 64;
parameter    C_M_AXI_WT_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_WT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WT_WUSER_WIDTH = 1;
parameter    C_M_AXI_WT_RUSER_WIDTH = 1;
parameter    C_M_AXI_WT_BUSER_WIDTH = 1;
parameter    C_M_AXI_WT_USER_VALUE = 0;
parameter    C_M_AXI_WT_PROT_VALUE = 0;
parameter    C_M_AXI_WT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_FM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_AWADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_AWID;
output  [7:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [C_M_AXI_FM_AWUSER_WIDTH - 1:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_WDATA;
output  [C_M_AXI_FM_WSTRB_WIDTH - 1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_WID;
output  [C_M_AXI_FM_WUSER_WIDTH - 1:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_ARADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_ARID;
output  [7:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [C_M_AXI_FM_ARUSER_WIDTH - 1:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_RID;
input  [C_M_AXI_FM_RUSER_WIDTH - 1:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_BID;
input  [C_M_AXI_FM_BUSER_WIDTH - 1:0] m_axi_fm_BUSER;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_AWADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_AWID;
output  [7:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [C_M_AXI_WT_AWUSER_WIDTH - 1:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_WDATA;
output  [C_M_AXI_WT_WSTRB_WIDTH - 1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_WID;
output  [C_M_AXI_WT_WUSER_WIDTH - 1:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_ARADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_ARID;
output  [7:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [C_M_AXI_WT_ARUSER_WIDTH - 1:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_RID;
input  [C_M_AXI_WT_RUSER_WIDTH - 1:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_BID;
input  [C_M_AXI_WT_BUSER_WIDTH - 1:0] m_axi_wt_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_feature_map;
wire   [63:0] layer_weights;
wire   [63:0] linear_weights;
wire   [63:0] output_feature_map;
reg   [31:0] lfsr_V;
reg    fm_blk_n_AW;
wire    ap_CS_fsm_state35;
reg    fm_blk_n_B;
wire    ap_CS_fsm_state42;
reg    wt_blk_n_AR;
wire    ap_CS_fsm_state4;
reg   [63:0] output_feature_map_read_reg_787;
reg   [63:0] linear_weights_read_reg_792;
reg   [63:0] input_feature_map_read_reg_797;
wire  signed [62:0] trunc_ln_fu_562_p4;
reg   [62:0] trunc_ln_reg_927;
reg   [63:0] wt_addr_reg_932;
wire   [2:0] add_ln65_fu_601_p2;
reg   [2:0] add_ln65_reg_940;
wire    ap_CS_fsm_state2;
wire   [5:0] empty_38_fu_637_p2;
reg   [5:0] empty_38_reg_945;
wire   [0:0] icmp_ln65_fu_595_p2;
wire   [4:0] empty_39_fu_655_p2;
reg   [4:0] empty_39_reg_950;
wire   [3:0] trunc_ln38_fu_661_p1;
reg   [3:0] trunc_ln38_reg_955;
wire   [2:0] trunc_ln38_1_fu_665_p1;
reg   [2:0] trunc_ln38_1_reg_960;
reg   [62:0] trunc_ln1_reg_965;
wire   [2:0] add_ln68_fu_684_p2;
reg   [2:0] add_ln68_reg_974;
wire    ap_CS_fsm_state3;
wire   [1:0] trunc_ln28_fu_694_p1;
reg   [1:0] trunc_ln28_reg_979;
wire    ap_CS_fsm_state11;
wire   [5:0] sub_ln42_fu_720_p2;
reg   [5:0] sub_ln42_reg_984;
wire   [2:0] trunc_ln42_fu_727_p1;
reg   [2:0] trunc_ln42_reg_989;
wire   [15:0] conv_wt_buf_V_0_0_q0;
reg   [15:0] conv_wt_buf_V_0_0_load_reg_994;
wire    ap_CS_fsm_state14;
wire   [15:0] conv_wt_buf_V_0_0_q1;
reg   [15:0] conv_wt_buf_V_0_0_load_1_reg_999;
wire    ap_CS_fsm_state15;
reg   [15:0] conv_wt_buf_V_0_0_load_2_reg_1004;
reg   [15:0] conv_wt_buf_V_0_0_load_3_reg_1009;
wire    ap_CS_fsm_state16;
reg   [15:0] conv_wt_buf_V_0_0_load_4_reg_1014;
reg   [15:0] conv_wt_buf_V_0_0_load_5_reg_1019;
wire    ap_CS_fsm_state17;
reg   [15:0] conv_wt_buf_V_0_0_load_6_reg_1024;
reg   [15:0] conv_wt_buf_V_0_0_load_7_reg_1029;
wire    ap_CS_fsm_state18;
reg   [15:0] conv_wt_buf_V_0_0_load_8_reg_1034;
reg   [15:0] conv_wt_buf_V_0_0_load_9_reg_1039;
wire    ap_CS_fsm_state19;
reg   [15:0] conv_wt_buf_V_0_0_load_10_reg_1044;
reg   [15:0] conv_wt_buf_V_0_0_load_11_reg_1049;
wire    ap_CS_fsm_state20;
reg   [15:0] conv_wt_buf_V_0_0_load_12_reg_1054;
reg   [15:0] conv_wt_buf_V_0_0_load_13_reg_1059;
wire    ap_CS_fsm_state21;
reg   [15:0] conv_wt_buf_V_0_0_load_14_reg_1064;
reg   [15:0] conv_wt_buf_V_0_0_load_15_reg_1069;
wire    ap_CS_fsm_state22;
reg   [15:0] conv_wt_buf_V_0_0_load_16_reg_1074;
reg   [15:0] conv_wt_buf_V_0_0_load_17_reg_1079;
wire    ap_CS_fsm_state23;
reg   [15:0] conv_wt_buf_V_0_0_load_18_reg_1084;
reg   [15:0] conv_wt_buf_V_0_0_load_19_reg_1089;
wire    ap_CS_fsm_state24;
reg   [15:0] conv_wt_buf_V_0_0_load_20_reg_1094;
reg   [15:0] conv_wt_buf_V_0_0_load_21_reg_1099;
wire    ap_CS_fsm_state25;
reg   [15:0] conv_wt_buf_V_0_0_load_22_reg_1104;
reg   [15:0] conv_wt_buf_V_0_0_load_23_reg_1109;
wire    ap_CS_fsm_state26;
reg   [15:0] conv_wt_buf_V_0_0_load_24_reg_1114;
wire   [4:0] sub_ln181_fu_747_p2;
reg   [4:0] sub_ln181_reg_1119;
wire    ap_CS_fsm_state32;
reg   [6:0] conv_in_buf_V_0_address0;
reg    conv_in_buf_V_0_ce0;
reg    conv_in_buf_V_0_we0;
wire   [15:0] conv_in_buf_V_0_q0;
reg    conv_in_buf_V_0_ce1;
wire   [15:0] conv_in_buf_V_0_q1;
reg    conv_in_buf_V_0_ce2;
wire   [15:0] conv_in_buf_V_0_q2;
reg    conv_in_buf_V_0_ce3;
wire   [15:0] conv_in_buf_V_0_q3;
reg    conv_in_buf_V_0_ce4;
wire   [15:0] conv_in_buf_V_0_q4;
reg    conv_in_buf_V_0_ce5;
wire   [15:0] conv_in_buf_V_0_q5;
reg    conv_in_buf_V_0_ce6;
wire   [15:0] conv_in_buf_V_0_q6;
reg    conv_in_buf_V_0_ce7;
wire   [15:0] conv_in_buf_V_0_q7;
reg    conv_in_buf_V_0_ce8;
wire   [15:0] conv_in_buf_V_0_q8;
reg    conv_in_buf_V_0_ce9;
wire   [15:0] conv_in_buf_V_0_q9;
reg    conv_in_buf_V_0_ce10;
wire   [15:0] conv_in_buf_V_0_q10;
reg    conv_in_buf_V_0_ce11;
wire   [15:0] conv_in_buf_V_0_q11;
reg    conv_in_buf_V_0_ce12;
wire   [15:0] conv_in_buf_V_0_q12;
reg   [4:0] conv_wt_buf_V_0_0_address0;
reg    conv_wt_buf_V_0_0_ce0;
reg    conv_wt_buf_V_0_0_we0;
reg   [4:0] conv_wt_buf_V_0_0_address1;
reg    conv_wt_buf_V_0_0_ce1;
reg   [5:0] conv_out_buf_V_0_address0;
reg    conv_out_buf_V_0_ce0;
reg    conv_out_buf_V_0_we0;
reg   [14:0] conv_out_buf_V_0_d0;
wire   [14:0] conv_out_buf_V_0_q0;
reg    conv_out_buf_V_0_ce1;
wire   [14:0] conv_out_buf_V_0_q1;
reg    conv_out_buf_V_0_ce2;
wire   [14:0] conv_out_buf_V_0_q2;
reg    conv_out_buf_V_0_ce3;
wire   [14:0] conv_out_buf_V_0_q3;
reg   [3:0] max_pool_out_buf_V_0_address0;
reg    max_pool_out_buf_V_0_ce0;
reg    max_pool_out_buf_V_0_we0;
reg   [14:0] max_pool_out_buf_V_0_d0;
wire   [14:0] max_pool_out_buf_V_0_q0;
reg   [7:0] layer1_output_V_address0;
reg    layer1_output_V_ce0;
reg    layer1_output_V_we0;
wire   [14:0] layer1_output_V_q0;
reg   [7:0] linear_input_V_address0;
reg    linear_input_V_ce0;
reg    linear_input_V_we0;
wire   [14:0] linear_input_V_q0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_done;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_idle;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_ready;
wire   [7:0] grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_layer1_output_V_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_layer1_output_V_ce0;
wire   [7:0] grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_ce0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_we0;
wire   [14:0] grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_d0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_done;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_idle;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_ready;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWUSER;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WSTRB;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WID;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WUSER;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARUSER;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_RREADY;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_BREADY;
wire   [6:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_address0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_ce0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_we0;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_d0;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_done;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_idle;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_ready;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWUSER;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WSTRB;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WID;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WUSER;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARUSER;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_RREADY;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_BREADY;
wire   [4:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_address0;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_ce0;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_we0;
wire   [15:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_d0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_done;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_idle;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_ready;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce0;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address1;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce1;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address2;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce2;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address3;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce3;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address4;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce4;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address5;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce5;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address6;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce6;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address7;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce7;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address8;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce8;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address9;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce9;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address10;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce10;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address11;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce11;
wire   [6:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address12;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce12;
wire   [5:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_ce0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_we0;
wire   [14:0] grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_d0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_done;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_idle;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_ready;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_ce0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_we0;
wire   [14:0] grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_d0;
wire   [5:0] grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce0;
wire   [5:0] grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address1;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce1;
wire   [5:0] grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address2;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce2;
wire   [5:0] grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address3;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce3;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_done;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_idle;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_ready;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_ce0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_we0;
wire   [14:0] grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_d0;
wire   [31:0] grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_p_out_o;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_p_out_o_ap_vld;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_done;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_idle;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_ready;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_max_pool_out_buf_V_0_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_max_pool_out_buf_V_0_ce0;
wire   [7:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_ce0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_we0;
wire   [14:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_d0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_done;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_idle;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_ready;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWUSER;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WSTRB;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WID;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WUSER;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARUSER;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_RREADY;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_BREADY;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWUSER;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WSTRB;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WID;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WUSER;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARUSER;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_RREADY;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_BREADY;
wire   [7:0] grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_linear_input_V_address0;
wire    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_linear_input_V_ce0;
reg    fm_AWVALID;
wire    fm_AWREADY;
reg   [63:0] fm_AWADDR;
reg   [31:0] fm_AWLEN;
reg    fm_WVALID;
wire    fm_WREADY;
reg    fm_ARVALID;
wire    fm_ARREADY;
wire    fm_RVALID;
reg    fm_RREADY;
wire   [15:0] fm_RDATA;
wire   [9:0] fm_RFIFONUM;
wire    fm_BVALID;
reg    fm_BREADY;
wire    wt_AWREADY;
wire    wt_WREADY;
reg    wt_ARVALID;
wire    wt_ARREADY;
reg   [63:0] wt_ARADDR;
reg   [31:0] wt_ARLEN;
wire    wt_RVALID;
reg    wt_RREADY;
wire   [15:0] wt_RDATA;
wire   [9:0] wt_RFIFONUM;
wire    wt_BVALID;
reg   [2:0] tj_reg_455;
wire    ap_CS_fsm_state33;
reg    grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start_reg;
wire   [0:0] icmp_ln68_fu_678_p2;
wire    ap_CS_fsm_state34;
reg    grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start_reg;
reg    grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start_reg;
wire    ap_CS_fsm_state27;
reg    grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
reg    grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start_reg;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
reg   [31:0] p_lcssa_lcssa_lcssa147_fu_164;
reg    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start_reg;
reg    grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start_reg;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire  signed [63:0] sext_ln115_fu_572_p1;
wire  signed [63:0] sext_ln109_fu_754_p1;
reg   [2:0] ti_fu_160;
wire    ap_CS_fsm_state13;
wire   [1:0] empty_36_fu_611_p1;
wire   [4:0] p_shl1_fu_615_p3;
wire   [2:0] empty_37_fu_627_p2;
wire   [5:0] p_shl1_cast_fu_623_p1;
wire   [5:0] p_shl2_cast_fu_633_p1;
wire   [3:0] p_shl_fu_643_p3;
wire   [4:0] p_shl_cast_fu_651_p1;
wire   [4:0] zext_ln65_fu_607_p1;
wire   [4:0] shl_ln_fu_698_p3;
wire   [2:0] shl_ln28_fu_710_p2;
wire   [5:0] zext_ln28_fu_706_p1;
wire   [5:0] zext_ln28_1_fu_716_p1;
wire   [3:0] shl_ln3_fu_736_p3;
wire   [4:0] zext_ln181_fu_743_p1;
wire   [4:0] zext_ln68_fu_732_p1;
reg   [41:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_block_state12_on_subcall_done;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 lfsr_V = 32'd0;
#0 grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start_reg = 1'b0;
end

tiled_conv_conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
conv_in_buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_0_address0),
    .ce0(conv_in_buf_V_0_ce0),
    .we0(conv_in_buf_V_0_we0),
    .d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_d0),
    .q0(conv_in_buf_V_0_q0),
    .address1(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address1),
    .ce1(conv_in_buf_V_0_ce1),
    .q1(conv_in_buf_V_0_q1),
    .address2(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address2),
    .ce2(conv_in_buf_V_0_ce2),
    .q2(conv_in_buf_V_0_q2),
    .address3(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address3),
    .ce3(conv_in_buf_V_0_ce3),
    .q3(conv_in_buf_V_0_q3),
    .address4(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address4),
    .ce4(conv_in_buf_V_0_ce4),
    .q4(conv_in_buf_V_0_q4),
    .address5(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address5),
    .ce5(conv_in_buf_V_0_ce5),
    .q5(conv_in_buf_V_0_q5),
    .address6(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address6),
    .ce6(conv_in_buf_V_0_ce6),
    .q6(conv_in_buf_V_0_q6),
    .address7(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address7),
    .ce7(conv_in_buf_V_0_ce7),
    .q7(conv_in_buf_V_0_q7),
    .address8(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address8),
    .ce8(conv_in_buf_V_0_ce8),
    .q8(conv_in_buf_V_0_q8),
    .address9(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address9),
    .ce9(conv_in_buf_V_0_ce9),
    .q9(conv_in_buf_V_0_q9),
    .address10(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address10),
    .ce10(conv_in_buf_V_0_ce10),
    .q10(conv_in_buf_V_0_q10),
    .address11(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address11),
    .ce11(conv_in_buf_V_0_ce11),
    .q11(conv_in_buf_V_0_q11),
    .address12(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address12),
    .ce12(conv_in_buf_V_0_ce12),
    .q12(conv_in_buf_V_0_q12)
);

tiled_conv_conv_wt_buf_V_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
conv_wt_buf_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_V_0_0_address0),
    .ce0(conv_wt_buf_V_0_0_ce0),
    .we0(conv_wt_buf_V_0_0_we0),
    .d0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_d0),
    .q0(conv_wt_buf_V_0_0_q0),
    .address1(conv_wt_buf_V_0_0_address1),
    .ce1(conv_wt_buf_V_0_0_ce1),
    .q1(conv_wt_buf_V_0_0_q1)
);

tiled_conv_conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
conv_out_buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_0_address0),
    .ce0(conv_out_buf_V_0_ce0),
    .we0(conv_out_buf_V_0_we0),
    .d0(conv_out_buf_V_0_d0),
    .q0(conv_out_buf_V_0_q0),
    .address1(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address1),
    .ce1(conv_out_buf_V_0_ce1),
    .q1(conv_out_buf_V_0_q1),
    .address2(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address2),
    .ce2(conv_out_buf_V_0_ce2),
    .q2(conv_out_buf_V_0_q2),
    .address3(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address3),
    .ce3(conv_out_buf_V_0_ce3),
    .q3(conv_out_buf_V_0_q3)
);

tiled_conv_max_pool_out_buf_V_0_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
max_pool_out_buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_out_buf_V_0_address0),
    .ce0(max_pool_out_buf_V_0_ce0),
    .we0(max_pool_out_buf_V_0_we0),
    .d0(max_pool_out_buf_V_0_d0),
    .q0(max_pool_out_buf_V_0_q0)
);

tiled_conv_layer1_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
layer1_output_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer1_output_V_address0),
    .ce0(layer1_output_V_ce0),
    .we0(layer1_output_V_we0),
    .d0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_d0),
    .q0(layer1_output_V_q0)
);

tiled_conv_layer1_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
linear_input_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(linear_input_V_address0),
    .ce0(linear_input_V_ce0),
    .we0(linear_input_V_we0),
    .d0(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_d0),
    .q0(linear_input_V_q0)
);

tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3 grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_ready),
    .empty(empty_39_reg_950),
    .layer1_output_V_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_layer1_output_V_address0),
    .layer1_output_V_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_layer1_output_V_ce0),
    .layer1_output_V_q0(layer1_output_V_q0),
    .linear_input_V_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_address0),
    .linear_input_V_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_ce0),
    .linear_input_V_we0(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_we0),
    .linear_input_V_d0(grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_d0)
);

tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_ready),
    .m_axi_fm_AWVALID(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(1'b0),
    .m_axi_fm_AWADDR(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(1'b0),
    .m_axi_fm_WDATA(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(fm_ARREADY),
    .m_axi_fm_ARADDR(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(fm_RVALID),
    .m_axi_fm_RREADY(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(fm_RDATA),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(fm_RFIFONUM),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(1'b0),
    .m_axi_fm_BREADY(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .p_cast(empty_38_reg_945),
    .trunc_ln2(trunc_ln38_1_reg_960),
    .conv_in_buf_V_0_address0(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_address0),
    .conv_in_buf_V_0_ce0(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_ce0),
    .conv_in_buf_V_0_we0(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_we0),
    .conv_in_buf_V_0_d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_d0),
    .trunc_ln4(trunc_ln42_reg_989),
    .sext_ln36(sub_ln42_reg_984),
    .input_feature_map(input_feature_map_read_reg_797)
);

tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_ready),
    .m_axi_wt_AWVALID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln115(trunc_ln_reg_927),
    .conv_wt_buf_V_0_0_address0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_address0),
    .conv_wt_buf_V_0_0_ce0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_ce0),
    .conv_wt_buf_V_0_0_we0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_we0),
    .conv_wt_buf_V_0_0_d0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_d0)
);

tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3 grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_ready),
    .conv_in_buf_V_0_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address0),
    .conv_in_buf_V_0_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce0),
    .conv_in_buf_V_0_q0(conv_in_buf_V_0_q0),
    .conv_in_buf_V_0_address1(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address1),
    .conv_in_buf_V_0_ce1(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce1),
    .conv_in_buf_V_0_q1(conv_in_buf_V_0_q1),
    .conv_in_buf_V_0_address2(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address2),
    .conv_in_buf_V_0_ce2(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce2),
    .conv_in_buf_V_0_q2(conv_in_buf_V_0_q2),
    .conv_in_buf_V_0_address3(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address3),
    .conv_in_buf_V_0_ce3(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce3),
    .conv_in_buf_V_0_q3(conv_in_buf_V_0_q3),
    .conv_in_buf_V_0_address4(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address4),
    .conv_in_buf_V_0_ce4(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce4),
    .conv_in_buf_V_0_q4(conv_in_buf_V_0_q4),
    .conv_in_buf_V_0_address5(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address5),
    .conv_in_buf_V_0_ce5(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce5),
    .conv_in_buf_V_0_q5(conv_in_buf_V_0_q5),
    .conv_in_buf_V_0_address6(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address6),
    .conv_in_buf_V_0_ce6(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce6),
    .conv_in_buf_V_0_q6(conv_in_buf_V_0_q6),
    .conv_in_buf_V_0_address7(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address7),
    .conv_in_buf_V_0_ce7(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce7),
    .conv_in_buf_V_0_q7(conv_in_buf_V_0_q7),
    .conv_in_buf_V_0_address8(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address8),
    .conv_in_buf_V_0_ce8(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce8),
    .conv_in_buf_V_0_q8(conv_in_buf_V_0_q8),
    .conv_in_buf_V_0_address9(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address9),
    .conv_in_buf_V_0_ce9(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce9),
    .conv_in_buf_V_0_q9(conv_in_buf_V_0_q9),
    .conv_in_buf_V_0_address10(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address10),
    .conv_in_buf_V_0_ce10(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce10),
    .conv_in_buf_V_0_q10(conv_in_buf_V_0_q10),
    .conv_in_buf_V_0_address11(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address11),
    .conv_in_buf_V_0_ce11(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce11),
    .conv_in_buf_V_0_q11(conv_in_buf_V_0_q11),
    .conv_in_buf_V_0_address12(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address12),
    .conv_in_buf_V_0_ce12(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce12),
    .conv_in_buf_V_0_q12(conv_in_buf_V_0_q12),
    .conv_out_buf_V_0_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_address0),
    .conv_out_buf_V_0_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_ce0),
    .conv_out_buf_V_0_we0(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_we0),
    .conv_out_buf_V_0_d0(grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_d0),
    .sext_ln864(conv_wt_buf_V_0_0_load_reg_994),
    .sext_ln1393_1(conv_wt_buf_V_0_0_load_1_reg_999),
    .sext_ln1393_2(conv_wt_buf_V_0_0_load_2_reg_1004),
    .sext_ln1393_3(conv_wt_buf_V_0_0_load_3_reg_1009),
    .sext_ln1393_4(conv_wt_buf_V_0_0_load_4_reg_1014),
    .sext_ln1393_5(conv_wt_buf_V_0_0_load_5_reg_1019),
    .sext_ln1393_6(conv_wt_buf_V_0_0_load_6_reg_1024),
    .sext_ln1393_7(conv_wt_buf_V_0_0_load_7_reg_1029),
    .sext_ln1393_8(conv_wt_buf_V_0_0_load_8_reg_1034),
    .sext_ln1393_9(conv_wt_buf_V_0_0_load_9_reg_1039),
    .sext_ln1393_10(conv_wt_buf_V_0_0_load_10_reg_1044),
    .sext_ln1393_11(conv_wt_buf_V_0_0_load_11_reg_1049),
    .sext_ln1393_12(conv_wt_buf_V_0_0_load_12_reg_1054),
    .sext_ln1393_13(conv_wt_buf_V_0_0_load_13_reg_1059),
    .sext_ln1393_14(conv_wt_buf_V_0_0_load_14_reg_1064),
    .sext_ln1393_15(conv_wt_buf_V_0_0_load_15_reg_1069),
    .sext_ln1393_16(conv_wt_buf_V_0_0_load_16_reg_1074),
    .sext_ln1393_17(conv_wt_buf_V_0_0_load_17_reg_1079),
    .sext_ln1393_18(conv_wt_buf_V_0_0_load_18_reg_1084),
    .sext_ln1393_19(conv_wt_buf_V_0_0_load_19_reg_1089),
    .sext_ln1393_20(conv_wt_buf_V_0_0_load_20_reg_1094),
    .sext_ln1393_21(conv_wt_buf_V_0_0_load_21_reg_1099),
    .sext_ln1393_22(conv_wt_buf_V_0_0_load_22_reg_1104),
    .sext_ln1393_23(conv_wt_buf_V_0_0_load_23_reg_1109),
    .sext_ln1393_24(conv_wt_buf_V_0_0_load_24_reg_1114)
);

tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3 grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_ready),
    .max_pool_out_buf_V_0_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_address0),
    .max_pool_out_buf_V_0_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_ce0),
    .max_pool_out_buf_V_0_we0(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_we0),
    .max_pool_out_buf_V_0_d0(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_d0),
    .conv_out_buf_V_0_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address0),
    .conv_out_buf_V_0_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce0),
    .conv_out_buf_V_0_q0(conv_out_buf_V_0_q0),
    .conv_out_buf_V_0_address1(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address1),
    .conv_out_buf_V_0_ce1(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce1),
    .conv_out_buf_V_0_q1(conv_out_buf_V_0_q1),
    .conv_out_buf_V_0_address2(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address2),
    .conv_out_buf_V_0_ce2(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce2),
    .conv_out_buf_V_0_q2(conv_out_buf_V_0_q2),
    .conv_out_buf_V_0_address3(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address3),
    .conv_out_buf_V_0_ce3(grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce3),
    .conv_out_buf_V_0_q3(conv_out_buf_V_0_q3)
);

tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3 grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_ready),
    .max_pool_out_buf_V_0_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_address0),
    .max_pool_out_buf_V_0_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_ce0),
    .max_pool_out_buf_V_0_we0(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_we0),
    .max_pool_out_buf_V_0_d0(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_d0),
    .p_out_i(p_lcssa_lcssa_lcssa147_fu_164),
    .p_out_o(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_p_out_o),
    .p_out_o_ap_vld(grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_p_out_o_ap_vld)
);

tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_ready),
    .trunc_ln38_2(trunc_ln38_reg_955),
    .max_pool_out_buf_V_0_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_max_pool_out_buf_V_0_address0),
    .max_pool_out_buf_V_0_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_max_pool_out_buf_V_0_ce0),
    .max_pool_out_buf_V_0_q0(max_pool_out_buf_V_0_q0),
    .sub_ln181(sub_ln181_reg_1119),
    .layer1_output_V_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_address0),
    .layer1_output_V_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_ce0),
    .layer1_output_V_we0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_we0),
    .layer1_output_V_d0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_d0)
);

tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2 grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_ready),
    .m_axi_wt_AWVALID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .m_axi_fm_AWVALID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(fm_AWREADY),
    .m_axi_fm_AWADDR(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(fm_WREADY),
    .m_axi_fm_WDATA(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(1'b0),
    .m_axi_fm_ARADDR(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(1'b0),
    .m_axi_fm_RREADY(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(16'd0),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(10'd0),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(fm_BVALID),
    .m_axi_fm_BREADY(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .sext_ln109(trunc_ln1_reg_965),
    .linear_weights(linear_weights_read_reg_792),
    .linear_input_V_address0(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_linear_input_V_address0),
    .linear_input_V_ce0(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_linear_input_V_ce0),
    .linear_input_V_q0(linear_input_V_q0)
);

tiled_conv_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_feature_map(input_feature_map),
    .layer_weights(layer_weights),
    .linear_weights(linear_weights),
    .output_feature_map(output_feature_map),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

tiled_conv_fm_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_FM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_FM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_FM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_FM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_FM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_FM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_FM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_FM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_FM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_FM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_FM_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
fm_m_axi_U(
    .AWVALID(m_axi_fm_AWVALID),
    .AWREADY(m_axi_fm_AWREADY),
    .AWADDR(m_axi_fm_AWADDR),
    .AWID(m_axi_fm_AWID),
    .AWLEN(m_axi_fm_AWLEN),
    .AWSIZE(m_axi_fm_AWSIZE),
    .AWBURST(m_axi_fm_AWBURST),
    .AWLOCK(m_axi_fm_AWLOCK),
    .AWCACHE(m_axi_fm_AWCACHE),
    .AWPROT(m_axi_fm_AWPROT),
    .AWQOS(m_axi_fm_AWQOS),
    .AWREGION(m_axi_fm_AWREGION),
    .AWUSER(m_axi_fm_AWUSER),
    .WVALID(m_axi_fm_WVALID),
    .WREADY(m_axi_fm_WREADY),
    .WDATA(m_axi_fm_WDATA),
    .WSTRB(m_axi_fm_WSTRB),
    .WLAST(m_axi_fm_WLAST),
    .WID(m_axi_fm_WID),
    .WUSER(m_axi_fm_WUSER),
    .ARVALID(m_axi_fm_ARVALID),
    .ARREADY(m_axi_fm_ARREADY),
    .ARADDR(m_axi_fm_ARADDR),
    .ARID(m_axi_fm_ARID),
    .ARLEN(m_axi_fm_ARLEN),
    .ARSIZE(m_axi_fm_ARSIZE),
    .ARBURST(m_axi_fm_ARBURST),
    .ARLOCK(m_axi_fm_ARLOCK),
    .ARCACHE(m_axi_fm_ARCACHE),
    .ARPROT(m_axi_fm_ARPROT),
    .ARQOS(m_axi_fm_ARQOS),
    .ARREGION(m_axi_fm_ARREGION),
    .ARUSER(m_axi_fm_ARUSER),
    .RVALID(m_axi_fm_RVALID),
    .RREADY(m_axi_fm_RREADY),
    .RDATA(m_axi_fm_RDATA),
    .RLAST(m_axi_fm_RLAST),
    .RID(m_axi_fm_RID),
    .RUSER(m_axi_fm_RUSER),
    .RRESP(m_axi_fm_RRESP),
    .BVALID(m_axi_fm_BVALID),
    .BREADY(m_axi_fm_BREADY),
    .BRESP(m_axi_fm_BRESP),
    .BID(m_axi_fm_BID),
    .BUSER(m_axi_fm_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(fm_ARVALID),
    .I_ARREADY(fm_ARREADY),
    .I_ARADDR(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARADDR),
    .I_ARLEN(grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARLEN),
    .I_RVALID(fm_RVALID),
    .I_RREADY(fm_RREADY),
    .I_RDATA(fm_RDATA),
    .I_RFIFONUM(fm_RFIFONUM),
    .I_AWVALID(fm_AWVALID),
    .I_AWREADY(fm_AWREADY),
    .I_AWADDR(fm_AWADDR),
    .I_AWLEN(fm_AWLEN),
    .I_WVALID(fm_WVALID),
    .I_WREADY(fm_WREADY),
    .I_WDATA(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WDATA),
    .I_WSTRB(grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WSTRB),
    .I_BVALID(fm_BVALID),
    .I_BREADY(fm_BREADY)
);

tiled_conv_wt_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_WT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_WT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_WT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_WT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_WT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_WT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_WT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_WT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_WT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_WT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_WT_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
wt_m_axi_U(
    .AWVALID(m_axi_wt_AWVALID),
    .AWREADY(m_axi_wt_AWREADY),
    .AWADDR(m_axi_wt_AWADDR),
    .AWID(m_axi_wt_AWID),
    .AWLEN(m_axi_wt_AWLEN),
    .AWSIZE(m_axi_wt_AWSIZE),
    .AWBURST(m_axi_wt_AWBURST),
    .AWLOCK(m_axi_wt_AWLOCK),
    .AWCACHE(m_axi_wt_AWCACHE),
    .AWPROT(m_axi_wt_AWPROT),
    .AWQOS(m_axi_wt_AWQOS),
    .AWREGION(m_axi_wt_AWREGION),
    .AWUSER(m_axi_wt_AWUSER),
    .WVALID(m_axi_wt_WVALID),
    .WREADY(m_axi_wt_WREADY),
    .WDATA(m_axi_wt_WDATA),
    .WSTRB(m_axi_wt_WSTRB),
    .WLAST(m_axi_wt_WLAST),
    .WID(m_axi_wt_WID),
    .WUSER(m_axi_wt_WUSER),
    .ARVALID(m_axi_wt_ARVALID),
    .ARREADY(m_axi_wt_ARREADY),
    .ARADDR(m_axi_wt_ARADDR),
    .ARID(m_axi_wt_ARID),
    .ARLEN(m_axi_wt_ARLEN),
    .ARSIZE(m_axi_wt_ARSIZE),
    .ARBURST(m_axi_wt_ARBURST),
    .ARLOCK(m_axi_wt_ARLOCK),
    .ARCACHE(m_axi_wt_ARCACHE),
    .ARPROT(m_axi_wt_ARPROT),
    .ARQOS(m_axi_wt_ARQOS),
    .ARREGION(m_axi_wt_ARREGION),
    .ARUSER(m_axi_wt_ARUSER),
    .RVALID(m_axi_wt_RVALID),
    .RREADY(m_axi_wt_RREADY),
    .RDATA(m_axi_wt_RDATA),
    .RLAST(m_axi_wt_RLAST),
    .RID(m_axi_wt_RID),
    .RUSER(m_axi_wt_RUSER),
    .RRESP(m_axi_wt_RRESP),
    .BVALID(m_axi_wt_BVALID),
    .BREADY(m_axi_wt_BREADY),
    .BRESP(m_axi_wt_BRESP),
    .BID(m_axi_wt_BID),
    .BUSER(m_axi_wt_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(wt_ARVALID),
    .I_ARREADY(wt_ARREADY),
    .I_ARADDR(wt_ARADDR),
    .I_ARLEN(wt_ARLEN),
    .I_RVALID(wt_RVALID),
    .I_RREADY(wt_RREADY),
    .I_RDATA(wt_RDATA),
    .I_RFIFONUM(wt_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(wt_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(wt_WREADY),
    .I_WDATA(16'd0),
    .I_WSTRB(2'd0),
    .I_BVALID(wt_BVALID),
    .I_BREADY(1'b0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln68_fu_678_p2 == 1'd1))) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_lcssa_lcssa_lcssa147_fu_164 <= lfsr_V;
    end else if (((grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_p_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_lcssa_lcssa_lcssa147_fu_164 <= grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_p_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ti_fu_160 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln68_fu_678_p2 == 1'd1))) begin
        ti_fu_160 <= add_ln65_reg_940;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tj_reg_455 <= 3'd0;
    end else if (((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        tj_reg_455 <= add_ln68_reg_974;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln65_reg_940 <= add_ln65_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln68_reg_974 <= add_ln68_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_V_0_0_load_10_reg_1044 <= conv_wt_buf_V_0_0_q1;
        conv_wt_buf_V_0_0_load_9_reg_1039 <= conv_wt_buf_V_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_wt_buf_V_0_0_load_11_reg_1049 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_12_reg_1054 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        conv_wt_buf_V_0_0_load_13_reg_1059 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_14_reg_1064 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv_wt_buf_V_0_0_load_15_reg_1069 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_16_reg_1074 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        conv_wt_buf_V_0_0_load_17_reg_1079 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_18_reg_1084 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv_wt_buf_V_0_0_load_19_reg_1089 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_20_reg_1094 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_wt_buf_V_0_0_load_1_reg_999 <= conv_wt_buf_V_0_0_q1;
        conv_wt_buf_V_0_0_load_2_reg_1004 <= conv_wt_buf_V_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv_wt_buf_V_0_0_load_21_reg_1099 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_22_reg_1104 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv_wt_buf_V_0_0_load_23_reg_1109 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_24_reg_1114 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_wt_buf_V_0_0_load_3_reg_1009 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_4_reg_1014 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_wt_buf_V_0_0_load_5_reg_1019 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_6_reg_1024 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_wt_buf_V_0_0_load_7_reg_1029 <= conv_wt_buf_V_0_0_q0;
        conv_wt_buf_V_0_0_load_8_reg_1034 <= conv_wt_buf_V_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_wt_buf_V_0_0_load_reg_994 <= conv_wt_buf_V_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_38_reg_945[5 : 1] <= empty_38_fu_637_p2[5 : 1];
        empty_39_reg_950 <= empty_39_fu_655_p2;
        trunc_ln38_1_reg_960[2 : 1] <= trunc_ln38_1_fu_665_p1[2 : 1];
        trunc_ln38_reg_955 <= trunc_ln38_fu_661_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_feature_map_read_reg_797 <= input_feature_map;
        linear_weights_read_reg_792 <= linear_weights;
        output_feature_map_read_reg_787 <= output_feature_map;
        trunc_ln_reg_927 <= {{layer_weights[63:1]}};
        wt_addr_reg_932 <= sext_ln115_fu_572_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((fm_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        lfsr_V <= p_lcssa_lcssa_lcssa147_fu_164;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        sub_ln181_reg_1119 <= sub_ln181_fu_747_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sub_ln42_reg_984[5 : 1] <= sub_ln42_fu_720_p2[5 : 1];
        trunc_ln28_reg_979 <= trunc_ln28_fu_694_p1;
        trunc_ln42_reg_989[2 : 1] <= trunc_ln42_fu_727_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln1_reg_965 <= {{output_feature_map_read_reg_787[63:1]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if ((fm_AWREADY == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((fm_BVALID == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((fm_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((fm_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_in_buf_V_0_address0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_address0;
    end else begin
        conv_in_buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_in_buf_V_0_ce0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_ce0;
    end else begin
        conv_in_buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce1 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce1;
    end else begin
        conv_in_buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce10 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce10;
    end else begin
        conv_in_buf_V_0_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce11 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce11;
    end else begin
        conv_in_buf_V_0_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce12 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce12;
    end else begin
        conv_in_buf_V_0_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce2 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce2;
    end else begin
        conv_in_buf_V_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce3 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce3;
    end else begin
        conv_in_buf_V_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce4 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce4;
    end else begin
        conv_in_buf_V_0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce5 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce5;
    end else begin
        conv_in_buf_V_0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce6 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce6;
    end else begin
        conv_in_buf_V_0_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce7 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce7;
    end else begin
        conv_in_buf_V_0_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce8 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce8;
    end else begin
        conv_in_buf_V_0_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_in_buf_V_0_ce9 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_in_buf_V_0_ce9;
    end else begin
        conv_in_buf_V_0_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_in_buf_V_0_we0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_conv_in_buf_V_0_we0;
    end else begin
        conv_in_buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_V_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv_out_buf_V_0_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_out_buf_V_0_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_address0;
    end else begin
        conv_out_buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_out_buf_V_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv_out_buf_V_0_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_out_buf_V_0_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_ce0;
    end else begin
        conv_out_buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        conv_out_buf_V_0_ce1 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce1;
    end else begin
        conv_out_buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        conv_out_buf_V_0_ce2 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce2;
    end else begin
        conv_out_buf_V_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        conv_out_buf_V_0_ce3 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_conv_out_buf_V_0_ce3;
    end else begin
        conv_out_buf_V_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_V_0_d0 = 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_out_buf_V_0_d0 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_d0;
    end else begin
        conv_out_buf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_out_buf_V_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_out_buf_V_0_we0 = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_conv_out_buf_V_0_we0;
    end else begin
        conv_out_buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv_wt_buf_V_0_0_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv_wt_buf_V_0_0_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        conv_wt_buf_V_0_0_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv_wt_buf_V_0_0_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv_wt_buf_V_0_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_wt_buf_V_0_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_V_0_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_wt_buf_V_0_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_wt_buf_V_0_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_wt_buf_V_0_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_wt_buf_V_0_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_wt_buf_V_0_0_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_wt_buf_V_0_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_V_0_0_address0 = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_address0;
    end else begin
        conv_wt_buf_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv_wt_buf_V_0_0_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv_wt_buf_V_0_0_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        conv_wt_buf_V_0_0_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv_wt_buf_V_0_0_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv_wt_buf_V_0_0_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv_wt_buf_V_0_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_V_0_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_wt_buf_V_0_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_wt_buf_V_0_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        conv_wt_buf_V_0_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_wt_buf_V_0_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_wt_buf_V_0_0_address1 = 64'd1;
    end else begin
        conv_wt_buf_V_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        conv_wt_buf_V_0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_V_0_0_ce0 = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_ce0;
    end else begin
        conv_wt_buf_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        conv_wt_buf_V_0_0_ce1 = 1'b1;
    end else begin
        conv_wt_buf_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_V_0_0_we0 = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_conv_wt_buf_V_0_0_we0;
    end else begin
        conv_wt_buf_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        fm_ARVALID = grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_ARVALID;
    end else begin
        fm_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((fm_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        fm_AWADDR = sext_ln109_fu_754_p1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        fm_AWADDR = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWADDR;
    end else begin
        fm_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((fm_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        fm_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        fm_AWLEN = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWLEN;
    end else begin
        fm_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((fm_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        fm_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        fm_AWVALID = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_AWVALID;
    end else begin
        fm_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((fm_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        fm_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        fm_BREADY = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_BREADY;
    end else begin
        fm_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        fm_RREADY = grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_m_axi_fm_RREADY;
    end else begin
        fm_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        fm_WVALID = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_fm_WVALID;
    end else begin
        fm_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fm_blk_n_AW = m_axi_fm_AWREADY;
    end else begin
        fm_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        fm_blk_n_B = m_axi_fm_BVALID;
    end else begin
        fm_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        layer1_output_V_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer1_output_V_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_layer1_output_V_address0;
    end else begin
        layer1_output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        layer1_output_V_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer1_output_V_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_layer1_output_V_ce0;
    end else begin
        layer1_output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        layer1_output_V_we0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_layer1_output_V_we0;
    end else begin
        layer1_output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        linear_input_V_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_linear_input_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        linear_input_V_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_address0;
    end else begin
        linear_input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        linear_input_V_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_linear_input_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        linear_input_V_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_ce0;
    end else begin
        linear_input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        linear_input_V_we0 = grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_linear_input_V_we0;
    end else begin
        linear_input_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        max_pool_out_buf_V_0_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_max_pool_out_buf_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        max_pool_out_buf_V_0_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        max_pool_out_buf_V_0_address0 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_address0;
    end else begin
        max_pool_out_buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        max_pool_out_buf_V_0_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_max_pool_out_buf_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        max_pool_out_buf_V_0_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        max_pool_out_buf_V_0_ce0 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_ce0;
    end else begin
        max_pool_out_buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        max_pool_out_buf_V_0_d0 = grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        max_pool_out_buf_V_0_d0 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_d0;
    end else begin
        max_pool_out_buf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        max_pool_out_buf_V_0_we0 = grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_max_pool_out_buf_V_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        max_pool_out_buf_V_0_we0 = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_max_pool_out_buf_V_0_we0;
    end else begin
        max_pool_out_buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (wt_ARREADY == 1'b1))) begin
        wt_ARADDR = wt_addr_reg_932;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        wt_ARADDR = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_ARADDR = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARADDR;
    end else begin
        wt_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (wt_ARREADY == 1'b1))) begin
        wt_ARLEN = 32'd25;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        wt_ARLEN = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_ARLEN = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARLEN;
    end else begin
        wt_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (wt_ARREADY == 1'b1))) begin
        wt_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        wt_ARVALID = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_ARVALID = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_ARVALID;
    end else begin
        wt_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        wt_RREADY = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_m_axi_wt_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_RREADY = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_m_axi_wt_RREADY;
    end else begin
        wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        wt_blk_n_AR = m_axi_wt_ARREADY;
    end else begin
        wt_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln65_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln68_fu_678_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (wt_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((fm_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((fm_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln65_fu_601_p2 = (ti_fu_160 + 3'd1);

assign add_ln68_fu_684_p2 = (tj_reg_455 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_done == 1'b0) | (grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_36_fu_611_p1 = ti_fu_160[1:0];

assign empty_37_fu_627_p2 = ti_fu_160 << 3'd1;

assign empty_38_fu_637_p2 = (p_shl1_cast_fu_623_p1 - p_shl2_cast_fu_633_p1);

assign empty_39_fu_655_p2 = (p_shl_cast_fu_651_p1 - zext_ln65_fu_607_p1);

assign grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start = grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start_reg;

assign grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start_reg;

assign grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start = grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start_reg;

assign grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start = grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start_reg;

assign grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start = grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start_reg;

assign grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start = grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start_reg;

assign grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start = grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start_reg;

assign grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start_reg;

assign icmp_ln65_fu_595_p2 = ((ti_fu_160 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_678_p2 = ((tj_reg_455 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl1_cast_fu_623_p1 = p_shl1_fu_615_p3;

assign p_shl1_fu_615_p3 = {{empty_36_fu_611_p1}, {3'd0}};

assign p_shl2_cast_fu_633_p1 = empty_37_fu_627_p2;

assign p_shl_cast_fu_651_p1 = p_shl_fu_643_p3;

assign p_shl_fu_643_p3 = {{empty_36_fu_611_p1}, {2'd0}};

assign sext_ln109_fu_754_p1 = $signed(trunc_ln1_reg_965);

assign sext_ln115_fu_572_p1 = trunc_ln_fu_562_p4;

assign shl_ln28_fu_710_p2 = tj_reg_455 << 3'd1;

assign shl_ln3_fu_736_p3 = {{trunc_ln28_reg_979}, {2'd0}};

assign shl_ln_fu_698_p3 = {{trunc_ln28_fu_694_p1}, {3'd0}};

assign sub_ln181_fu_747_p2 = (zext_ln181_fu_743_p1 - zext_ln68_fu_732_p1);

assign sub_ln42_fu_720_p2 = (zext_ln28_fu_706_p1 - zext_ln28_1_fu_716_p1);

assign trunc_ln28_fu_694_p1 = tj_reg_455[1:0];

assign trunc_ln38_1_fu_665_p1 = empty_38_fu_637_p2[2:0];

assign trunc_ln38_fu_661_p1 = empty_39_fu_655_p2[3:0];

assign trunc_ln42_fu_727_p1 = sub_ln42_fu_720_p2[2:0];

assign trunc_ln_fu_562_p4 = {{layer_weights[63:1]}};

assign zext_ln181_fu_743_p1 = shl_ln3_fu_736_p3;

assign zext_ln28_1_fu_716_p1 = shl_ln28_fu_710_p2;

assign zext_ln28_fu_706_p1 = shl_ln_fu_698_p3;

assign zext_ln65_fu_607_p1 = ti_fu_160;

assign zext_ln68_fu_732_p1 = tj_reg_455;

always @ (posedge ap_clk) begin
    empty_38_reg_945[0] <= 1'b0;
    trunc_ln38_1_reg_960[0] <= 1'b0;
    sub_ln42_reg_984[0] <= 1'b0;
    trunc_ln42_reg_989[0] <= 1'b0;
end

endmodule //tiled_conv
