/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [35:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [26:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_2z ? celloutsig_1_10z : celloutsig_1_0z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_0z[0] | celloutsig_0_14z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[11] | in_data[170]);
  assign celloutsig_0_7z = celloutsig_0_0z[3] | celloutsig_0_2z;
  assign celloutsig_0_14z = celloutsig_0_7z | celloutsig_0_8z[1];
  assign celloutsig_0_2z = celloutsig_0_1z[0] | in_data[49];
  assign celloutsig_1_8z = celloutsig_1_0z[7] | _00_;
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 3'h0;
    else _09_ <= celloutsig_1_4z[29:27];
  assign { _01_[2:1], _00_ } = _09_;
  assign celloutsig_1_10z = { celloutsig_1_9z[4:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_3z, _01_[2:1], _00_, celloutsig_1_8z, _01_[2:1], _00_ };
  assign celloutsig_1_16z = celloutsig_1_9z[8:6] > celloutsig_1_4z[13:11];
  assign celloutsig_1_19z = { in_data[174:157], celloutsig_1_16z } > { celloutsig_1_9z[5:2], celloutsig_1_9z, _01_[2:1], _00_, _01_[2:1], _00_ };
  assign celloutsig_0_3z = celloutsig_0_0z[5:1] <= in_data[66:62];
  assign celloutsig_0_21z = ! celloutsig_0_8z[3:1];
  assign celloutsig_1_3z = ! in_data[140:135];
  assign celloutsig_1_5z = ! celloutsig_1_1z[20:15];
  assign celloutsig_0_4z = in_data[10:6] * { in_data[33:30], celloutsig_0_2z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z[3:2], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[123:108] >> in_data[126:111];
  assign celloutsig_1_1z = { in_data[127:123], celloutsig_1_0z } >> in_data[179:159];
  assign celloutsig_0_0z = in_data[78:73] - in_data[81:76];
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } - { celloutsig_0_0z[3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_1z[17:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } - in_data[142:107];
  assign celloutsig_1_7z = celloutsig_1_4z[34:8] - celloutsig_1_4z[31:5];
  assign celloutsig_1_9z = in_data[179:171] - celloutsig_1_7z[20:12];
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_1z = { in_data[71:70], celloutsig_0_0z };
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
