/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_uhdsdi_audio_v1_1_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_uhdsdi_audio_v1_1_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_uhdsdi_audio_v1_1_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work v_uhdsdi_audio_v1_1_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_uhdsdi_audio_v1_1_0/.cxl.verilog.v_uhdsdi_audio_v1_1_0.v_uhdsdi_audio_v1_1_0.lin64.cmf
