{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682152461795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682152461801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 16:34:21 2023 " "Processing started: Sat Apr 22 16:34:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682152461801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152461801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DownFre -c DownFre " "Command: quartus_map --read_settings_files=on --write_settings_files=off DownFre -c DownFre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152461802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682152462420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682152462420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_filter.v(23) " "Verilog HDL information at key_filter.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/key_filter.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/key_filter.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682152472505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/learning/downfre/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/learning/downfre/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152472506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152472506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/learning/downfre/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/learning/downfre/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152472509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152472509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/nco_new.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/nco_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_NEW " "Found entity 1: NCO_NEW" {  } { { "ip/NCO_NEW/synthesis/NCO_NEW.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/NCO_NEW.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152472513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152472513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/mac_i_lpmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/mac_i_lpmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_i_lpmd " "Found entity 1: mac_i_lpmd" {  } { { "ip/NCO_NEW/synthesis/submodules/mac_i_lpmd.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/mac_i_lpmd.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152472766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152472766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152472848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152472848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152472928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152472928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_derot.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/las.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/las.v" { { "Info" "ISGN_ENTITY_NAME" "1 las " "Found entity 1: las" {  } { { "ip/NCO_NEW/synthesis/submodules/las.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/las.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_dxx.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/lmsd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/lmsd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lmsd " "Found entity 1: lmsd" {  } { { "ip/NCO_NEW/synthesis/submodules/lmsd.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/lmsd.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_gam_dp.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/nco_new/synthesis/submodules/nco_new_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/nco_new/synthesis/submodules/nco_new_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_NEW_nco_ii_0 " "Found entity 1: NCO_NEW_nco_ii_0" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/learning/downfre/rtl/shum.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/learning/downfre/rtl/shum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShuM " "Found entity 1: ShuM" {  } { { "../rtl/ShuM.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/ShuM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/learning/downfre/testbench/dds_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/learning/downfre/testbench/dds_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_tb " "Found entity 1: dds_tb" {  } { { "../testbench/dds_tb.v" "" { Text "F:/Lab_Work/Learning/DownFre/testbench/dds_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/learning/downfre/rtl/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/learning/downfre/rtl/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../rtl/DDS.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_rom " "Found entity 1: dds_rom" {  } { { "dds_rom.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/dds_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152473781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152473781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS " "Elaborating entity \"DDS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682152473856 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum DDS.v(60) " "Verilog HDL Always Construct warning at DDS.v(60): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/DDS.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682152473858 "|DDS"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DDS.v(85) " "Verilog HDL Case Statement information at DDS.v(85): all case item expressions in this case statement are onehot" {  } { { "../rtl/DDS.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682152473859 "|DDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key0 " "Elaborating entity \"key\" for hierarchy \"key:key0\"" {  } { { "../rtl/DDS.v" "key0" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152473869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key:key0\|key_filter:key_f0 " "Elaborating entity \"key_filter\" for hierarchy \"key:key0\|key_filter:key_f0\"" {  } { { "../rtl/key.v" "key_f0" { Text "F:/Lab_Work/Learning/DownFre/rtl/key.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152473876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_rom dds_rom:rom1 " "Elaborating entity \"dds_rom\" for hierarchy \"dds_rom:rom1\"" {  } { { "../rtl/DDS.v" "rom1" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152473895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_rom:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "dds_rom.v" "altsyncram_component" { Text "F:/Lab_Work/Learning/DownFre/prj/dds_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152473971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_rom:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "dds_rom.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/dds_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152473983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_rom:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_rom:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file F:/Lab_Work/Learning/DownFre/matlab/dds/sine.mif " "Parameter \"init_file\" = \"F:/Lab_Work/Learning/DownFre/matlab/dds/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152473983 ""}  } { { "dds_rom.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/dds_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152473983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9b1 " "Found entity 1: altsyncram_q9b1" {  } { { "db/altsyncram_q9b1.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/altsyncram_q9b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152474040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152474040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q9b1 dds_rom:rom1\|altsyncram:altsyncram_component\|altsyncram_q9b1:auto_generated " "Elaborating entity \"altsyncram_q9b1\" for hierarchy \"dds_rom:rom1\|altsyncram:altsyncram_component\|altsyncram_q9b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_NEW NCO_NEW:ip1 " "Elaborating entity \"NCO_NEW\" for hierarchy \"NCO_NEW:ip1\"" {  } { { "../rtl/DDS.v" "ip1" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_NEW_nco_ii_0 NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0 " "Elaborating entity \"NCO_NEW_nco_ii_0\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\"" {  } { { "ip/NCO_NEW/synthesis/NCO_NEW.v" "nco_ii_0" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/NCO_NEW.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux000" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474238 ""}  } { { "ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152474238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4i " "Found entity 1: add_sub_v4i" {  } { { "db/add_sub_v4i.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/add_sub_v4i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152474288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152474288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v4i NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated " "Elaborating entity \"add_sub_v4i\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux001" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux002" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux0219" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux008" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux0220" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_NEW_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"NCO_NEW_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474760 ""}  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152474760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4h82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4h82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4h82 " "Found entity 1: altsyncram_4h82" {  } { { "db/altsyncram_4h82.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/altsyncram_4h82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152474816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152474816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4h82 NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4h82:auto_generated " "Elaborating entity \"altsyncram_4h82\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4h82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux0122" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152474995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_NEW_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"NCO_NEW_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152474995 ""}  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152474995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8a1 " "Found entity 1: altsyncram_t8a1" {  } { { "db/altsyncram_t8a1.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/altsyncram_t8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152475052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152475052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8a1 NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_t8a1:auto_generated " "Elaborating entity \"altsyncram_t8a1\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_t8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux0123" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_NEW_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"NCO_NEW_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475194 ""}  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152475194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8a1 " "Found entity 1: altsyncram_o8a1" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/altsyncram_o8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152475247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152475247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8a1 NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_o8a1:auto_generated " "Elaborating entity \"altsyncram_o8a1\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_o8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_i_lpmd NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0 " "Elaborating entity \"mac_i_lpmd\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "m0" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmsd NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0 " "Elaborating entity \"lmsd\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/mac_i_lpmd.v" "m_0" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/mac_i_lpmd.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/lmsd.v" "lpm_mult_component" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/lmsd.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/lmsd.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/lmsd.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 24 " "Parameter \"lpm_widths\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475552 ""}  } { { "ip/NCO_NEW/synthesis/submodules/lmsd.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/lmsd.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152475552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ju.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ju.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ju " "Found entity 1: mult_1ju" {  } { { "db/mult_1ju.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/mult_1ju.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152475606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152475606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1ju NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component\|mult_1ju:auto_generated " "Elaborating entity \"mult_1ju\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|lmsd:m_0\|lpm_mult:lpm_mult_component\|mult_1ju:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "las NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0 " "Elaborating entity \"las\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/mac_i_lpmd.v" "a_0" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/mac_i_lpmd.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/las.v" "lpm_add_sub_component" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/las.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/las.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/las.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152475859 ""}  } { { "ip/NCO_NEW/synthesis/submodules/las.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/las.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152475859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d0j " "Found entity 1: add_sub_d0j" {  } { { "db/add_sub_d0j.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/add_sub_d0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152475909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152475909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d0j NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_d0j:auto_generated " "Elaborating entity \"add_sub_d0j\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|mac_i_lpmd:m0\|las:a_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_d0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux0136" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152475958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "blk0" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476110 ""}  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152476110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpk " "Found entity 1: add_sub_fpk" {  } { { "db/add_sub_fpk.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/add_sub_fpk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152476164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152476164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpk NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_fpk:auto_generated " "Elaborating entity \"add_sub_fpk\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_fpk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" "ux710isdr" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/NCO_NEW_nco_ii_0.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682152476329 ""}  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682152476329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_asi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_asi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_asi " "Found entity 1: cntr_asi" {  } { { "db/cntr_asi.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_asi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152476381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152476381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_asi NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated " "Elaborating entity \"cntr_asi\" for hierarchy \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152476382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o524 " "Found entity 1: altsyncram_o524" {  } { { "db/altsyncram_o524.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/altsyncram_o524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152478925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152478925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152479932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152479932 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152480517 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682152480661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.22.16:34:45 Progress: Loading sldd63ab862/alt_sld_fab_wrapper_hw.tcl " "2023.04.22.16:34:45 Progress: Loading sldd63ab862/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152485117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152489991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152490198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152495147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152495422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152495697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152495996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152496000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152496000 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682152496714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd63ab862/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd63ab862/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd63ab862/alt_sld_fab.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/ip/sldd63ab862/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152496958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152496958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152497056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152497056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152497062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152497062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152497172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152497172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152497269 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152497269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152497269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/ip/sldd63ab862/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682152497344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152497344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152499688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Lab_Work/Learning/DownFre/prj/output_files/DownFre.map.smsg " "Generated suppressed messages file F:/Lab_Work/Learning/DownFre/prj/output_files/DownFre.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152501004 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 75 83 0 0 8 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 75 of its 83 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1682152502768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682152502794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682152502794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1687 " "Implemented 1687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682152503267 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682152503267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1585 " "Implemented 1585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682152503267 ""} { "Info" "ICUT_CUT_TM_RAMS" "73 " "Implemented 73 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682152503267 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682152503267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682152503267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682152503304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 16:35:03 2023 " "Processing ended: Sat Apr 22 16:35:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682152503304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682152503304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682152503304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682152503304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682152504780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682152504786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 16:35:04 2023 " "Processing started: Sat Apr 22 16:35:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682152504786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682152504786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DownFre -c DownFre " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DownFre -c DownFre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682152504786 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682152504924 ""}
{ "Info" "0" "" "Project  = DownFre" {  } {  } 0 0 "Project  = DownFre" 0 0 "Fitter" 0 0 1682152504925 ""}
{ "Info" "0" "" "Revision = DownFre" {  } {  } 0 0 "Revision = DownFre" 0 0 "Fitter" 0 0 1682152504925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682152505034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682152505035 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DownFre EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"DownFre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682152505069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682152505131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682152505131 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4h82:auto_generated\|ram_block1a0 " "Atom \"NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4h82:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1682152505174 "|DDS|NCO_NEW:ip1|NCO_NEW_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_4h82:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1682152505174 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682152505472 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682152505784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682152505784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682152505784 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682152505784 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 5081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682152505789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 5083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682152505789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 5085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682152505789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 5087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682152505789 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682152505789 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682152505791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682152505823 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 20 " "No exact pin location assignment(s) for 1 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682152506093 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682152506553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682152506553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682152506553 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1682152506553 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DownFre.sdc " "Synopsys Design Constraints File file not found: 'DownFre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682152506563 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready clk " "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682152506569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682152506569 "|DDS|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152506583 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152506583 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1682152506583 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682152506584 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682152506584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682152506584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682152506584 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682152506584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clk~output " "Destination node dac_clk~output" {  } { { "../rtl/DDS.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 5066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 3611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682152506739 ""}  } { { "../rtl/DDS.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 5067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682152506739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682152506739 ""}  } { { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682152506739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[3\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_asi.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_asi.tdf" 53 17 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[2\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_asi.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_asi.tdf" 53 17 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[1\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_asi.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_asi.tdf" 53 17 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[0\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\|counter_reg_bit\[0\]" {  } { { "db/cntr_asi.tdf" "" { Text "F:/Lab_Work/Learning/DownFre/prj/db/cntr_asi.tdf" 53 17 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_isdr.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|is_zero " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|is_zero" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_nco_mob_w.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|lsfr_reg\[0\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|lsfr_reg\[0\]" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[3\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[3\]" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[2\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[2\]" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[1\] " "Destination node NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\|dxxrv\[1\]" {  } { { "ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/Lab_Work/Learning/DownFre/prj/ip/NCO_NEW/synthesis/submodules/asj_dxx_g.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1682152506739 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682152506739 ""}  } { { "../rtl/DDS.v" "" { Text "F:/Lab_Work/Learning/DownFre/rtl/DDS.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 5068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682152506739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682152506740 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 4185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506740 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 4210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506740 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 3035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682152506740 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682152506740 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682152506740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682152507061 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682152507063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682152507063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682152507067 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682152507073 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682152507079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682152507142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682152507145 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682152507145 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682152507150 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682152507150 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682152507150 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 8 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 2 24 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 19 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682152507151 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682152507151 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682152507151 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[0\] " "Node \"seg_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[1\] " "Node \"seg_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[2\] " "Node \"seg_led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[3\] " "Node \"seg_led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[4\] " "Node \"seg_led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[5\] " "Node \"seg_led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[6\] " "Node \"seg_led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_led\[7\] " "Node \"seg_led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[0\] " "Node \"sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[1\] " "Node \"sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[2\] " "Node \"sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[3\] " "Node \"sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682152507206 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682152507206 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682152507207 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682152507213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682152507755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682152508038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682152508062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682152508540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682152508540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682152509022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/Lab_Work/Learning/DownFre/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682152509780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682152509780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682152509907 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682152509907 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682152509907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682152509910 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682152510063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682152510082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682152510345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682152510346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682152510683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682152511229 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682152511479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Lab_Work/Learning/DownFre/prj/output_files/DownFre.fit.smsg " "Generated suppressed messages file F:/Lab_Work/Learning/DownFre/prj/output_files/DownFre.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682152511620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5539 " "Peak virtual memory: 5539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682152512452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 16:35:12 2023 " "Processing ended: Sat Apr 22 16:35:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682152512452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682152512452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682152512452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682152512452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682152513992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682152513999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 16:35:13 2023 " "Processing started: Sat Apr 22 16:35:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682152513999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682152513999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DownFre -c DownFre " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DownFre -c DownFre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682152513999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682152514325 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682152515870 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682152515904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682152516122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 16:35:16 2023 " "Processing ended: Sat Apr 22 16:35:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682152516122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682152516122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682152516122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682152516122 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682152516756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682152517616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682152517622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 16:35:17 2023 " "Processing started: Sat Apr 22 16:35:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682152517622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682152517622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DownFre -c DownFre " "Command: quartus_sta DownFre -c DownFre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682152517622 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1682152517765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682152518181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682152518181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152518236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152518236 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682152518477 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682152518477 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682152518477 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1682152518477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DownFre.sdc " "Synopsys Design Constraints File file not found: 'DownFre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682152518488 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready clk " "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682152518493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682152518493 "|DDS|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152518499 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152518499 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1682152518499 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682152518500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682152518508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.656 " "Worst-case setup slack is 42.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.656               0.000 altera_reserved_tck  " "   42.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152518534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152518551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.178 " "Worst-case recovery slack is 96.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.178               0.000 altera_reserved_tck  " "   96.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152518556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.357 " "Worst-case removal slack is 1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 altera_reserved_tck  " "    1.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152518562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.459 " "Worst-case minimum pulse width slack is 49.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.459               0.000 altera_reserved_tck  " "   49.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152518568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152518568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152518617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152518617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152518617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152518617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.773 ns " "Worst Case Available Settling Time: 340.773 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152518617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152518617 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682152518617 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682152518622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682152518650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682152519174 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready clk " "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682152519395 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682152519395 "|DDS|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152519399 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152519399 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1682152519399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.184 " "Worst-case setup slack is 43.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.184               0.000 altera_reserved_tck  " "   43.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.559 " "Worst-case recovery slack is 96.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.559               0.000 altera_reserved_tck  " "   96.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.255 " "Worst-case removal slack is 1.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.255               0.000 altera_reserved_tck  " "    1.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.317 " "Worst-case minimum pulse width slack is 49.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.317               0.000 altera_reserved_tck  " "   49.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519441 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.515 ns " "Worst Case Available Settling Time: 341.515 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519495 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682152519495 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682152519501 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready clk " "Register NCO_NEW:ip1\|NCO_NEW_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|data_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682152519649 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682152519649 "|DDS|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152519652 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1682152519652 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1682152519652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.801 " "Worst-case setup slack is 46.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.801               0.000 altera_reserved_tck  " "   46.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.186 " "Worst-case recovery slack is 98.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.186               0.000 altera_reserved_tck  " "   98.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.572 " "Worst-case removal slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 altera_reserved_tck  " "    0.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682152519682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682152519682 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.160 ns " "Worst Case Available Settling Time: 346.160 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682152519737 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682152519737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682152520426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682152520427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682152520512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 16:35:20 2023 " "Processing ended: Sat Apr 22 16:35:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682152520512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682152520512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682152520512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682152520512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682152521881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682152521887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 16:35:21 2023 " "Processing started: Sat Apr 22 16:35:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682152521887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682152521887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DownFre -c DownFre " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DownFre -c DownFre" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682152521887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682152522524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre_8_1200mv_85c_slow.vo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre_8_1200mv_85c_slow.vo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152524093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre_8_1200mv_0c_slow.vo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre_8_1200mv_0c_slow.vo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152524277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre_min_1200mv_0c_fast.vo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre_min_1200mv_0c_fast.vo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152524456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre.vo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre.vo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152524634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre_8_1200mv_85c_v_slow.sdo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre_8_1200mv_85c_v_slow.sdo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152524803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre_8_1200mv_0c_v_slow.sdo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre_8_1200mv_0c_v_slow.sdo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152524969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre_min_1200mv_0c_v_fast.sdo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre_min_1200mv_0c_v_fast.sdo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152525147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DownFre_v.sdo F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/ simulation " "Generated file DownFre_v.sdo in folder \"F:/Lab_Work/Learning/DownFre/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682152525315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682152527469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 16:35:27 2023 " "Processing ended: Sat Apr 22 16:35:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682152527469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682152527469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682152527469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682152527469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682152528097 ""}
