Release 13.3 - xst O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_pfb_fir_real_core.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "pfb_fir_real_core.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1ff1136

---- Source Options
Entity Name                        : pfb_fir_real_core
Top Module Name                    : pfb_fir_real_core
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" in Library work.
Entity <addsb_11_0_2b8a9ccb489abd02> compiled.
Entity <addsb_11_0_2b8a9ccb489abd02> (Architecture <addsb_11_0_2b8a9ccb489abd02_a>) compiled.
Entity <bmg_62_69de893a5337e413> compiled.
Entity <bmg_62_69de893a5337e413> (Architecture <bmg_62_69de893a5337e413_a>) compiled.
Entity <bmg_62_c9b13a26e1c976ed> compiled.
Entity <bmg_62_c9b13a26e1c976ed> (Architecture <bmg_62_c9b13a26e1c976ed_a>) compiled.
Entity <bmg_62_87538d1b92b16ce1> compiled.
Entity <bmg_62_87538d1b92b16ce1> (Architecture <bmg_62_87538d1b92b16ce1_a>) compiled.
Entity <bmg_62_c427435888f01a9f> compiled.
Entity <bmg_62_c427435888f01a9f> (Architecture <bmg_62_c427435888f01a9f_a>) compiled.
Entity <bmg_62_b6e6c9b59ce4fadf> compiled.
Entity <bmg_62_b6e6c9b59ce4fadf> (Architecture <bmg_62_b6e6c9b59ce4fadf_a>) compiled.
Entity <bmg_62_7efdd451ec9ecd90> compiled.
Entity <bmg_62_7efdd451ec9ecd90> (Architecture <bmg_62_7efdd451ec9ecd90_a>) compiled.
Entity <bmg_62_d20d0ec823fdec4a> compiled.
Entity <bmg_62_d20d0ec823fdec4a> (Architecture <bmg_62_d20d0ec823fdec4a_a>) compiled.
Entity <bmg_62_d5b7eb23678de10c> compiled.
Entity <bmg_62_d5b7eb23678de10c> (Architecture <bmg_62_d5b7eb23678de10c_a>) compiled.
Entity <cntr_11_0_b9730cea34623a8b> compiled.
Entity <cntr_11_0_b9730cea34623a8b> (Architecture <cntr_11_0_b9730cea34623a8b_a>) compiled.
Entity <bmg_62_83fe0806cdc0420f> compiled.
Entity <bmg_62_83fe0806cdc0420f> (Architecture <bmg_62_83fe0806cdc0420f_a>) compiled.
Entity <bmg_62_1aa0829514e8ac73> compiled.
Entity <bmg_62_1aa0829514e8ac73> (Architecture <bmg_62_1aa0829514e8ac73_a>) compiled.
Entity <bmg_62_091470bf207d9593> compiled.
Entity <bmg_62_091470bf207d9593> (Architecture <bmg_62_091470bf207d9593_a>) compiled.
Entity <bmg_62_199e98588d9c0a81> compiled.
Entity <bmg_62_199e98588d9c0a81> (Architecture <bmg_62_199e98588d9c0a81_a>) compiled.
Entity <bmg_62_5f21d4ff216b1fd0> compiled.
Entity <bmg_62_5f21d4ff216b1fd0> (Architecture <bmg_62_5f21d4ff216b1fd0_a>) compiled.
Entity <bmg_62_745dba485f20f896> compiled.
Entity <bmg_62_745dba485f20f896> (Architecture <bmg_62_745dba485f20f896_a>) compiled.
Entity <bmg_62_f849e107d1112fef> compiled.
Entity <bmg_62_f849e107d1112fef> (Architecture <bmg_62_f849e107d1112fef_a>) compiled.
Entity <cntr_11_0_7ca694f8efe8d963> compiled.
Entity <cntr_11_0_7ca694f8efe8d963> (Architecture <cntr_11_0_7ca694f8efe8d963_a>) compiled.
Entity <bmg_62_9dec88cb108e8ea0> compiled.
Entity <bmg_62_9dec88cb108e8ea0> (Architecture <bmg_62_9dec88cb108e8ea0_a>) compiled.
Entity <bmg_62_23ab077301fa4682> compiled.
Entity <bmg_62_23ab077301fa4682> (Architecture <bmg_62_23ab077301fa4682_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <addsub_14e4f27748> compiled.
Entity <addsub_14e4f27748> (Architecture <behavior>) compiled.
Entity <xladdsub> compiled.
Entity <xladdsub> (Architecture <behavior>) compiled.
Entity <delay_e18fb31a3d> compiled.
Entity <delay_e18fb31a3d> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <xlspram> compiled.
Entity <xlspram> (Architecture <behavior>) compiled.
Entity <concat_a246e373e7> compiled.
Entity <concat_a246e373e7> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <xlsprom> compiled.
Entity <xlsprom> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <reinterpret_580feec131> compiled.
Entity <reinterpret_580feec131> (Architecture <behavior>) compiled.
Entity <constant_f1ac4bddff> compiled.
Entity <constant_f1ac4bddff> (Architecture <behavior>) compiled.
Entity <constant_498bc68c14> compiled.
Entity <constant_498bc68c14> (Architecture <behavior>) compiled.
Entity <constant_fbc2f0cce1> compiled.
Entity <constant_fbc2f0cce1> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <mux_1bef4ba0e4> compiled.
Entity <mux_1bef4ba0e4> (Architecture <behavior>) compiled.
Entity <relational_0ffd72e037> compiled.
Entity <relational_0ffd72e037> (Architecture <behavior>) compiled.
Entity <relational_f6702ea2f7> compiled.
Entity <relational_f6702ea2f7> (Architecture <behavior>) compiled.
Entity <mult_4fae336f61> compiled.
Entity <mult_4fae336f61> (Architecture <behavior>) compiled.
Entity <reinterpret_9a0fa0f632> compiled.
Entity <reinterpret_9a0fa0f632> (Architecture <behavior>) compiled.
Entity <reinterpret_d9988e3d87> compiled.
Entity <reinterpret_d9988e3d87> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <convert_pipeline> compiled.
Entity <convert_pipeline> (Architecture <behavior>) compiled.
Entity <xlconvert_pipeline> compiled.
Entity <xlconvert_pipeline> (Architecture <behavior>) compiled.
Entity <scale_f01f7ce486> compiled.
Entity <scale_f01f7ce486> (Architecture <behavior>) compiled.
Entity <adder_1_1_entity_0c43e56af3> compiled.
Entity <adder_1_1_entity_0c43e56af3> (Architecture <structural>) compiled.
Entity <adder_1_2_entity_22508bb0bb> compiled.
Entity <adder_1_2_entity_22508bb0bb> (Architecture <structural>) compiled.
Entity <delay_bram_entity_97267907c1> compiled.
Entity <delay_bram_entity_97267907c1> (Architecture <structural>) compiled.
Entity <pfb_coeff_gen_entity_c3d4908339> compiled.
Entity <pfb_coeff_gen_entity_c3d4908339> (Architecture <structural>) compiled.
Entity <sync_delay_entity_20a0faa6ba> compiled.
Entity <sync_delay_entity_20a0faa6ba> (Architecture <structural>) compiled.
Entity <pol1_in1_first_tap_entity_48bba19602> compiled.
Entity <pol1_in1_first_tap_entity_48bba19602> (Architecture <structural>) compiled.
Entity <pol1_in1_last_tap_entity_12a21b52a5> compiled.
Entity <pol1_in1_last_tap_entity_12a21b52a5> (Architecture <structural>) compiled.
Entity <pol1_in1_tap2_entity_514e98c1c4> compiled.
Entity <pol1_in1_tap2_entity_514e98c1c4> (Architecture <structural>) compiled.
Entity <pol1_in1_tap3_entity_092eff0612> compiled.
Entity <pol1_in1_tap3_entity_092eff0612> (Architecture <structural>) compiled.
Entity <pfb_coeff_gen_entity_eff6b25f8f> compiled.
Entity <pfb_coeff_gen_entity_eff6b25f8f> (Architecture <structural>) compiled.
Entity <pol1_in2_first_tap_entity_9b3cc2de14> compiled.
Entity <pol1_in2_first_tap_entity_9b3cc2de14> (Architecture <structural>) compiled.
Entity <pol1_in2_last_tap_entity_84112ff003> compiled.
Entity <pol1_in2_last_tap_entity_84112ff003> (Architecture <structural>) compiled.
Entity <pol1_in2_tap2_entity_f7d5ed298b> compiled.
Entity <pol1_in2_tap2_entity_f7d5ed298b> (Architecture <structural>) compiled.
Entity <pol1_in2_tap3_entity_9a81e295a6> compiled.
Entity <pol1_in2_tap3_entity_9a81e295a6> (Architecture <structural>) compiled.
Entity <pfb_coeff_gen_entity_5f9207c886> compiled.
Entity <pfb_coeff_gen_entity_5f9207c886> (Architecture <structural>) compiled.
Entity <pol1_in3_first_tap_entity_8f34d19142> compiled.
Entity <pol1_in3_first_tap_entity_8f34d19142> (Architecture <structural>) compiled.
Entity <pfb_coeff_gen_entity_6fa8d0eed9> compiled.
Entity <pfb_coeff_gen_entity_6fa8d0eed9> (Architecture <structural>) compiled.
Entity <pol1_in4_first_tap_entity_98624d1168> compiled.
Entity <pol1_in4_first_tap_entity_98624d1168> (Architecture <structural>) compiled.
Entity <pfb_fir_real_entity_3a8ee1fb73> compiled.
Entity <pfb_fir_real_entity_3a8ee1fb73> (Architecture <structural>) compiled.
Entity <pfb_fir_real_core> compiled.
Entity <pfb_fir_real_core> (Architecture <structural>) compiled.
Compiling vhdl file "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <pfb_fir_real_core_cw> compiled.
Entity <pfb_fir_real_core_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pfb_fir_real_core> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pfb_fir_real_entity_3a8ee1fb73> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adder_1_1_entity_0c43e56af3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adder_1_2_entity_22508bb0bb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 25
	din_width = 26
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <pol1_in1_first_tap_entity_48bba19602> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_last_tap_entity_12a21b52a5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_tap2_entity_514e98c1c4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_tap3_entity_092eff0612> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_first_tap_entity_9b3cc2de14> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_last_tap_entity_84112ff003> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_tap2_entity_f7d5ed298b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_tap3_entity_9a81e295a6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in3_first_tap_entity_8f34d19142> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in4_first_tap_entity_98624d1168> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_f01f7ce486> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_14e4f27748> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xladdsub> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 24
	a_width = 26
	b_arith = 2
	b_bin_pt = 24
	b_width = 26
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 27
	core_name0 = "addsb_11_0_2b8a9ccb489abd02"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 27
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 24
	s_width = 26

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 25
	old_width = 26
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <delay_bram_entity_97267907c1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mult_4fae336f61> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pfb_coeff_gen_entity_c3d4908339> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d9988e3d87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 72
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 71
	x_width = 72
	y_width = 54

Analyzing hierarchy for entity <sync_delay_entity_20a0faa6ba> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 54
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 53
	x_width = 54
	y_width = 36

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <pfb_coeff_gen_entity_eff6b25f8f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pfb_coeff_gen_entity_5f9207c886> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pfb_coeff_gen_entity_6fa8d0eed9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 507
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	count_limited = 1
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 8
	core_name0 = "bmg_62_b6e6c9b59ce4fadf"
	latency = 3

Analyzing hierarchy for entity <concat_a246e373e7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 8

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 72
	init_value = "000000000000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_d20d0ec823fdec4a"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_c9b13a26e1c976ed"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_9dec88cb108e8ea0"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_091470bf207d9593"
	latency = 3

Analyzing hierarchy for entity <constant_498bc68c14> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fbc2f0cce1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_f1ac4bddff> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_7ca694f8efe8d963"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_0ffd72e037> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f6702ea2f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_d5b7eb23678de10c"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_5f21d4ff216b1fd0"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_745dba485f20f896"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_23ab077301fa4682"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_1aa0829514e8ac73"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_83fe0806cdc0420f"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_87538d1b92b16ce1"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_69de893a5337e413"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_199e98588d9c0a81"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_c427435888f01a9f"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_f849e107d1112fef"
	latency = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_7efdd451ec9ecd90"
	latency = 3

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 8

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 72

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 8

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000000000000000000000000000"
	width = 72

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pfb_fir_real_core> in library <work> (Architecture <structural>).
Entity <pfb_fir_real_core> analyzed. Unit <pfb_fir_real_core> generated.

Analyzing Entity <pfb_fir_real_entity_3a8ee1fb73> in library <work> (Architecture <structural>).
Entity <pfb_fir_real_entity_3a8ee1fb73> analyzed. Unit <pfb_fir_real_entity_3a8ee1fb73> generated.

Analyzing Entity <adder_1_1_entity_0c43e56af3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6651: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6651: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6651: Unconnected output port 'c_out' of component 'xladdsub'.
Entity <adder_1_1_entity_0c43e56af3> analyzed. Unit <adder_1_1_entity_0c43e56af3> generated.

Analyzing Entity <addsub_14e4f27748> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_14e4f27748> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_14e4f27748> analyzed. Unit <addsub_14e4f27748> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4415: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing generic Entity <xladdsub> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 24
	a_width = 26
	b_arith = 2
	b_bin_pt = 24
	b_width = 26
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 27
	core_name0 = "addsb_11_0_2b8a9ccb489abd02"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 27
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 24
	s_width = 26
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xladdsub>.
Entity <xladdsub> analyzed. Unit <xladdsub> generated.

Analyzing Entity <delay_e18fb31a3d> in library <work> (Architecture <behavior>).
Entity <delay_e18fb31a3d> analyzed. Unit <delay_e18fb31a3d> generated.

Analyzing Entity <adder_1_2_entity_22508bb0bb> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6751: Unconnected input port 'c_in' of component 'xladdsub' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6751: Unconnected input port 'rst' of component 'xladdsub' is tied to default value.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6751: Unconnected output port 'c_out' of component 'xladdsub'.
Entity <adder_1_2_entity_22508bb0bb> analyzed. Unit <adder_1_2_entity_22508bb0bb> generated.

Analyzing generic Entity <xlconvert_pipeline> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 25
	din_width = 26
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 1
Entity <xlconvert_pipeline> analyzed. Unit <xlconvert_pipeline> generated.

Analyzing generic Entity <convert_pipeline> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 25
	old_width = 26
	overflow = 1
	quantization = 1
Entity <convert_pipeline> analyzed. Unit <convert_pipeline> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <pol1_in1_first_tap_entity_48bba19602> in library <work> (Architecture <structural>).
Entity <pol1_in1_first_tap_entity_48bba19602> analyzed. Unit <pol1_in1_first_tap_entity_48bba19602> generated.

Analyzing Entity <delay_bram_entity_97267907c1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6821: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram_entity_97267907c1> analyzed. Unit <delay_bram_entity_97267907c1> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing generic Entity <xlcounter_limit> in library <work> (Architecture <behavior>).
	cnt_15_0 = 507
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	count_limited = 1
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit>.
Entity <xlcounter_limit> analyzed. Unit <xlcounter_limit> generated.

Analyzing generic Entity <xlspram> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 8
	core_name0 = "bmg_62_b6e6c9b59ce4fadf"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram>.
Entity <xlspram> analyzed. Unit <xlspram> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 2
	width = 8
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 2
	width = 8
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing Entity <mult_4fae336f61> in library <work> (Architecture <behavior>).
Entity <mult_4fae336f61> analyzed. Unit <mult_4fae336f61> generated.

Analyzing Entity <pfb_coeff_gen_entity_c3d4908339> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6918: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6918: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6918: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pfb_coeff_gen_entity_c3d4908339> analyzed. Unit <pfb_coeff_gen_entity_c3d4908339> generated.

Analyzing Entity <concat_a246e373e7> in library <work> (Architecture <behavior>).
Entity <concat_a246e373e7> analyzed. Unit <concat_a246e373e7> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 8
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 5
	width = 8
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 5
	width = 8
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xlregister> in library <work> (Architecture <behavior>).
	d_width = 72
	init_value = "000000000000000000000000000000000000000000000000000000000000000000000000"
Entity <xlregister> analyzed. Unit <xlregister> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 72
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000000000000000000000000000"
	width = 72
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4405: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing Entity <reinterpret_580feec131> in library <work> (Architecture <behavior>).
Entity <reinterpret_580feec131> analyzed. Unit <reinterpret_580feec131> generated.

Analyzing generic Entity <xlsprom.1> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_d20d0ec823fdec4a"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom.1>.
Entity <xlsprom.1> analyzed. Unit <xlsprom.1> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing generic Entity <xlsprom.2> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_c9b13a26e1c976ed"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom.2>.
Entity <xlsprom.2> analyzed. Unit <xlsprom.2> generated.

Analyzing generic Entity <xlsprom.3> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_9dec88cb108e8ea0"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom.3>.
Entity <xlsprom.3> analyzed. Unit <xlsprom.3> generated.

Analyzing generic Entity <xlsprom.4> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_091470bf207d9593"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom.4>.
Entity <xlsprom.4> analyzed. Unit <xlsprom.4> generated.

Analyzing Entity <reinterpret_9a0fa0f632> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a0fa0f632> analyzed. Unit <reinterpret_9a0fa0f632> generated.

Analyzing Entity <reinterpret_d9988e3d87> in library <work> (Architecture <behavior>).
Entity <reinterpret_d9988e3d87> analyzed. Unit <reinterpret_d9988e3d87> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 72
	y_width = 18
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 71
	x_width = 72
	y_width = 54
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing Entity <sync_delay_entity_20a0faa6ba> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 7147: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_20a0faa6ba> analyzed. Unit <sync_delay_entity_20a0faa6ba> generated.

Analyzing Entity <constant_498bc68c14> in library <work> (Architecture <behavior>).
Entity <constant_498bc68c14> analyzed. Unit <constant_498bc68c14> generated.

Analyzing Entity <constant_fbc2f0cce1> in library <work> (Architecture <behavior>).
Entity <constant_fbc2f0cce1> analyzed. Unit <constant_fbc2f0cce1> generated.

Analyzing Entity <constant_f1ac4bddff> in library <work> (Architecture <behavior>).
Entity <constant_f1ac4bddff> analyzed. Unit <constant_f1ac4bddff> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_7ca694f8efe8d963"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing Entity <mux_1bef4ba0e4> in library <work> (Architecture <behavior>).
Entity <mux_1bef4ba0e4> analyzed. Unit <mux_1bef4ba0e4> generated.

Analyzing Entity <relational_0ffd72e037> in library <work> (Architecture <behavior>).
Entity <relational_0ffd72e037> analyzed. Unit <relational_0ffd72e037> generated.

Analyzing Entity <relational_f6702ea2f7> in library <work> (Architecture <behavior>).
Entity <relational_f6702ea2f7> analyzed. Unit <relational_f6702ea2f7> generated.

Analyzing Entity <pol1_in1_last_tap_entity_12a21b52a5> in library <work> (Architecture <structural>).
Entity <pol1_in1_last_tap_entity_12a21b52a5> analyzed. Unit <pol1_in1_last_tap_entity_12a21b52a5> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4170: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4183: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing Entity <pol1_in1_tap2_entity_514e98c1c4> in library <work> (Architecture <structural>).
Entity <pol1_in1_tap2_entity_514e98c1c4> analyzed. Unit <pol1_in1_tap2_entity_514e98c1c4> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 54
	y_width = 18
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 53
	x_width = 54
	y_width = 36
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing Entity <pol1_in1_tap3_entity_092eff0612> in library <work> (Architecture <structural>).
Entity <pol1_in1_tap3_entity_092eff0612> analyzed. Unit <pol1_in1_tap3_entity_092eff0612> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing Entity <pol1_in2_first_tap_entity_9b3cc2de14> in library <work> (Architecture <structural>).
Entity <pol1_in2_first_tap_entity_9b3cc2de14> analyzed. Unit <pol1_in2_first_tap_entity_9b3cc2de14> generated.

Analyzing Entity <pfb_coeff_gen_entity_eff6b25f8f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 7697: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 7697: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 7697: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pfb_coeff_gen_entity_eff6b25f8f> analyzed. Unit <pfb_coeff_gen_entity_eff6b25f8f> generated.

Analyzing generic Entity <xlsprom.5> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_d5b7eb23678de10c"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom.5>.
Entity <xlsprom.5> analyzed. Unit <xlsprom.5> generated.

Analyzing generic Entity <xlsprom.6> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_5f21d4ff216b1fd0"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom.6>.
Entity <xlsprom.6> analyzed. Unit <xlsprom.6> generated.

Analyzing generic Entity <xlsprom.7> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_745dba485f20f896"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlsprom.7>.
Entity <xlsprom.7> analyzed. Unit <xlsprom.7> generated.

Analyzing generic Entity <xlsprom.8> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_23ab077301fa4682"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlsprom.8>.
Entity <xlsprom.8> analyzed. Unit <xlsprom.8> generated.

Analyzing Entity <pol1_in2_last_tap_entity_84112ff003> in library <work> (Architecture <structural>).
Entity <pol1_in2_last_tap_entity_84112ff003> analyzed. Unit <pol1_in2_last_tap_entity_84112ff003> generated.

Analyzing Entity <pol1_in2_tap2_entity_f7d5ed298b> in library <work> (Architecture <structural>).
Entity <pol1_in2_tap2_entity_f7d5ed298b> analyzed. Unit <pol1_in2_tap2_entity_f7d5ed298b> generated.

Analyzing Entity <pol1_in2_tap3_entity_9a81e295a6> in library <work> (Architecture <structural>).
Entity <pol1_in2_tap3_entity_9a81e295a6> analyzed. Unit <pol1_in2_tap3_entity_9a81e295a6> generated.

Analyzing Entity <pol1_in3_first_tap_entity_8f34d19142> in library <work> (Architecture <structural>).
Entity <pol1_in3_first_tap_entity_8f34d19142> analyzed. Unit <pol1_in3_first_tap_entity_8f34d19142> generated.

Analyzing Entity <pfb_coeff_gen_entity_5f9207c886> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 8271: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 8271: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 8271: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pfb_coeff_gen_entity_5f9207c886> analyzed. Unit <pfb_coeff_gen_entity_5f9207c886> generated.

Analyzing generic Entity <xlsprom.9> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_1aa0829514e8ac73"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlsprom.9>.
Entity <xlsprom.9> analyzed. Unit <xlsprom.9> generated.

Analyzing generic Entity <xlsprom.10> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_83fe0806cdc0420f"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlsprom.10>.
Entity <xlsprom.10> analyzed. Unit <xlsprom.10> generated.

Analyzing generic Entity <xlsprom.11> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_87538d1b92b16ce1"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlsprom.11>.
Entity <xlsprom.11> analyzed. Unit <xlsprom.11> generated.

Analyzing generic Entity <xlsprom.12> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_69de893a5337e413"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlsprom.12>.
Entity <xlsprom.12> analyzed. Unit <xlsprom.12> generated.

Analyzing Entity <pol1_in4_first_tap_entity_98624d1168> in library <work> (Architecture <structural>).
Entity <pol1_in4_first_tap_entity_98624d1168> analyzed. Unit <pol1_in4_first_tap_entity_98624d1168> generated.

Analyzing Entity <pfb_coeff_gen_entity_6fa8d0eed9> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 8584: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 8584: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 8584: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pfb_coeff_gen_entity_6fa8d0eed9> analyzed. Unit <pfb_coeff_gen_entity_6fa8d0eed9> generated.

Analyzing generic Entity <xlsprom.13> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_199e98588d9c0a81"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlsprom.13>.
Entity <xlsprom.13> analyzed. Unit <xlsprom.13> generated.

Analyzing generic Entity <xlsprom.14> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_c427435888f01a9f"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlsprom.14>.
Entity <xlsprom.14> analyzed. Unit <xlsprom.14> generated.

Analyzing generic Entity <xlsprom.15> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_f849e107d1112fef"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlsprom.15>.
Entity <xlsprom.15> analyzed. Unit <xlsprom.15> generated.

Analyzing generic Entity <xlsprom.16> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_7efdd451ec9ecd90"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlsprom.16>.
Entity <xlsprom.16> analyzed. Unit <xlsprom.16> generated.

Analyzing Entity <scale_f01f7ce486> in library <work> (Architecture <behavior>).
Entity <scale_f01f7ce486> analyzed. Unit <scale_f01f7ce486> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <scale_f01f7ce486>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_f01f7ce486> synthesized.


Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.


Synthesizing Unit <mult_4fae336f61>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18x8-bit multiplier for signal <mult_46_56>.
    Found 78-bit register for signal <op_mem_65_20>.
    Summary:
	inferred  78 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_4fae336f61> synthesized.


Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a0fa0f632> synthesized.


Synthesizing Unit <reinterpret_d9988e3d87>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d9988e3d87> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <x<71:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <concat_a246e373e7>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a246e373e7> synthesized.


Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_580feec131> synthesized.


Synthesizing Unit <constant_498bc68c14>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_498bc68c14> synthesized.


Synthesizing Unit <constant_fbc2f0cce1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fbc2f0cce1> synthesized.


Synthesizing Unit <constant_f1ac4bddff>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_f1ac4bddff> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_1bef4ba0e4> synthesized.


Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.


Synthesizing Unit <relational_f6702ea2f7>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f6702ea2f7> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <x<53:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_6> synthesized.


Synthesizing Unit <pol1_in2_last_tap_entity_84112ff003>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in2_last_tap_entity_84112ff003> synthesized.


Synthesizing Unit <xladdsub>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_s<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <xlcounter_limit>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 4963.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <sync_delay_entity_20a0faa6ba>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <sync_delay_entity_20a0faa6ba> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_1> synthesized.


Synthesizing Unit <addsub_14e4f27748>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 27-bit adder for signal <internal_s_69_5_addsub>.
    Found 26-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_14e4f27748> synthesized.


Synthesizing Unit <convert_pipeline>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_precision_result_out<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <convert_pipeline> synthesized.


Synthesizing Unit <xlspram>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_4> synthesized.


Synthesizing Unit <xlregister>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <xlregister> synthesized.


Synthesizing Unit <xlsprom_1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_1> synthesized.


Synthesizing Unit <xlsprom_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_2> synthesized.


Synthesizing Unit <xlsprom_3>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_3> synthesized.


Synthesizing Unit <xlsprom_4>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_4> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_2> synthesized.


Synthesizing Unit <xlsprom_5>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_5> synthesized.


Synthesizing Unit <xlsprom_6>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_6> synthesized.


Synthesizing Unit <xlsprom_7>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_7> synthesized.


Synthesizing Unit <xlsprom_8>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_8> synthesized.


Synthesizing Unit <xlsprom_9>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_9> synthesized.


Synthesizing Unit <xlsprom_10>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_10> synthesized.


Synthesizing Unit <xlsprom_11>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_11> synthesized.


Synthesizing Unit <xlsprom_12>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_12> synthesized.


Synthesizing Unit <xlsprom_13>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_13> synthesized.


Synthesizing Unit <xlsprom_14>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_14> synthesized.


Synthesizing Unit <xlsprom_15>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_15> synthesized.


Synthesizing Unit <xlsprom_16>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_16> synthesized.


Synthesizing Unit <adder_1_1_entity_0c43e56af3>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <adder_1_1_entity_0c43e56af3> synthesized.


Synthesizing Unit <adder_1_2_entity_22508bb0bb>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <adder_1_2_entity_22508bb0bb> synthesized.


Synthesizing Unit <xlconvert_pipeline>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <xlconvert_pipeline> synthesized.


Synthesizing Unit <pol1_in1_last_tap_entity_12a21b52a5>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in1_last_tap_entity_12a21b52a5> synthesized.


Synthesizing Unit <delay_bram_entity_97267907c1>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <delay_bram_entity_97267907c1> synthesized.


Synthesizing Unit <pfb_coeff_gen_entity_c3d4908339>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pfb_coeff_gen_entity_c3d4908339> synthesized.


Synthesizing Unit <pfb_coeff_gen_entity_eff6b25f8f>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pfb_coeff_gen_entity_eff6b25f8f> synthesized.


Synthesizing Unit <pfb_coeff_gen_entity_5f9207c886>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pfb_coeff_gen_entity_5f9207c886> synthesized.


Synthesizing Unit <pfb_coeff_gen_entity_6fa8d0eed9>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pfb_coeff_gen_entity_6fa8d0eed9> synthesized.


Synthesizing Unit <pol1_in1_first_tap_entity_48bba19602>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in1_first_tap_entity_48bba19602> synthesized.


Synthesizing Unit <pol1_in1_tap2_entity_514e98c1c4>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in1_tap2_entity_514e98c1c4> synthesized.


Synthesizing Unit <pol1_in1_tap3_entity_092eff0612>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in1_tap3_entity_092eff0612> synthesized.


Synthesizing Unit <pol1_in2_first_tap_entity_9b3cc2de14>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in2_first_tap_entity_9b3cc2de14> synthesized.


Synthesizing Unit <pol1_in2_tap2_entity_f7d5ed298b>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in2_tap2_entity_f7d5ed298b> synthesized.


Synthesizing Unit <pol1_in2_tap3_entity_9a81e295a6>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in2_tap3_entity_9a81e295a6> synthesized.


Synthesizing Unit <pol1_in3_first_tap_entity_8f34d19142>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in3_first_tap_entity_8f34d19142> synthesized.


Synthesizing Unit <pol1_in4_first_tap_entity_98624d1168>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pol1_in4_first_tap_entity_98624d1168> synthesized.


Synthesizing Unit <pfb_fir_real_entity_3a8ee1fb73>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pfb_fir_real_entity_3a8ee1fb73> synthesized.


Synthesizing Unit <pfb_fir_real_core>.
    Related source file is "/scratch/zaki/workspace/baobab/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
Unit <pfb_fir_real_core> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 18x8-bit multiplier                                   : 16
# Adders/Subtractors                                   : 8
 27-bit adder                                          : 8
# Registers                                            : 58
 1-bit register                                        : 2
 26-bit register                                       : 56
# Comparators                                          : 18
 10-bit comparator equal                               : 3
 10-bit comparator not equal                           : 3
 9-bit comparator equal                                : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <addsb_11_0_2b8a9ccb489abd02.ngc>.
Reading core <cntr_11_0_b9730cea34623a8b.ngc>.
Reading core <cntr_11_0_7ca694f8efe8d963.ngc>.
Reading core <bmg_62_b6e6c9b59ce4fadf.ngc>.
Reading core <bmg_62_d20d0ec823fdec4a.ngc>.
Reading core <bmg_62_c9b13a26e1c976ed.ngc>.
Reading core <bmg_62_9dec88cb108e8ea0.ngc>.
Reading core <bmg_62_091470bf207d9593.ngc>.
Reading core <bmg_62_d5b7eb23678de10c.ngc>.
Reading core <bmg_62_5f21d4ff216b1fd0.ngc>.
Reading core <bmg_62_745dba485f20f896.ngc>.
Reading core <bmg_62_23ab077301fa4682.ngc>.
Reading core <bmg_62_1aa0829514e8ac73.ngc>.
Reading core <bmg_62_83fe0806cdc0420f.ngc>.
Reading core <bmg_62_87538d1b92b16ce1.ngc>.
Reading core <bmg_62_69de893a5337e413.ngc>.
Reading core <bmg_62_199e98588d9c0a81.ngc>.
Reading core <bmg_62_c427435888f01a9f.ngc>.
Reading core <bmg_62_f849e107d1112fef.ngc>.
Reading core <bmg_62_7efdd451ec9ecd90.ngc>.
Loading core <addsb_11_0_2b8a9ccb489abd02> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_b9730cea34623a8b> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_b9730cea34623a8b> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_7ca694f8efe8d963> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_62_b6e6c9b59ce4fadf> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_62_d20d0ec823fdec4a> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_62_c9b13a26e1c976ed> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_62_9dec88cb108e8ea0> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_62_091470bf207d9593> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_62_d5b7eb23678de10c> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_62_5f21d4ff216b1fd0> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_62_745dba485f20f896> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_62_23ab077301fa4682> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_62_1aa0829514e8ac73> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_62_83fe0806cdc0420f> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_62_87538d1b92b16ce1> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_62_69de893a5337e413> for timing and area information for instance <comp11.core_instance11>.
Loading core <bmg_62_199e98588d9c0a81> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_62_c427435888f01a9f> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_62_f849e107d1112fef> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_62_7efdd451ec9ecd90> for timing and area information for instance <comp15.core_instance15>.

Synthesizing (advanced) Unit <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in4_last_tap_762e2033f7/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_4_73ded2543f/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in4_last_tap_762e2033f7/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in4_last_tap_762e2033f7/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_4_73ded2543f/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in4_tap3_a20148fea6/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in3_last_tap_c53272e6ca/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_3_4e899902ba/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in3_last_tap_c53272e6ca/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in3_last_tap_c53272e6ca/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_3_4e899902ba/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in3_tap3_22f54c23bf/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in2_last_tap_84112ff003/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_2_22508bb0bb/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in2_last_tap_84112ff003/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in2_last_tap_84112ff003/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_2_22508bb0bb/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in2_tap3_9a81e295a6/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in1_last_tap_12a21b52a5/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_1_0c43e56af3/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in1_last_tap_12a21b52a5/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in1_last_tap_12a21b52a5/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_1_0c43e56af3/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in1_tap3_092eff0612/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in1_tap2_514e98c1c4/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_1_0c43e56af3/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in1_tap2_514e98c1c4/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in1_tap2_514e98c1c4/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_1_0c43e56af3/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in1_first_tap_48bba19602/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in4_tap2_3f86bd6d7b/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_4_73ded2543f/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in4_tap2_3f86bd6d7b/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in4_tap2_3f86bd6d7b/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_4_73ded2543f/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in4_first_tap_98624d1168/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in3_tap2_201722c1cc/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_3_4e899902ba/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in3_tap2_201722c1cc/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in3_tap2_201722c1cc/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_3_4e899902ba/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in3_first_tap_8f34d19142/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in2_tap2_f7d5ed298b/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_2_22508bb0bb/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in2_tap2_f7d5ed298b/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in2_tap2_f7d5ed298b/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_2_22508bb0bb/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in2_first_tap_9b3cc2de14/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Found pipelined multiplier on signal <pol1_in1_tap3_092eff0612/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in4_tap3_a20148fea6/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in3_tap3_22f54c23bf/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in2_tap3_9a81e295a6/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in1_first_tap_48bba19602/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in2_first_tap_9b3cc2de14/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in3_first_tap_8f34d19142/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in4_first_tap_98624d1168/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pfb_fir_real_entity_3a8ee1fb73> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 8
 18x8-to-26-bit MAC                                    : 8
# Multipliers                                          : 8
 18x8-bit registered multiplier                        : 8
# Registers                                            : 805
 Flip-Flops                                            : 805
# Comparators                                          : 18
 10-bit comparator equal                               : 3
 10-bit comparator not equal                           : 3
 9-bit comparator equal                                : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pfb_fir_real_core> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <srl17e_4> ...

Optimizing unit <srl17e_6> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <srl17e_7> ...

Optimizing unit <pfb_coeff_gen_entity_c3d4908339> ...

Optimizing unit <pfb_coeff_gen_entity_eff6b25f8f> ...

Optimizing unit <pfb_coeff_gen_entity_5f9207c886> ...

Optimizing unit <pfb_coeff_gen_entity_6fa8d0eed9> ...

Optimizing unit <pfb_fir_real_entity_3a8ee1fb73> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 805
 Flip-Flops                                            : 805

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : pfb_fir_real_core.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 108

Cell Usage :
# BELS                             : 628
#      GND                         : 49
#      INV                         : 16
#      LUT1                        : 112
#      LUT2                        : 1
#      LUT3                        : 33
#      LUT5                        : 18
#      LUT6                        : 18
#      MUXCY                       : 155
#      VCC                         : 52
#      XORCY                       : 174
# FlipFlops/Latches                : 979
#      FDE                         : 493
#      FDRE                        : 478
#      FDSE                        : 8
# RAMS                             : 28
#      RAMB18                      : 28
# Shift Registers                  : 418
#      SRL16E                      : 418
# DSPs                             : 20
#      DSP48E                      : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             979  out of  58880     1%  
 Number of Slice LUTs:                  616  out of  58880     1%  
    Number used as Logic:               198  out of  58880     0%  
    Number used as Memory:              418  out of  24320     1%  
       Number used as SRL:              418

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1163
   Number with an unused Flip Flop:     184  out of   1163    15%  
   Number with an unused LUT:           547  out of   1163    47%  
   Number of fully used LUT-FF pairs:   432  out of   1163    37%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of    244     5%  
    Number using Block RAM only:         14
 Number of DSP48Es:                      20  out of    640     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                                                                                                            | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_1                              | NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_first_tap_98624d1168/pfb_coeff_gen_6fa8d0eed9/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1)| 1445  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.919ns (Maximum Frequency: 255.167MHz)
   Minimum input arrival time before clock: 1.765ns
   Maximum output required time after clock: 0.471ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 3.919ns (frequency: 255.167MHz)
  Total number of paths / destination ports: 6654 / 3246
-------------------------------------------------------------------------
Delay:               3.919ns (Levels of Logic = 14)
  Source:            pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/sync_delay_20a0faa6ba/counter/comp1.core_instance1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:       pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/counter/comp1.core_instance1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10 (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/sync_delay_20a0faa6ba/counter/comp1.core_instance1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/counter/comp1.core_instance1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.984  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (q(1))
     end scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/sync_delay_20a0faa6ba/counter/comp1.core_instance1'
     LUT5:I0->O            1   0.094   0.480  pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/sync_delay_20a0faa6ba/mux_y_net_x0_SW0 (N30)
     LUT6:I5->O           11   0.094   0.765  pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/sync_delay_20a0faa6ba/mux_y_net_x0 (pfb_fir_real_3a8ee1fb73/mux_y_net_x3)
     begin scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/counter/comp1.core_instance1'
     LUT3:I0->O            1   0.094   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/halfsum(0)1 (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/halfsum(0))
     MUXCY:S->O            1   0.372   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0 (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(0))
     MUXCY:CI->O           1   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(1))
     MUXCY:CI->O           1   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(2))
     MUXCY:CI->O           1   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(3))
     MUXCY:CI->O           1   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(4))
     MUXCY:CI->O           1   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(5))
     MUXCY:CI->O           1   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(6))
     MUXCY:CI->O           1   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(7))
     MUXCY:CI->O           0   0.026   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(8))
     XORCY:CI->O           1   0.357   0.000  U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop (U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple(9))
     FDRE:D                   -0.018          U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10
    ----------------------------------------
    Total                      3.919ns (1.690ns logic, 2.229ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 1822 / 1786
-------------------------------------------------------------------------
Offset:              1.765ns (Levels of Logic = 3)
  Source:            ce_1 (PAD)
  Destination:       pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/delay_bram_97267907c1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination Clock: clk_1 rising

  Data Path: ce_1 to pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/delay_bram_97267907c1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I4->O            1   0.094   0.480  pfb_fir_real_3a8ee1fb73/pol1_in4_tap3_a20148fea6/delay_bram_4fc0909b9d/counter/core_sinit_SW0 (N4)
     LUT6:I5->O            9   0.094   0.380  pfb_fir_real_3a8ee1fb73/pol1_in4_tap3_a20148fea6/delay_bram_4fc0909b9d/counter/core_sinit (pfb_fir_real_3a8ee1fb73/pol1_in4_tap3_a20148fea6/delay_bram_4fc0909b9d/counter/core_sinit)
     begin scope: 'pfb_fir_real_3a8ee1fb73/pol1_in4_tap3_a20148fea6/delay_bram_4fc0909b9d/counter/comp0.core_instance0'
     FDRE:R                    0.573          U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    ----------------------------------------
    Total                      1.765ns (0.905ns logic, 0.860ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 73 / 73
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            pfb_fir_real_3a8ee1fb73/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:       sync_out (PAD)
  Source Clock:      clk_1 rising

  Data Path: pfb_fir_real_3a8ee1fb73/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to sync_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  pfb_fir_real_3a8ee1fb73/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (sync_out)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 56.23 secs
 
--> 


Total memory usage is 818992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  469 (   0 filtered)
Number of infos    :    2 (   0 filtered)

