

================================================================
== Vitis HLS Report for 'proc_1'
================================================================
* Date:           Sat Oct 23 11:02:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  6.222 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       27|       27|  0.360 us|  0.360 us|   25|   25|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |             |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |   Instance  |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |proc_1_2_U0  |proc_1_2  |       24|       24|  0.320 us|  0.320 us|   24|   24|     none|
        |proc_1_1_U0  |proc_1_1  |       24|       24|  0.320 us|  0.320 us|   24|   24|     none|
        +-------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     198|     135|    -|
|Instance         |        -|     -|     105|     391|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     304|     537|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------+----------+---------+----+----+-----+-----+
    |   Instance  |  Module  | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------+----------+---------+----+----+-----+-----+
    |proc_1_1_U0  |proc_1_1  |        0|   0|  53|  176|    0|
    |proc_1_2_U0  |proc_1_2  |        0|   0|  52|  215|    0|
    +-------------+----------+---------+----+----+-----+-----+
    |Total        |          |        0|   0| 105|  391|    0|
    +-------------+----------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |data_channel1_U  |        0|  99|   0|    -|    10|   32|      320|
    |data_channel2_U  |        0|  99|   0|    -|     1|   32|       32|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 198|   0|    0|    11|   64|      352|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_start      |   in|    1|  ap_ctrl_hs|        proc_1|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|        proc_1|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|        proc_1|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|        proc_1|  return value|
|ap_clk        |   in|    1|  ap_ctrl_hs|        proc_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        proc_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        proc_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        proc_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        proc_1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|        proc_1|  return value|
|A_V_dout      |   in|   32|     ap_fifo|           A_V|       pointer|
|A_V_empty_n   |   in|    1|     ap_fifo|           A_V|       pointer|
|A_V_read      |  out|    1|     ap_fifo|           A_V|       pointer|
|B_din         |  out|   32|     ap_fifo|             B|       pointer|
|B_full_n      |   in|    1|     ap_fifo|             B|       pointer|
|B_write       |  out|    1|     ap_fifo|             B|       pointer|
|C_din         |  out|   32|     ap_fifo|             C|       pointer|
|C_full_n      |   in|    1|     ap_fifo|             C|       pointer|
|C_write       |  out|    1|     ap_fifo|             C|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_channel1 = alloca i64 1" [example.cpp:33]   --->   Operation 5 'alloca' 'data_channel1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_channel2 = alloca i64 1" [example.cpp:35]   --->   Operation 6 'alloca' 'data_channel2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln38 = call void @proc_1_1, i32 %A_V, i32 %data_channel1, i32 %data_channel2" [example.cpp:38]   --->   Operation 7 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln38 = call void @proc_1_1, i32 %A_V, i32 %data_channel1, i32 %data_channel2" [example.cpp:38]   --->   Operation 8 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln39 = call void @proc_1_2, i32 %B, i32 %C, i32 %data_channel1, i32 %data_channel2" [example.cpp:39]   --->   Operation 9 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty"   --->   Operation 10 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @data_channel1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %data_channel1, i32 %data_channel1"   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%empty_17 = specchannel i32 @_ssdm_op_SpecChannel, void @data_channel2_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i32 %data_channel2, i32 %data_channel2"   --->   Operation 16 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln39 = call void @proc_1_2, i32 %B, i32 %C, i32 %data_channel1, i32 %data_channel2" [example.cpp:39]   --->   Operation 18 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [example.cpp:40]   --->   Operation 19 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_channel1            (alloca              ) [ 01111]
data_channel2            (alloca              ) [ 01111]
call_ln38                (call                ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty                    (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_17                 (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln39                (call                ) [ 00000]
ret_ln40                 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="proc_1_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="proc_1_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel1_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="data_channel1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_channel1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="data_channel2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_channel2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_proc_1_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="0" index="3" bw="32" slack="2"/>
<pin id="49" dir="0" index="4" bw="32" slack="2"/>
<pin id="50" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_proc_1_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="0" index="3" bw="32" slack="0"/>
<pin id="59" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/1 "/>
</bind>
</comp>

<comp id="62" class="1005" name="data_channel1_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_channel1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="data_channel2_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_channel2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="36" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="62" pin="1"/><net_sink comp="44" pin=3"/></net>

<net id="71"><net_src comp="40" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="73"><net_src comp="68" pin="1"/><net_sink comp="44" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_V | {}
	Port: B | {3 4 }
	Port: C | {3 4 }
 - Input state : 
	Port: proc_1 : A_V | {1 2 }
  - Chain level:
	State 1
		call_ln38 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   call   | grp_proc_1_2_fu_44 |  0.844  |    82   |    92   |
|          | grp_proc_1_1_fu_54 |  0.844  |    82   |    53   |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |  1.688  |   164   |   145   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|data_channel1_reg_62|   32   |
|data_channel2_reg_68|   32   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   164  |   145  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   228  |   145  |
+-----------+--------+--------+--------+
