Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Sep  7 18:27:47 2020
| Host              : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.347        0.000                      0                34196       -0.120     -160.741                   3787                34196        0.558        0.000                       0                 18484  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.290        0.000                      0                 9940       -0.048       -0.337                     26                 9940        1.171        0.000                       0                 12148  
clk2x               0.347        0.000                      0                19648       -0.059       -0.329                     12                19648        0.558        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.802        0.000                      0                 4096       -0.120     -136.402                   2986                 4096  
clk           clk2x               0.605        0.000                      0                 1536       -0.095      -23.672                    763                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.290ns,  Total Violation        0.000ns
Hold  :           26  Failing Endpoints,  Worst Slack       -0.048ns,  Total Violation       -0.337ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_e_5/memory_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.198ns (12.155%)  route 1.431ns (87.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.906ns = ( 4.239 - 3.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.178ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.163ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.982     0.982    fsm/state/clk
    SLICE_X91Y17         FDRE                                         r  fsm/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.071     1.053 f  fsm/state/q_reg[1]/Q
                         net (fo=26, estimated)       0.504     1.557    fsm/state/Q[1]
    SLICE_X83Y18         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.127     1.684 r  fsm/state/S_AXIS_TREADY_INST_0/O
                         net (fo=56, estimated)       0.927     2.611    mem_e_5/S_AXIS_TREADY
    RAMB18_X11Y34        RAMB18E2                                     r  mem_e_5/memory_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.906     4.239    mem_e_5/clk
    RAMB18_X11Y34        RAMB18E2                                     r  mem_e_5/memory_reg_bram_0/CLKARDCLK
                         clock pessimism              0.015     4.254    
                         clock uncertainty           -0.035     4.219    
    RAMB18_X11Y34        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.317     3.902    mem_e_5/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.902    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                  1.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 array/pe_7_4/int8_quad_mac/acc_y_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_y_4/memory_reg/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.055ns (30.014%)  route 0.128ns (69.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.811ns (routing 0.163ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.178ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.811     0.811    array/pe_7_4/int8_quad_mac/acc_y_dff/clk
    SLICE_X95Y59         FDRE                                         r  array/pe_7_4/int8_quad_mac/acc_y_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.055     0.866 r  array/pe_7_4/int8_quad_mac/acc_y_dff/q_reg[5]/Q
                         net (fo=1, estimated)        0.128     0.994    mem_y_4/q_reg[31][5]
    RAMB18_X12Y24        RAMB18E2                                     r  mem_y_4/memory_reg/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        1.107     1.107    mem_y_4/clk
    RAMB18_X12Y24        RAMB18E2                                     r  mem_y_4/memory_reg/CLKBWRCLK
                         clock pessimism             -0.015     1.092    
    RAMB18_X12Y24        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[5])
                                                     -0.050     1.042    mem_y_4/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                 -0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X10Y5   mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         1.666       1.171      RAMB18_X11Y34  mem_e_5/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X10Y10  mem_abcd_1/memory_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.059ns,  Total Violation       -0.329ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[20]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.071ns (8.392%)  route 0.775ns (91.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 2.524 - 1.666 ) 
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.100ns (routing 0.178ns, distribution 0.922ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.163ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         1.100     1.100    array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X76Y61         FDRE                                         r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.071     1.171 r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/Q
                         net (fo=1, estimated)        0.775     1.946    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[20]
    DSP48E2_X16Y36       DSP_A_B_DATA                                 r  array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.858     2.524    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X16Y36       DSP_A_B_DATA                                 r  array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.058     2.582    
                         clock uncertainty           -0.035     2.546    
    DSP48E2_X16Y36       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[20])
                                                     -0.253     2.293    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          2.293    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 array/pe_1_4/int8_quad_mac/mul/dff_ae0/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_1_4/int8_quad_mac/mul/dff_ae1/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.056ns (32.454%)  route 0.117ns (67.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.862ns (routing 0.163ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.178ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.862     0.862    array/pe_1_4/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X78Y59         FDRE                                         r  array/pe_1_4/int8_quad_mac/mul/dff_ae0/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.056     0.918 r  array/pe_1_4/int8_quad_mac/mul/dff_ae0/q_reg[13]/Q
                         net (fo=2, estimated)        0.117     1.035    array/pe_1_4/int8_quad_mac/mul/dff_ae1/D[13]
    SLICE_X78Y61         FDRE                                         r  array/pe_1_4/int8_quad_mac/mul/dff_ae1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         1.062     1.062    array/pe_1_4/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X78Y61         FDRE                                         r  array/pe_1_4/int8_quad_mac/mul/dff_ae1/q_reg[13]/C
                         clock pessimism             -0.015     1.047    
    SLICE_X78Y61         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.093    array/pe_1_4/int8_quad_mac/mul/dff_ae1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                 -0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X81Y31  array/pe_2_1/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X83Y72  array/pe_4_6/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X84Y72  array/pe_4_6/int8_quad_mac/mul/dff_ae0/q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
Hold  :         2986  Failing Endpoints,  Worst Slack       -0.120ns,  Total Violation     -136.402ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 array/pe_5_7/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        0.731ns  (logic 0.072ns (9.850%)  route 0.659ns (90.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 4.215 - 3.333 ) 
    Source Clock Delay      (SCD):    1.012ns = ( 2.678 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.012ns (routing 0.178ns, distribution 0.834ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.163ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         1.012     2.678    array/pe_5_7/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X86Y87         FDRE                                         r  array/pe_5_7/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.072     2.750 r  array/pe_5_7/int8_quad_mac/mul/dff_ae0/q_reg[0]/Q
                         net (fo=2, estimated)        0.659     3.409    array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/D[0]
    SLICE_X79Y91         FDRE                                         r  array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.882     4.215    array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X79Y91         FDRE                                         r  array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/C
                         clock pessimism              0.000     4.215    
                         clock uncertainty           -0.035     4.180    
    SLICE_X79Y91         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.032     4.212    array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/q_reg[0]
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  0.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.120ns  (arrival time - required time)
  Source:                 array/pe_0_7/int8_quad_mac/mul/dff_be1/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_7/int8_quad_mac/mul/dff_mul_be/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.056ns (41.916%)  route 0.078ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.163ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.178ns, distribution 0.914ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.920     0.920    array/pe_0_7/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X72Y83         FDRE                                         r  array/pe_0_7/int8_quad_mac/mul/dff_be1/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.056     0.976 r  array/pe_0_7/int8_quad_mac/mul/dff_be1/q_reg[13]/Q
                         net (fo=1, estimated)        0.078     1.054    array/pe_0_7/int8_quad_mac/mul/dff_mul_be/D[13]
    SLICE_X72Y83         FDRE                                         r  array/pe_0_7/int8_quad_mac/mul/dff_mul_be/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        1.092     1.092    array/pe_0_7/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X72Y83         FDRE                                         r  array/pe_0_7/int8_quad_mac/mul/dff_mul_be/q_reg[13]/C
                         clock pessimism              0.000     1.092    
                         clock uncertainty            0.035     1.128    
    SLICE_X72Y83         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.174    array/pe_0_7/int8_quad_mac/mul/dff_mul_be/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                 -0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
Hold  :          763  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation      -23.672ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 array/pe_1_5/dff_a/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.119ns (13.984%)  route 0.732ns (86.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 2.526 - 1.666 ) 
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.178ns, distribution 0.888ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.163ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        1.066     1.066    array/pe_1_5/dff_a/clk
    SLICE_X76Y59         FDRE                                         r  array/pe_1_5/dff_a/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.138 r  array/pe_1_5/dff_a/q_reg[7]/Q
                         net (fo=2, estimated)        0.681     1.819    array/pe_1_5/int8_quad_mac/mul/q_reg[7]_4[7]
    SLICE_X86Y80         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.047     1.866 r  array/pe_1_5/int8_quad_mac/mul/q[7]_i_1__65/O
                         net (fo=1, routed)           0.051     1.917    array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/D[7]
    SLICE_X86Y80         FDRE                                         r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.860     2.526    array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X86Y80         FDRE                                         r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
                         clock pessimism              0.000     2.526    
                         clock uncertainty           -0.035     2.491    
    SLICE_X86Y80         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.032     2.523    array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  0.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 array/pe_4_4/dff_e/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_4_4/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.160%)  route 0.122ns (67.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.163ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.178ns, distribution 0.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.834     0.834    array/pe_4_4/dff_e/clk
    SLICE_X88Y59         FDRE                                         r  array/pe_4_4/dff_e/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.058     0.892 r  array/pe_4_4/dff_e/q_reg[4]/Q
                         net (fo=2, estimated)        0.122     1.014    array/pe_4_4/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[4]
    SLICE_X88Y60         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         1.028     1.028    array/pe_4_4/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X88Y60         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]/C
                         clock pessimism              0.000     1.028    
                         clock uncertainty            0.035     1.064    
    SLICE_X88Y60         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.110    array/pe_4_4/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                 -0.095    





