Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : sync_counter
Version: L-2016.03-SP3
Date   : Wed Feb 27 17:41:11 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.059
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                  7
  Buf/Inv Cell Count:               1
  Buf Cell Count:                   0
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:         5
  Sequential Cell Count:            2
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:          11.945
  Noncombinational Area:       13.215
  Buf/Inv Area:                 1.271
  Total Buffer Area:            0.000
  Total Inverter Area:          1.271
  Macro/Black Box Area:         0.000
  Net Area:                     1.343
  -----------------------------------
  Cell Area:                   25.160
  Design Area:                 26.504


  Design Rules
  -----------------------------------
  Total Number of Nets:            15
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: eve.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.075
  Logic Optimization:                 0.019
  Mapping Optimization:               0.312
  -----------------------------------------
  Overall Compile Time:               2.329
  Overall Compile Wall Clock Time:    2.510

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
