
Board2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014044  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a4  08014228  08014228  00015228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014bcc  08014bcc  000161dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014bcc  08014bcc  00015bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014bd4  08014bd4  000161dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014bd4  08014bd4  00015bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014bd8  08014bd8  00015bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08014bdc  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006fc  200001e0  08014db8  000161e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200008dc  08014db8  000168dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000161dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002235a  00000000  00000000  0001620c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc1  00000000  00000000  00038566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a58  00000000  00000000  0003d528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000144b  00000000  00000000  0003ef80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b685  00000000  00000000  000403cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025ff6  00000000  00000000  0006ba50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105bed  00000000  00000000  00091a46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00197633  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008114  00000000  00000000  00197678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0019f78c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801420c 	.word	0x0801420c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0801420c 	.word	0x0801420c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <ActionsMod_MovingObstacles_Init>:
  BUS_RedLeds *rty_redLeds);

/* System initialize for function-call system: '<Root>/MovingObstacles' */
void ActionsMod_MovingObstacles_Init(ENUM_TrackingObstacles *rty_statusObstacles,
  DW_MovingObstacles_ActionsMod_T *localDW)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  /* Chart: '<Root>/MovingObstacles' */
  /*  Il chart deve attivarsi all'avvio, e il rover all'avvio sar in IDLE
     [set == 0] */
  localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
  *rty_statusObstacles = NOT_TRACKING;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
	...

08001094 <ActionsModel_MovingObstacles>:

/* Output and update for function-call system: '<Root>/MovingObstacles' */
void ActionsModel_MovingObstacles(uint8_T rtu_set, const BUS_Sonar *rtu_sonar,
  ENUM_TrackingObstacles *rty_statusObstacles, DW_MovingObstacles_ActionsMod_T
  *localDW)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	603b      	str	r3, [r7, #0]
 80010a0:	4603      	mov	r3, r0
 80010a2:	73fb      	strb	r3, [r7, #15]
  if (localDW->is_c2_ActionsModel == ActionsModel_IN_Inactive) {
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d132      	bne.n	8001112 <ActionsModel_MovingObstacles+0x7e>
    *rty_statusObstacles = NOT_TRACKING;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2200      	movs	r2, #0
 80010b0:	701a      	strb	r2, [r3, #0]
    if (rtu_set == ActionsModel_ON) {
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	f040 80d5 	bne.w	8001264 <ActionsModel_MovingObstacles+0x1d0>
      localDW->is_c2_ActionsModel = Acti_IN_TrackingMovingObstacles;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	2202      	movs	r2, #2
 80010be:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010c8:	d80b      	bhi.n	80010e2 <ActionsModel_MovingObstacles+0x4e>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 80010ce:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010d2:	d806      	bhi.n	80010e2 <ActionsModel_MovingObstacles+0x4e>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	2203      	movs	r2, #3
 80010d8:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2201      	movs	r2, #1
 80010de:	701a      	strb	r2, [r3, #0]
 80010e0:	e0c0      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	889b      	ldrh	r3, [r3, #4]
 80010e6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010ea:	d80b      	bhi.n	8001104 <ActionsModel_MovingObstacles+0x70>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 80010f0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010f4:	d806      	bhi.n	8001104 <ActionsModel_MovingObstacles+0x70>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	2204      	movs	r2, #4
 80010fa:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2201      	movs	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]
 8001102:	e0af      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
      } else {
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2201      	movs	r2, #1
 8001108:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2201      	movs	r2, #1
 800110e:	701a      	strb	r2, [r3, #0]
        *rty_statusObstacles = NO_OBSTACLE;
      }
      break;
    }
  }
}
 8001110:	e0a8      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
  } else if (rtu_set == ActionsModel_OFF) {
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d109      	bne.n	800112c <ActionsModel_MovingObstacles+0x98>
    localDW->is_TrackingMovingObstacles = ActionsModel_IN_NO_ACTIVE_CHILD;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	2200      	movs	r2, #0
 800111c:	705a      	strb	r2, [r3, #1]
    localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
    *rty_statusObstacles = NOT_TRACKING;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
}
 800112a:	e09b      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
    switch (localDW->is_TrackingMovingObstacles) {
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	785b      	ldrb	r3, [r3, #1]
 8001130:	3b01      	subs	r3, #1
 8001132:	2b03      	cmp	r3, #3
 8001134:	d87e      	bhi.n	8001234 <ActionsModel_MovingObstacles+0x1a0>
 8001136:	a201      	add	r2, pc, #4	@ (adr r2, 800113c <ActionsModel_MovingObstacles+0xa8>)
 8001138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113c:	0800114d 	.word	0x0800114d
 8001140:	08001197 	.word	0x08001197
 8001144:	080011b5 	.word	0x080011b5
 8001148:	080011f5 	.word	0x080011f5
      *rty_statusObstacles = NO_OBSTACLE;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2201      	movs	r2, #1
 8001150:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800115a:	d80b      	bhi.n	8001174 <ActionsModel_MovingObstacles+0xe0>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 8001160:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001164:	d806      	bhi.n	8001174 <ActionsModel_MovingObstacles+0xe0>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	2203      	movs	r2, #3
 800116a:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	701a      	strb	r2, [r3, #0]
      break;
 8001172:	e06e      	b.n	8001252 <ActionsModel_MovingObstacles+0x1be>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	889b      	ldrh	r3, [r3, #4]
 8001178:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800117c:	d869      	bhi.n	8001252 <ActionsModel_MovingObstacles+0x1be>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 8001182:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001186:	d864      	bhi.n	8001252 <ActionsModel_MovingObstacles+0x1be>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	2204      	movs	r2, #4
 800118c:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2201      	movs	r2, #1
 8001192:	701a      	strb	r2, [r3, #0]
      break;
 8001194:	e05d      	b.n	8001252 <ActionsModel_MovingObstacles+0x1be>
      *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2202      	movs	r2, #2
 800119a:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	885b      	ldrh	r3, [r3, #2]
 80011a0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80011a4:	d957      	bls.n	8001256 <ActionsModel_MovingObstacles+0x1c2>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	2201      	movs	r2, #1
 80011aa:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
      break;
 80011b2:	e050      	b.n	8001256 <ActionsModel_MovingObstacles+0x1c2>
      *rty_statusObstacles = NO_OBSTACLE;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2201      	movs	r2, #1
 80011b8:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80011c2:	d90b      	bls.n	80011dc <ActionsModel_MovingObstacles+0x148>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80011c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80011cc:	d806      	bhi.n	80011dc <ActionsModel_MovingObstacles+0x148>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_MovedFromLeft;
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	2202      	movs	r2, #2
 80011d2:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2202      	movs	r2, #2
 80011d8:	701a      	strb	r2, [r3, #0]
      break;
 80011da:	e03e      	b.n	800125a <ActionsModel_MovingObstacles+0x1c6>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	885b      	ldrh	r3, [r3, #2]
 80011e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80011e4:	d939      	bls.n	800125a <ActionsModel_MovingObstacles+0x1c6>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	2201      	movs	r2, #1
 80011ea:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
      break;
 80011f2:	e032      	b.n	800125a <ActionsModel_MovingObstacles+0x1c6>
      *rty_statusObstacles = NO_OBSTACLE;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2201      	movs	r2, #1
 80011f8:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	889b      	ldrh	r3, [r3, #4]
 80011fe:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001202:	d90b      	bls.n	800121c <ActionsModel_MovingObstacles+0x188>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 8001208:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800120c:	d806      	bhi.n	800121c <ActionsModel_MovingObstacles+0x188>
        localDW->is_TrackingMovingObstacles = ActionsMod_IN_StartingFromRight;
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	2205      	movs	r2, #5
 8001212:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2203      	movs	r2, #3
 8001218:	701a      	strb	r2, [r3, #0]
      break;
 800121a:	e020      	b.n	800125e <ActionsModel_MovingObstacles+0x1ca>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	885b      	ldrh	r3, [r3, #2]
 8001220:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001224:	d91b      	bls.n	800125e <ActionsModel_MovingObstacles+0x1ca>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	2201      	movs	r2, #1
 800122a:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
      break;
 8001232:	e014      	b.n	800125e <ActionsModel_MovingObstacles+0x1ca>
      *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2203      	movs	r2, #3
 8001238:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	885b      	ldrh	r3, [r3, #2]
 800123e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001242:	d90e      	bls.n	8001262 <ActionsModel_MovingObstacles+0x1ce>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	2201      	movs	r2, #1
 8001248:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]
      break;
 8001250:	e007      	b.n	8001262 <ActionsModel_MovingObstacles+0x1ce>
      break;
 8001252:	bf00      	nop
 8001254:	e006      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8001256:	bf00      	nop
 8001258:	e004      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
      break;
 800125a:	bf00      	nop
 800125c:	e002      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
      break;
 800125e:	bf00      	nop
 8001260:	e000      	b.n	8001264 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8001262:	bf00      	nop
}
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <ActionsMo_checkSafetyFromRotate>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsMo_checkSafetyFromRotate(uint16_T obstacleDetected)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	80fb      	strh	r3, [r7, #6]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 800127a:	2300      	movs	r3, #0
 800127c:	73fb      	strb	r3, [r7, #15]
  if (obstacleDetected <= ActionsM_MIN_DISTANCE_TO_ROTATE) {
 800127e:	88fb      	ldrh	r3, [r7, #6]
 8001280:	2b14      	cmp	r3, #20
 8001282:	d801      	bhi.n	8001288 <ActionsMo_checkSafetyFromRotate+0x18>
    emergencyAction = SA_BRAKING_HARD;
 8001284:	2303      	movs	r3, #3
 8001286:	73fb      	strb	r3, [r7, #15]
  }

  return emergencyAction;
 8001288:	7bfb      	ldrb	r3, [r7, #15]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <ActionsM_checkSafetyFromForward>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsM_checkSafetyFromForward(ENUM_TrackingObstacles
  movingObstacle, uint16_T sonarFront)
{
 8001296:	b480      	push	{r7}
 8001298:	b085      	sub	sp, #20
 800129a:	af00      	add	r7, sp, #0
 800129c:	4603      	mov	r3, r0
 800129e:	460a      	mov	r2, r1
 80012a0:	71fb      	strb	r3, [r7, #7]
 80012a2:	4613      	mov	r3, r2
 80012a4:	80bb      	strh	r3, [r7, #4]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 80012a6:	2300      	movs	r3, #0
 80012a8:	73fb      	strb	r3, [r7, #15]
  if (sonarFront <= ActionsMode_OBSTACLE_DETECTED_h) {
 80012aa:	88bb      	ldrh	r3, [r7, #4]
 80012ac:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80012b0:	d817      	bhi.n	80012e2 <ActionsM_checkSafetyFromForward+0x4c>
    if (sonarFront <= ActionsModel_BRAKE_DISTANCE) {
 80012b2:	88bb      	ldrh	r3, [r7, #4]
 80012b4:	2b96      	cmp	r3, #150	@ 0x96
 80012b6:	d808      	bhi.n	80012ca <ActionsM_checkSafetyFromForward+0x34>
      if (sonarFront <= ActionsModel_CRITICAL_DISTANCE) {
 80012b8:	88bb      	ldrh	r3, [r7, #4]
 80012ba:	2b4b      	cmp	r3, #75	@ 0x4b
 80012bc:	d802      	bhi.n	80012c4 <ActionsM_checkSafetyFromForward+0x2e>
        emergencyAction = SA_BRAKING_HARD;
 80012be:	2303      	movs	r3, #3
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	e00e      	b.n	80012e2 <ActionsM_checkSafetyFromForward+0x4c>
      } else {
        emergencyAction = SA_BRAKING_SMOOTH;
 80012c4:	2304      	movs	r3, #4
 80012c6:	73fb      	strb	r3, [r7, #15]
 80012c8:	e00b      	b.n	80012e2 <ActionsM_checkSafetyFromForward+0x4c>
      }
    } else {
      switch (movingObstacle) {
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d002      	beq.n	80012d6 <ActionsM_checkSafetyFromForward+0x40>
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	d003      	beq.n	80012dc <ActionsM_checkSafetyFromForward+0x46>
 80012d4:	e005      	b.n	80012e2 <ActionsM_checkSafetyFromForward+0x4c>
       case OBSTACLE_FROM_LEFT:
        emergencyAction = SA_SWERVE_LEFT;
 80012d6:	2301      	movs	r3, #1
 80012d8:	73fb      	strb	r3, [r7, #15]
        break;
 80012da:	e002      	b.n	80012e2 <ActionsM_checkSafetyFromForward+0x4c>

       case OBSTACLE_FROM_RIGHT:
        emergencyAction = SA_SWERVE_RIGHT;
 80012dc:	2302      	movs	r3, #2
 80012de:	73fb      	strb	r3, [r7, #15]
        break;
 80012e0:	bf00      	nop
      }
    }
  }

  return emergencyAction;
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3714      	adds	r7, #20
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <ActionsModel_areAllSpeedsZero>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T ActionsModel_areAllSpeedsZero(real32_T speed1, real32_T speed2,
  real32_T speed3, real32_T speed4, real32_T zero_velocity)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b087      	sub	sp, #28
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	ed87 0a05 	vstr	s0, [r7, #20]
 80012fa:	edc7 0a04 	vstr	s1, [r7, #16]
 80012fe:	ed87 1a03 	vstr	s2, [r7, #12]
 8001302:	edc7 1a02 	vstr	s3, [r7, #8]
 8001306:	ed87 2a01 	vstr	s4, [r7, #4]
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 800130a:	edd7 7a05 	vldr	s15, [r7, #20]
 800130e:	eef0 7ae7 	vabs.f32	s15, s15
 8001312:	ed97 7a01 	vldr	s14, [r7, #4]
 8001316:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800131a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131e:	db22      	blt.n	8001366 <ActionsModel_areAllSpeedsZero+0x76>
 8001320:	edd7 7a04 	vldr	s15, [r7, #16]
 8001324:	eef0 7ae7 	vabs.f32	s15, s15
 8001328:	ed97 7a01 	vldr	s14, [r7, #4]
 800132c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001334:	db17      	blt.n	8001366 <ActionsModel_areAllSpeedsZero+0x76>
    zero_velocity) && ((fabsf(speed3) <= zero_velocity) && (fabsf(speed4) <=
 8001336:	edd7 7a03 	vldr	s15, [r7, #12]
 800133a:	eef0 7ae7 	vabs.f32	s15, s15
 800133e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001342:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134a:	db0c      	blt.n	8001366 <ActionsModel_areAllSpeedsZero+0x76>
 800134c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001350:	eef0 7ae7 	vabs.f32	s15, s15
 8001354:	ed97 7a01 	vldr	s14, [r7, #4]
 8001358:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	db01      	blt.n	8001366 <ActionsModel_areAllSpeedsZero+0x76>
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 8001362:	2301      	movs	r3, #1
 8001364:	e000      	b.n	8001368 <ActionsModel_areAllSpeedsZero+0x78>
 8001366:	2300      	movs	r3, #0
 8001368:	b2db      	uxtb	r3, r3
    zero_velocity))));
}
 800136a:	4618      	mov	r0, r3
 800136c:	371c      	adds	r7, #28
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
	...

08001378 <Acti_trackGyroAngleChangeRobust>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T Acti_trackGyroAngleChangeRobust(real32_T *accumulatedChange,
  real32_T previousValue, real32_T currentValue, real32_T threshold)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	ed87 0a02 	vstr	s0, [r7, #8]
 8001384:	edc7 0a01 	vstr	s1, [r7, #4]
 8001388:	ed87 1a00 	vstr	s2, [r7]
  uint8_T hasChanged;
  if (rtIsInfF(previousValue) || rtIsNaNF(previousValue)) {
 800138c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001390:	f004 f96c 	bl	800566c <rtIsInfF>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d106      	bne.n	80013a8 <Acti_trackGyroAngleChangeRobust+0x30>
 800139a:	ed97 0a02 	vldr	s0, [r7, #8]
 800139e:	f004 f98b 	bl	80056b8 <rtIsNaNF>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d002      	beq.n	80013ae <Acti_trackGyroAngleChangeRobust+0x36>
    hasChanged = 0U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	75fb      	strb	r3, [r7, #23]
 80013ac:	e068      	b.n	8001480 <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(currentValue) || rtIsNaNF(currentValue)) {
 80013ae:	ed97 0a01 	vldr	s0, [r7, #4]
 80013b2:	f004 f95b 	bl	800566c <rtIsInfF>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d106      	bne.n	80013ca <Acti_trackGyroAngleChangeRobust+0x52>
 80013bc:	ed97 0a01 	vldr	s0, [r7, #4]
 80013c0:	f004 f97a 	bl	80056b8 <rtIsNaNF>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <Acti_trackGyroAngleChangeRobust+0x58>
    hasChanged = 0U;
 80013ca:	2300      	movs	r3, #0
 80013cc:	75fb      	strb	r3, [r7, #23]
 80013ce:	e057      	b.n	8001480 <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(threshold) || rtIsNaNF(threshold)) {
 80013d0:	ed97 0a00 	vldr	s0, [r7]
 80013d4:	f004 f94a 	bl	800566c <rtIsInfF>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d106      	bne.n	80013ec <Acti_trackGyroAngleChangeRobust+0x74>
 80013de:	ed97 0a00 	vldr	s0, [r7]
 80013e2:	f004 f969 	bl	80056b8 <rtIsNaNF>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d002      	beq.n	80013f2 <Acti_trackGyroAngleChangeRobust+0x7a>
    hasChanged = 0U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	75fb      	strb	r3, [r7, #23]
 80013f0:	e046      	b.n	8001480 <Acti_trackGyroAngleChangeRobust+0x108>
  } else {
    real32_T deltaRaw;
    deltaRaw = currentValue - previousValue;
 80013f2:	ed97 7a01 	vldr	s14, [r7, #4]
 80013f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80013fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013fe:	edc7 7a04 	vstr	s15, [r7, #16]
    if (deltaRaw > 180.0F) {
 8001402:	edd7 7a04 	vldr	s15, [r7, #16]
 8001406:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800148c <Acti_trackGyroAngleChangeRobust+0x114>
 800140a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001412:	dd08      	ble.n	8001426 <Acti_trackGyroAngleChangeRobust+0xae>
      deltaRaw -= 360.0F;
 8001414:	edd7 7a04 	vldr	s15, [r7, #16]
 8001418:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001490 <Acti_trackGyroAngleChangeRobust+0x118>
 800141c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001420:	edc7 7a04 	vstr	s15, [r7, #16]
 8001424:	e010      	b.n	8001448 <Acti_trackGyroAngleChangeRobust+0xd0>
    } else if (deltaRaw < -180.0F) {
 8001426:	edd7 7a04 	vldr	s15, [r7, #16]
 800142a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001494 <Acti_trackGyroAngleChangeRobust+0x11c>
 800142e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	d507      	bpl.n	8001448 <Acti_trackGyroAngleChangeRobust+0xd0>
      deltaRaw += 360.0F;
 8001438:	edd7 7a04 	vldr	s15, [r7, #16]
 800143c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001490 <Acti_trackGyroAngleChangeRobust+0x118>
 8001440:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001444:	edc7 7a04 	vstr	s15, [r7, #16]
    }

    *accumulatedChange += deltaRaw;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	ed93 7a00 	vldr	s14, [r3]
 800144e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	edc3 7a00 	vstr	s15, [r3]
    hasChanged = (uint8_T)(fabsf(*accumulatedChange) >= fabsf(threshold));
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	edd3 7a00 	vldr	s15, [r3]
 8001462:	eeb0 7ae7 	vabs.f32	s14, s15
 8001466:	edd7 7a00 	vldr	s15, [r7]
 800146a:	eef0 7ae7 	vabs.f32	s15, s15
 800146e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001476:	bfac      	ite	ge
 8001478:	2301      	movge	r3, #1
 800147a:	2300      	movlt	r3, #0
 800147c:	b2db      	uxtb	r3, r3
 800147e:	75fb      	strb	r3, [r7, #23]
  }

  return hasChanged;
 8001480:	7dfb      	ldrb	r3, [r7, #23]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	43340000 	.word	0x43340000
 8001490:	43b40000 	.word	0x43b40000
 8001494:	c3340000 	.word	0xc3340000

08001498 <enter_internal_BW_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void enter_internal_BW_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
 80014a4:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d015      	beq.n	80014da <enter_internal_BW_FW_SafeAction+0x42>
 80014ae:	2b04      	cmp	r3, #4
 80014b0:	dc3b      	bgt.n	800152a <enter_internal_BW_FW_SafeAction+0x92>
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d021      	beq.n	80014fa <enter_internal_BW_FW_SafeAction+0x62>
 80014b6:	2b03      	cmp	r3, #3
 80014b8:	d137      	bne.n	800152a <enter_internal_BW_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 80014ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 80014bc:	2201      	movs	r2, #1
 80014be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2205      	movs	r2, #5
 80014c6:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	f04f 0200 	mov.w	r2, #0
 80014ce:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	f04f 0200 	mov.w	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
    break;
 80014d8:	e03f      	b.n	800155a <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_BrakingSmooth;
 80014da:	4b23      	ldr	r3, [pc, #140]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 80014dc:	2202      	movs	r2, #2
 80014de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_SMOOTH;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2206      	movs	r2, #6
 80014e6:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
    break;
 80014f8:	e02f      	b.n	800155a <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 80014fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 80014fc:	f04f 0200 	mov.w	r2, #0
 8001500:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a18      	ldr	r2, [pc, #96]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001508:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SR_StopMotors;
 800150a:	4b17      	ldr	r3, [pc, #92]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 800150c:	2206      	movs	r2, #6
 800150e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2205      	movs	r2, #5
 8001516:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	f04f 0200 	mov.w	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
    break;
 8001528:	e017      	b.n	800155a <enter_internal_BW_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 800152a:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a0c      	ldr	r2, [pc, #48]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001538:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_StopMotors;
 800153a:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <enter_internal_BW_FW_SafeAction+0xd0>)
 800153c:	2204      	movs	r2, #4
 800153e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2205      	movs	r2, #5
 8001546:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
    break;
 8001558:	bf00      	nop
  }
}
 800155a:	bf00      	nop
 800155c:	3714      	adds	r7, #20
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	20000204 	.word	0x20000204

0800156c <ActionsModel_BW_Forward>:
static void ActionsModel_BW_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
 8001578:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800157a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800157c:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 800157e:	6a3b      	ldr	r3, [r7, #32]
 8001580:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001582:	4619      	mov	r1, r3
 8001584:	4610      	mov	r0, r2
 8001586:	f7ff fe86 	bl	8001296 <ActionsM_checkSafetyFromForward>
 800158a:	4603      	mov	r3, r0
 800158c:	461a      	mov	r2, r3
 800158e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001590:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_Forward) {
 8001592:	4bb4      	ldr	r3, [pc, #720]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001594:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001598:	2b01      	cmp	r3, #1
 800159a:	d002      	beq.n	80015a2 <ActionsModel_BW_Forward+0x36>
 800159c:	2b02      	cmp	r3, #2
 800159e:	d039      	beq.n	8001614 <ActionsModel_BW_Forward+0xa8>
 80015a0:	e1ae      	b.n	8001900 <ActionsModel_BW_Forward+0x394>
   case Action_IN_BW_FW_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b04      	cmp	r3, #4
 80015a8:	d007      	beq.n	80015ba <ActionsModel_BW_Forward+0x4e>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80015aa:	4bae      	ldr	r3, [pc, #696]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 80015b2:	4bac      	ldr	r3, [pc, #688]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80015b4:	2202      	movs	r2, #2
 80015b6:	60da      	str	r2, [r3, #12]
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 80015b8:	e1f1      	b.n	800199e <ActionsModel_BW_Forward+0x432>
    } else if (*rty_safeAction == SA_NONE) {
 80015ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	f040 81ed 	bne.w	800199e <ActionsModel_BW_Forward+0x432>
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 80015c4:	4ba7      	ldr	r3, [pc, #668]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80015c6:	2203      	movs	r2, #3
 80015c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_B.set = 1U;
 80015cc:	4ba6      	ldr	r3, [pc, #664]	@ (8001868 <ActionsModel_BW_Forward+0x2fc>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80015d2:	4ba6      	ldr	r3, [pc, #664]	@ (800186c <ActionsModel_BW_Forward+0x300>)
 80015d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015d6:	6a39      	ldr	r1, [r7, #32]
 80015d8:	2001      	movs	r0, #1
 80015da:	f7ff fd5b 	bl	8001094 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 80015de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ea:	425b      	negs	r3, r3
 80015ec:	ee07 3a90 	vmov	s15, r3
 80015f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f4:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8001870 <ActionsModel_BW_Forward+0x304>
 80015f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015fc:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8001874 <ActionsModel_BW_Forward+0x308>
 8001600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001606:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 800160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001610:	601a      	str	r2, [r3, #0]
    break;
 8001612:	e1c4      	b.n	800199e <ActionsModel_BW_Forward+0x432>

   case ActionsMode_IN_BW_FW_SafeAction:
    switch (ActionsModel_DW.is_BW_FW_SafeAction) {
 8001614:	4b93      	ldr	r3, [pc, #588]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001616:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800161a:	3b01      	subs	r3, #1
 800161c:	2b04      	cmp	r3, #4
 800161e:	f200 80d8 	bhi.w	80017d2 <ActionsModel_BW_Forward+0x266>
 8001622:	a201      	add	r2, pc, #4	@ (adr r2, 8001628 <ActionsModel_BW_Forward+0xbc>)
 8001624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001628:	0800163d 	.word	0x0800163d
 800162c:	08001685 	.word	0x08001685
 8001630:	080016f5 	.word	0x080016f5
 8001634:	08001737 	.word	0x08001737
 8001638:	08001791 	.word	0x08001791
     case ActionsMod_IN_BW_FW_BrakingHard:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	edd3 7a00 	vldr	s15, [r3]
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	edd3 6a02 	vldr	s13, [r3, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001654:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001658:	eef0 1a46 	vmov.f32	s3, s12
 800165c:	eeb0 1a66 	vmov.f32	s2, s13
 8001660:	eef0 0a47 	vmov.f32	s1, s14
 8001664:	eeb0 0a67 	vmov.f32	s0, s15
 8001668:	f7ff fe42 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	f000 80dc 	beq.w	800182c <ActionsModel_BW_Forward+0x2c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001674:	4b7b      	ldr	r3, [pc, #492]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001676:	2200      	movs	r2, #0
 8001678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 800167c:	4b79      	ldr	r3, [pc, #484]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 800167e:	2202      	movs	r2, #2
 8001680:	611a      	str	r2, [r3, #16]
      }
      break;
 8001682:	e0d3      	b.n	800182c <ActionsModel_BW_Forward+0x2c0>

     case ActionsM_IN_BW_FW_BrakingSmooth:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	edd3 6a02 	vldr	s13, [r3, #8]
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800169c:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80016a0:	eef0 1a46 	vmov.f32	s3, s12
 80016a4:	eeb0 1a66 	vmov.f32	s2, s13
 80016a8:	eef0 0a47 	vmov.f32	s1, s14
 80016ac:	eeb0 0a67 	vmov.f32	s0, s15
 80016b0:	f7ff fe1e 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d007      	beq.n	80016ca <ActionsModel_BW_Forward+0x15e>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80016ba:	4b6a      	ldr	r3, [pc, #424]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 80016c2:	4b68      	ldr	r3, [pc, #416]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80016c4:	2202      	movs	r2, #2
 80016c6:	611a      	str	r2, [r3, #16]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
      break;
 80016c8:	e0b2      	b.n	8001830 <ActionsModel_BW_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 80016ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b03      	cmp	r3, #3
 80016d0:	f040 80ae 	bne.w	8001830 <ActionsModel_BW_Forward+0x2c4>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 80016d4:	4b63      	ldr	r3, [pc, #396]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_BRAKING_HARD;
 80016dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016de:	2205      	movs	r2, #5
 80016e0:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 80016e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
      break;
 80016f2:	e09d      	b.n	8001830 <ActionsModel_BW_Forward+0x2c4>

     case ActionsM_IN_BW_FW_SL_RotateLeft:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 80016f4:	4b5b      	ldr	r3, [pc, #364]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80016f6:	edd3 7a00 	vldr	s15, [r3]
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	ed93 7a00 	vldr	s14, [r3]
 8001700:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 8001878 <ActionsModel_BW_Forward+0x30c>
 8001704:	eef0 0a47 	vmov.f32	s1, s14
 8001708:	eeb0 0a67 	vmov.f32	s0, s15
 800170c:	485b      	ldr	r0, [pc, #364]	@ (800187c <ActionsModel_BW_Forward+0x310>)
 800170e:	f7ff fe33 	bl	8001378 <Acti_trackGyroAngleChangeRobust>
 8001712:	4603      	mov	r3, r0
 8001714:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 8001716:	7dfb      	ldrb	r3, [r7, #23]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d107      	bne.n	800172c <ActionsModel_BW_Forward+0x1c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800171c:	4b51      	ldr	r3, [pc, #324]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 800171e:	2200      	movs	r2, #0
 8001720:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8001724:	4b4f      	ldr	r3, [pc, #316]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001726:	2202      	movs	r2, #2
 8001728:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 800172a:	e086      	b.n	800183a <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a4c      	ldr	r2, [pc, #304]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001732:	6013      	str	r3, [r2, #0]
      break;
 8001734:	e081      	b.n	800183a <ActionsModel_BW_Forward+0x2ce>

     case ActionsM_IN_BW_FW_SL_StopMotors:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	edd3 7a00 	vldr	s15, [r3]
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	edd3 6a02 	vldr	s13, [r3, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800174e:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001752:	eef0 1a46 	vmov.f32	s3, s12
 8001756:	eeb0 1a66 	vmov.f32	s2, s13
 800175a:	eef0 0a47 	vmov.f32	s1, s14
 800175e:	eeb0 0a67 	vmov.f32	s0, s15
 8001762:	f7ff fdc5 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d063      	beq.n	8001834 <ActionsModel_BW_Forward+0x2c8>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_RotateLeft;
 800176c:	4b3d      	ldr	r3, [pc, #244]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 800176e:	2203      	movs	r2, #3
 8001770:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_LEFT;
 8001774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001776:	2202      	movs	r2, #2
 8001778:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 800177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177c:	4a40      	ldr	r2, [pc, #256]	@ (8001880 <ActionsModel_BW_Forward+0x314>)
 800177e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 8001780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001782:	4a40      	ldr	r2, [pc, #256]	@ (8001884 <ActionsModel_BW_Forward+0x318>)
 8001784:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a36      	ldr	r2, [pc, #216]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 800178c:	6013      	str	r3, [r2, #0]
      }
      break;
 800178e:	e051      	b.n	8001834 <ActionsModel_BW_Forward+0x2c8>

     case Actions_IN_BW_FW_SR_RotateRight:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001790:	4b34      	ldr	r3, [pc, #208]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	ed93 7a00 	vldr	s14, [r3]
 800179c:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001878 <ActionsModel_BW_Forward+0x30c>
 80017a0:	eef0 0a47 	vmov.f32	s1, s14
 80017a4:	eeb0 0a67 	vmov.f32	s0, s15
 80017a8:	4834      	ldr	r0, [pc, #208]	@ (800187c <ActionsModel_BW_Forward+0x310>)
 80017aa:	f7ff fde5 	bl	8001378 <Acti_trackGyroAngleChangeRobust>
 80017ae:	4603      	mov	r3, r0
 80017b0:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 80017b2:	7dfb      	ldrb	r3, [r7, #23]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d107      	bne.n	80017c8 <ActionsModel_BW_Forward+0x25c>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80017b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 80017c0:	4b28      	ldr	r3, [pc, #160]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80017c2:	2202      	movs	r2, #2
 80017c4:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 80017c6:	e038      	b.n	800183a <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a25      	ldr	r2, [pc, #148]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 80017ce:	6013      	str	r3, [r2, #0]
      break;
 80017d0:	e033      	b.n	800183a <ActionsModel_BW_Forward+0x2ce>

     default:
      /* case IN_BW_FW_SR_StopMotors: */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	edd3 7a00 	vldr	s15, [r3]
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	edd3 6a02 	vldr	s13, [r3, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80017ea:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80017ee:	eef0 1a46 	vmov.f32	s3, s12
 80017f2:	eeb0 1a66 	vmov.f32	s2, s13
 80017f6:	eef0 0a47 	vmov.f32	s1, s14
 80017fa:	eeb0 0a67 	vmov.f32	s0, s15
 80017fe:	f7ff fd77 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d017      	beq.n	8001838 <ActionsModel_BW_Forward+0x2cc>
        ActionsModel_DW.is_BW_FW_SafeAction = Actions_IN_BW_FW_SR_RotateRight;
 8001808:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 800180a:	2205      	movs	r2, #5
 800180c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_RIGHT;
 8001810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001812:	2203      	movs	r2, #3
 8001814:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 8001816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001818:	4a1a      	ldr	r2, [pc, #104]	@ (8001884 <ActionsModel_BW_Forward+0x318>)
 800181a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 800181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181e:	4a18      	ldr	r2, [pc, #96]	@ (8001880 <ActionsModel_BW_Forward+0x314>)
 8001820:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a0f      	ldr	r2, [pc, #60]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001828:	6013      	str	r3, [r2, #0]
      }
      break;
 800182a:	e005      	b.n	8001838 <ActionsModel_BW_Forward+0x2cc>
      break;
 800182c:	bf00      	nop
 800182e:	e004      	b.n	800183a <ActionsModel_BW_Forward+0x2ce>
      break;
 8001830:	bf00      	nop
 8001832:	e002      	b.n	800183a <ActionsModel_BW_Forward+0x2ce>
      break;
 8001834:	bf00      	nop
 8001836:	e000      	b.n	800183a <ActionsModel_BW_Forward+0x2ce>
      break;
 8001838:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_BW_FW_SafeActio == 2U) {
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	2b02      	cmp	r3, #2
 8001840:	f040 80af 	bne.w	80019a2 <ActionsModel_BW_Forward+0x436>
      ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 0U;
 8001844:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b04      	cmp	r3, #4
 8001850:	d01a      	beq.n	8001888 <ActionsModel_BW_Forward+0x31c>
        ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001852:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 8001854:	2200      	movs	r2, #0
 8001856:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 800185a:	4b02      	ldr	r3, [pc, #8]	@ (8001864 <ActionsModel_BW_Forward+0x2f8>)
 800185c:	2202      	movs	r2, #2
 800185e:	60da      	str	r2, [r3, #12]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 8001860:	e09f      	b.n	80019a2 <ActionsModel_BW_Forward+0x436>
 8001862:	bf00      	nop
 8001864:	20000204 	.word	0x20000204
 8001868:	20000200 	.word	0x20000200
 800186c:	2000024c 	.word	0x2000024c
 8001870:	44000000 	.word	0x44000000
 8001874:	42c80000 	.word	0x42c80000
 8001878:	42340000 	.word	0x42340000
 800187c:	20000208 	.word	0x20000208
 8001880:	42200000 	.word	0x42200000
 8001884:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 8001888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d127      	bne.n	80018e0 <ActionsModel_BW_Forward+0x374>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 8001890:	4b4d      	ldr	r3, [pc, #308]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 8001892:	2203      	movs	r2, #3
 8001894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 8001898:	4b4c      	ldr	r3, [pc, #304]	@ (80019cc <ActionsModel_BW_Forward+0x460>)
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800189e:	4b4c      	ldr	r3, [pc, #304]	@ (80019d0 <ActionsModel_BW_Forward+0x464>)
 80018a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018a2:	6a39      	ldr	r1, [r7, #32]
 80018a4:	2001      	movs	r0, #1
 80018a6:	f7ff fbf5 	bl	8001094 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80018aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ac:	2201      	movs	r2, #1
 80018ae:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018b6:	425b      	negs	r3, r3
 80018b8:	ee07 3a90 	vmov	s15, r3
 80018bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018c0:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80019d4 <ActionsModel_BW_Forward+0x468>
 80018c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018c8:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80019d8 <ActionsModel_BW_Forward+0x46c>
 80018cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d2:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018dc:	601a      	str	r2, [r3, #0]
    break;
 80018de:	e060      	b.n	80019a2 <ActionsModel_BW_Forward+0x436>
        ActionsModel_DW.is_BW_Forward = Action_IN_BW_FW_EndedSafeAction;
 80018e0:	4b39      	ldr	r3, [pc, #228]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        *rty_roverAction = RA_IDLE;
 80018e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 80018ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	f04f 0200 	mov.w	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
    break;
 80018fe:	e050      	b.n	80019a2 <ActionsModel_BW_Forward+0x436>

   default:
    /* case IN_BW_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d013      	beq.n	8001930 <ActionsModel_BW_Forward+0x3c4>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 8001908:	4b30      	ldr	r3, [pc, #192]	@ (80019cc <ActionsModel_BW_Forward+0x460>)
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800190e:	4b30      	ldr	r3, [pc, #192]	@ (80019d0 <ActionsModel_BW_Forward+0x464>)
 8001910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001912:	6a39      	ldr	r1, [r7, #32]
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff fbbd 	bl	8001094 <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 800191a:	4b2b      	ldr	r3, [pc, #172]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 800191c:	2202      	movs	r2, #2
 800191e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8001922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001924:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001926:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001928:	6838      	ldr	r0, [r7, #0]
 800192a:	f7ff fdb5 	bl	8001498 <enter_internal_BW_FW_SafeAction>
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 800192e:	e039      	b.n	80019a4 <ActionsModel_BW_Forward+0x438>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b04      	cmp	r3, #4
 8001936:	d010      	beq.n	800195a <ActionsModel_BW_Forward+0x3ee>
      ActionsModel_B.set = 0U;
 8001938:	4b24      	ldr	r3, [pc, #144]	@ (80019cc <ActionsModel_BW_Forward+0x460>)
 800193a:	2200      	movs	r2, #0
 800193c:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800193e:	4b24      	ldr	r3, [pc, #144]	@ (80019d0 <ActionsModel_BW_Forward+0x464>)
 8001940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001942:	6a39      	ldr	r1, [r7, #32]
 8001944:	2000      	movs	r0, #0
 8001946:	f7ff fba5 	bl	8001094 <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800194a:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 800194c:	2200      	movs	r2, #0
 800194e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 8001952:	4b1d      	ldr	r3, [pc, #116]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 8001954:	2202      	movs	r2, #2
 8001956:	60da      	str	r2, [r3, #12]
    break;
 8001958:	e024      	b.n	80019a4 <ActionsModel_BW_Forward+0x438>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 800195a:	4b1c      	ldr	r3, [pc, #112]	@ (80019cc <ActionsModel_BW_Forward+0x460>)
 800195c:	7818      	ldrb	r0, [r3, #0]
 800195e:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <ActionsModel_BW_Forward+0x464>)
 8001960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001962:	6a39      	ldr	r1, [r7, #32]
 8001964:	f7ff fb96 	bl	8001094 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8001968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800196a:	2201      	movs	r2, #1
 800196c:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001974:	425b      	negs	r3, r3
 8001976:	ee07 3a90 	vmov	s15, r3
 800197a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800197e:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80019d4 <ActionsModel_BW_Forward+0x468>
 8001982:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001986:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80019d8 <ActionsModel_BW_Forward+0x46c>
 800198a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800198e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001990:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199a:	601a      	str	r2, [r3, #0]
    break;
 800199c:	e002      	b.n	80019a4 <ActionsModel_BW_Forward+0x438>
    break;
 800199e:	bf00      	nop
 80019a0:	e000      	b.n	80019a4 <ActionsModel_BW_Forward+0x438>
    break;
 80019a2:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_BW_Forward == 2U) {
 80019a4:	4b08      	ldr	r3, [pc, #32]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d109      	bne.n	80019c0 <ActionsModel_BW_Forward+0x454>
    ActionsModel_DW.exit_port_index_BW_Forward = 0U;
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80019b2:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 80019ba:	4b03      	ldr	r3, [pc, #12]	@ (80019c8 <ActionsModel_BW_Forward+0x45c>)
 80019bc:	2202      	movs	r2, #2
 80019be:	609a      	str	r2, [r3, #8]
  }
}
 80019c0:	bf00      	nop
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20000204 	.word	0x20000204
 80019cc:	20000200 	.word	0x20000200
 80019d0:	2000024c 	.word	0x2000024c
 80019d4:	44000000 	.word	0x44000000
 80019d8:	42c80000 	.word	0x42c80000

080019dc <ActionsModel_BW_RotateLeft>:
static void ActionsModel_BW_RotateLeft(const ENUM_UserAction
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever,
  const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint
  *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
 80019e8:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 80019ea:	6a3b      	ldr	r3, [r7, #32]
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fc3e 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019fa:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_RotateLeft) {
 80019fc:	4b9b      	ldr	r3, [pc, #620]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 80019fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d002      	beq.n	8001a0c <ActionsModel_BW_RotateLeft+0x30>
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d037      	beq.n	8001a7a <ActionsModel_BW_RotateLeft+0x9e>
 8001a0a:	e0a2      	b.n	8001b52 <ActionsModel_BW_RotateLeft+0x176>
   case Action_IN_BW_RL_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b04      	cmp	r3, #4
 8001a12:	d007      	beq.n	8001a24 <ActionsModel_BW_RotateLeft+0x48>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001a14:	4b95      	ldr	r3, [pc, #596]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001a1c:	4b93      	ldr	r3, [pc, #588]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001a1e:	2202      	movs	r2, #2
 8001a20:	61da      	str	r2, [r3, #28]
      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
    }
    break;
 8001a22:	e0f4      	b.n	8001c0e <ActionsModel_BW_RotateLeft+0x232>
    } else if (*rty_safeAction == SA_NONE) {
 8001a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	f040 80f0 	bne.w	8001c0e <ActionsModel_BW_RotateLeft+0x232>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 8001a2e:	4b8f      	ldr	r3, [pc, #572]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001a30:	2203      	movs	r2, #3
 8001a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a8c      	ldr	r2, [pc, #560]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001a3c:	6013      	str	r3, [r2, #0]
      *rty_roverAction = RA_ROTATE_LEFT;
 8001a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a40:	2202      	movs	r2, #2
 8001a42:	701a      	strb	r2, [r3, #0]
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a4a:	ee07 3a90 	vmov	s15, r3
 8001a4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a52:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001c70 <ActionsModel_BW_RotateLeft+0x294>
 8001a56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a5a:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8001c74 <ActionsModel_BW_RotateLeft+0x298>
 8001a5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a64:	edc3 7a00 	vstr	s15, [r3]
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6a:	edd3 7a00 	vldr	s15, [r3]
 8001a6e:	eef1 7a67 	vneg.f32	s15, s15
 8001a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a74:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001a78:	e0c9      	b.n	8001c0e <ActionsModel_BW_RotateLeft+0x232>

   case ActionsMode_IN_BW_RL_SafeAction:
    /*     */
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	edd3 7a00 	vldr	s15, [r3]
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	ed93 7a01 	vldr	s14, [r3, #4]
         rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	ed93 6a03 	vldr	s12, [r3, #12]
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001a92:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001a96:	eef0 1a46 	vmov.f32	s3, s12
 8001a9a:	eeb0 1a66 	vmov.f32	s2, s13
 8001a9e:	eef0 0a47 	vmov.f32	s1, s14
 8001aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa6:	f7ff fc23 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d002      	beq.n	8001ab6 <ActionsModel_BW_RotateLeft+0xda>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 2U;
 8001ab0:	4b6e      	ldr	r3, [pc, #440]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	621a      	str	r2, [r3, #32]
    }

    if (ActionsModel_DW.exit_port_index_BW_RL_SafeActio == 2U) {
 8001ab6:	4b6d      	ldr	r3, [pc, #436]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	f040 80a9 	bne.w	8001c12 <ActionsModel_BW_RotateLeft+0x236>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 0U;
 8001ac0:	4b6a      	ldr	r3, [pc, #424]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	621a      	str	r2, [r3, #32]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	d007      	beq.n	8001ade <ActionsModel_BW_RotateLeft+0x102>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001ace:	4b67      	ldr	r3, [pc, #412]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001ad6:	4b65      	ldr	r3, [pc, #404]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001ad8:	2202      	movs	r2, #2
 8001ada:	61da      	str	r2, [r3, #28]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 8001adc:	e099      	b.n	8001c12 <ActionsModel_BW_RotateLeft+0x236>
      } else if (*rty_safeAction == SA_NONE) {
 8001ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d125      	bne.n	8001b32 <ActionsModel_BW_RotateLeft+0x156>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 8001ae6:	4b61      	ldr	r3, [pc, #388]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001ae8:	2203      	movs	r2, #3
 8001aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a5e      	ldr	r2, [pc, #376]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001af4:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 8001af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af8:	2202      	movs	r2, #2
 8001afa:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b02:	ee07 3a90 	vmov	s15, r3
 8001b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b0a:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8001c70 <ActionsModel_BW_RotateLeft+0x294>
 8001b0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b12:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001c74 <ActionsModel_BW_RotateLeft+0x298>
 8001b16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1c:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	eef1 7a67 	vneg.f32	s15, s15
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2c:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001b30:	e06f      	b.n	8001c12 <ActionsModel_BW_RotateLeft+0x236>
        ActionsModel_DW.is_BW_RotateLeft = Action_IN_BW_RL_EndedSafeAction;
 8001b32:	4b4e      	ldr	r3, [pc, #312]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        *rty_roverAction = RA_IDLE;
 8001b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
    break;
 8001b50:	e05f      	b.n	8001c12 <ActionsModel_BW_RotateLeft+0x236>

   default:
    /* case IN_BW_RL_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00f      	beq.n	8001b7a <ActionsModel_BW_RotateLeft+0x19e>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 8001b5a:	4b44      	ldr	r3, [pc, #272]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      *rty_roverAction = RA_BRAKING_HARD;
 8001b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b64:	2205      	movs	r2, #5
 8001b66:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }
    }
    break;
 8001b78:	e04c      	b.n	8001c14 <ActionsModel_BW_RotateLeft+0x238>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d007      	beq.n	8001b92 <ActionsModel_BW_RotateLeft+0x1b6>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001b82:	4b3a      	ldr	r3, [pc, #232]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001b8a:	4b38      	ldr	r3, [pc, #224]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	61da      	str	r2, [r3, #28]
    break;
 8001b90:	e040      	b.n	8001c14 <ActionsModel_BW_RotateLeft+0x238>
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001b92:	4b36      	ldr	r3, [pc, #216]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001b94:	edd3 7a00 	vldr	s15, [r3]
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	ed93 7a00 	vldr	s14, [r3]
 8001b9e:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001c78 <ActionsModel_BW_RotateLeft+0x29c>
 8001ba2:	eef0 0a47 	vmov.f32	s1, s14
 8001ba6:	eeb0 0a67 	vmov.f32	s0, s15
 8001baa:	4834      	ldr	r0, [pc, #208]	@ (8001c7c <ActionsModel_BW_RotateLeft+0x2a0>)
 8001bac:	f7ff fbe4 	bl	8001378 <Acti_trackGyroAngleChangeRobust>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	75fb      	strb	r3, [r7, #23]
      if (rotation_ended == 1) {
 8001bb4:	7dfb      	ldrb	r3, [r7, #23]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d107      	bne.n	8001bca <ActionsModel_BW_RotateLeft+0x1ee>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001bba:	4b2c      	ldr	r3, [pc, #176]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 3U;
 8001bc2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	61da      	str	r2, [r3, #28]
    break;
 8001bc8:	e024      	b.n	8001c14 <ActionsModel_BW_RotateLeft+0x238>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a27      	ldr	r2, [pc, #156]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001bd0:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 8001bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bde:	ee07 3a90 	vmov	s15, r3
 8001be2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001be6:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001c70 <ActionsModel_BW_RotateLeft+0x294>
 8001bea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bee:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001c74 <ActionsModel_BW_RotateLeft+0x298>
 8001bf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfe:	edd3 7a00 	vldr	s15, [r3]
 8001c02:	eef1 7a67 	vneg.f32	s15, s15
 8001c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c08:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001c0c:	e002      	b.n	8001c14 <ActionsModel_BW_RotateLeft+0x238>
    break;
 8001c0e:	bf00      	nop
 8001c10:	e000      	b.n	8001c14 <ActionsModel_BW_RotateLeft+0x238>
    break;
 8001c12:	bf00      	nop
  }

  switch (ActionsModel_DW.exit_port_index_BW_RotateLeft) {
 8001c14:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d002      	beq.n	8001c22 <ActionsModel_BW_RotateLeft+0x246>
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d00b      	beq.n	8001c38 <ActionsModel_BW_RotateLeft+0x25c>
    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
    rty_setPoint->leftAxis = 0.0F;
    break;
  }
}
 8001c20:	e020      	b.n	8001c64 <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001c22:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001c28:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 8001c30:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001c32:	2202      	movs	r2, #2
 8001c34:	609a      	str	r2, [r3, #8]
    break;
 8001c36:	e015      	b.n	8001c64 <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001c38:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c6c <ActionsModel_BW_RotateLeft+0x290>)
 8001c40:	2205      	movs	r2, #5
 8001c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8001c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c48:	2206      	movs	r2, #6
 8001c4a:	701a      	strb	r2, [r3, #0]
    *rty_safeAction = SA_NONE;
 8001c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c4e:	2200      	movs	r2, #0
 8001c50:	701a      	strb	r2, [r3, #0]
    rty_setPoint->rightAxis = 0.0F;
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
    break;
 8001c62:	bf00      	nop
}
 8001c64:	bf00      	nop
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000204 	.word	0x20000204
 8001c70:	44000000 	.word	0x44000000
 8001c74:	42a00000 	.word	0x42a00000
 8001c78:	43340000 	.word	0x43340000
 8001c7c:	20000208 	.word	0x20000208

08001c80 <Ac_enter_internal_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void Ac_enter_internal_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
 8001c8c:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	d015      	beq.n	8001cc2 <Ac_enter_internal_FW_SafeAction+0x42>
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	dc3b      	bgt.n	8001d12 <Ac_enter_internal_FW_SafeAction+0x92>
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d021      	beq.n	8001ce2 <Ac_enter_internal_FW_SafeAction+0x62>
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	d137      	bne.n	8001d12 <Ac_enter_internal_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 8001ca2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2205      	movs	r2, #5
 8001cae:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	f04f 0200 	mov.w	r2, #0
 8001cb6:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
    break;
 8001cc0:	e03f      	b.n	8001d42 <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_BrakingSmooth;
 8001cc2:	4b23      	ldr	r3, [pc, #140]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2206      	movs	r2, #6
 8001cce:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	f04f 0200 	mov.w	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
    break;
 8001ce0:	e02f      	b.n	8001d42 <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 8001ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a18      	ldr	r2, [pc, #96]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001cf0:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SR_StopMotors;
 8001cf2:	4b17      	ldr	r3, [pc, #92]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001cf4:	2206      	movs	r2, #6
 8001cf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2205      	movs	r2, #5
 8001cfe:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
    break;
 8001d10:	e017      	b.n	8001d42 <Ac_enter_internal_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 8001d12:	4b0f      	ldr	r3, [pc, #60]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001d20:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_StopMotors;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001d24:	2204      	movs	r2, #4
 8001d26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2205      	movs	r2, #5
 8001d2e:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	f04f 0200 	mov.w	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]
    break;
 8001d40:	bf00      	nop
  }
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000204 	.word	0x20000204

08001d54 <ActionsModel_Backward>:
static void ActionsModel_Backward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08c      	sub	sp, #48	@ 0x30
 8001d58:	af06      	add	r7, sp, #24
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
 8001d60:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  switch (ActionsModel_DW.is_Backward) {
 8001d62:	4ba5      	ldr	r3, [pc, #660]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	2b03      	cmp	r3, #3
 8001d6c:	f200 823b 	bhi.w	80021e6 <ActionsModel_Backward+0x492>
 8001d70:	a201      	add	r2, pc, #4	@ (adr r2, 8001d78 <ActionsModel_Backward+0x24>)
 8001d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d76:	bf00      	nop
 8001d78:	08001d89 	.word	0x08001d89
 8001d7c:	08001dab 	.word	0x08001dab
 8001d80:	0800203b 	.word	0x0800203b
 8001d84:	08002059 	.word	0x08002059
   case ActionsModel_IN_BW_Forward:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8001d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d8a:	9304      	str	r3, [sp, #16]
 8001d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d8e:	9303      	str	r3, [sp, #12]
 8001d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d92:	9302      	str	r3, [sp, #8]
 8001d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	6a3b      	ldr	r3, [r7, #32]
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	68f8      	ldr	r0, [r7, #12]
 8001da4:	f7ff fbe2 	bl	800156c <ActionsModel_BW_Forward>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction,
      rty_statusObstacles);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8001da8:	e29b      	b.n	80022e2 <ActionsModel_Backward+0x58e>
   case ActionsMod_IN_BW_RR_RotateRight:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8001daa:	6a3b      	ldr	r3, [r7, #32]
 8001dac:	889b      	ldrh	r3, [r3, #4]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fa5e 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 8001db4:	4603      	mov	r3, r0
 8001db6:	461a      	mov	r2, r3
 8001db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dba:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_BW_RR_RotateRight) {
 8001dbc:	4b8e      	ldr	r3, [pc, #568]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001dbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d002      	beq.n	8001dcc <ActionsModel_Backward+0x78>
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d037      	beq.n	8001e3a <ActionsModel_Backward+0xe6>
 8001dca:	e0a2      	b.n	8001f12 <ActionsModel_Backward+0x1be>
     case Action_IN_BW_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_BACKWARD) {
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	d007      	beq.n	8001de4 <ActionsModel_Backward+0x90>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001dd4:	4b88      	ldr	r3, [pc, #544]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001ddc:	4b86      	ldr	r3, [pc, #536]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001dde:	2202      	movs	r2, #2
 8001de0:	615a      	str	r2, [r3, #20]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001de2:	e0f4      	b.n	8001fce <ActionsModel_Backward+0x27a>
      } else if (*rty_safeAction == SA_NONE) {
 8001de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f040 80f0 	bne.w	8001fce <ActionsModel_Backward+0x27a>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 8001dee:	4b82      	ldr	r3, [pc, #520]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001df0:	2203      	movs	r2, #3
 8001df2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a7f      	ldr	r2, [pc, #508]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001dfc:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_RIGHT;
 8001dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e00:	2203      	movs	r2, #3
 8001e02:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e0a:	ee07 3a90 	vmov	s15, r3
 8001e0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e12:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8001ffc <ActionsModel_Backward+0x2a8>
 8001e16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e1a:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8002000 <ActionsModel_Backward+0x2ac>
 8001e1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e24:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8001e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e2e:	eef1 7a67 	vneg.f32	s15, s15
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	edc3 7a00 	vstr	s15, [r3]
      break;
 8001e38:	e0c9      	b.n	8001fce <ActionsModel_Backward+0x27a>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	edd3 7a00 	vldr	s15, [r3]
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	edd3 6a02 	vldr	s13, [r3, #8]
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001e52:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001e56:	eef0 1a46 	vmov.f32	s3, s12
 8001e5a:	eeb0 1a66 	vmov.f32	s2, s13
 8001e5e:	eef0 0a47 	vmov.f32	s1, s14
 8001e62:	eeb0 0a67 	vmov.f32	s0, s15
 8001e66:	f7ff fa43 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d002      	beq.n	8001e76 <ActionsModel_Backward+0x122>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 2U;
 8001e70:	4b61      	ldr	r3, [pc, #388]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001e72:	2202      	movs	r2, #2
 8001e74:	619a      	str	r2, [r3, #24]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_BW_RR_SafeActio == 2U) {
 8001e76:	4b60      	ldr	r3, [pc, #384]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	f040 80a9 	bne.w	8001fd2 <ActionsModel_Backward+0x27e>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 0U;
 8001e80:	4b5d      	ldr	r3, [pc, #372]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	619a      	str	r2, [r3, #24]

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_BACKWARD) {
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d007      	beq.n	8001e9e <ActionsModel_Backward+0x14a>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001e8e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001e96:	4b58      	ldr	r3, [pc, #352]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001e98:	2202      	movs	r2, #2
 8001e9a:	615a      	str	r2, [r3, #20]
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8001e9c:	e099      	b.n	8001fd2 <ActionsModel_Backward+0x27e>
        } else if (*rty_safeAction == SA_NONE) {
 8001e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d125      	bne.n	8001ef2 <ActionsModel_Backward+0x19e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 8001ea6:	4b54      	ldr	r3, [pc, #336]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001ea8:	2203      	movs	r2, #3
 8001eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a51      	ldr	r2, [pc, #324]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001eb4:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 8001eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eb8:	2203      	movs	r2, #3
 8001eba:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ec2:	ee07 3a90 	vmov	s15, r3
 8001ec6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001eca:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001ffc <ActionsModel_Backward+0x2a8>
 8001ece:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed2:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002000 <ActionsModel_Backward+0x2ac>
 8001ed6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001edc:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ee6:	eef1 7a67 	vneg.f32	s15, s15
 8001eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eec:	edc3 7a00 	vstr	s15, [r3]
      break;
 8001ef0:	e06f      	b.n	8001fd2 <ActionsModel_Backward+0x27e>
          ActionsModel_DW.is_BW_RR_RotateRight = Action_IN_BW_RR_EndedSafeAction;
 8001ef2:	4b41      	ldr	r3, [pc, #260]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_IDLE;
 8001efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001efc:	2200      	movs	r2, #0
 8001efe:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8001f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8001f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
      break;
 8001f10:	e05f      	b.n	8001fd2 <ActionsModel_Backward+0x27e>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_BW_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8001f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d00f      	beq.n	8001f3a <ActionsModel_Backward+0x1e6>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 8001f1a:	4b37      	ldr	r3, [pc, #220]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001f1c:	2202      	movs	r2, #2
 8001f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        *rty_roverAction = RA_BRAKING_HARD;
 8001f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f24:	2205      	movs	r2, #5
 8001f26:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	f04f 0200 	mov.w	r2, #0
 8001f2e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
        }
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001f38:	e04c      	b.n	8001fd4 <ActionsModel_Backward+0x280>
      } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b04      	cmp	r3, #4
 8001f40:	d007      	beq.n	8001f52 <ActionsModel_Backward+0x1fe>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001f42:	4b2d      	ldr	r3, [pc, #180]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001f4c:	2202      	movs	r2, #2
 8001f4e:	615a      	str	r2, [r3, #20]
      break;
 8001f50:	e040      	b.n	8001fd4 <ActionsModel_Backward+0x280>
        rotation_ended = Acti_trackGyroAngleChangeRobust
 8001f52:	4b29      	ldr	r3, [pc, #164]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001f54:	edd3 7a00 	vldr	s15, [r3]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	ed93 7a00 	vldr	s14, [r3]
 8001f5e:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 8002004 <ActionsModel_Backward+0x2b0>
 8001f62:	eef0 0a47 	vmov.f32	s1, s14
 8001f66:	eeb0 0a67 	vmov.f32	s0, s15
 8001f6a:	4827      	ldr	r0, [pc, #156]	@ (8002008 <ActionsModel_Backward+0x2b4>)
 8001f6c:	f7ff fa04 	bl	8001378 <Acti_trackGyroAngleChangeRobust>
 8001f70:	4603      	mov	r3, r0
 8001f72:	75fb      	strb	r3, [r7, #23]
        if (rotation_ended == 1) {
 8001f74:	7dfb      	ldrb	r3, [r7, #23]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d107      	bne.n	8001f8a <ActionsModel_Backward+0x236>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001f7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 3U;
 8001f82:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001f84:	2203      	movs	r2, #3
 8001f86:	615a      	str	r2, [r3, #20]
      break;
 8001f88:	e024      	b.n	8001fd4 <ActionsModel_Backward+0x280>
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001f90:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 8001f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f94:	2203      	movs	r2, #3
 8001f96:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f9e:	ee07 3a90 	vmov	s15, r3
 8001fa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fa6:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001ffc <ActionsModel_Backward+0x2a8>
 8001faa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fae:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002000 <ActionsModel_Backward+0x2ac>
 8001fb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbe:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fc2:	eef1 7a67 	vneg.f32	s15, s15
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc8:	edc3 7a00 	vstr	s15, [r3]
      break;
 8001fcc:	e002      	b.n	8001fd4 <ActionsModel_Backward+0x280>
      break;
 8001fce:	bf00      	nop
 8001fd0:	e000      	b.n	8001fd4 <ActionsModel_Backward+0x280>
      break;
 8001fd2:	bf00      	nop
    }

    switch (ActionsModel_DW.exit_port_index_BW_RR_RotateRig) {
 8001fd4:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d002      	beq.n	8001fe2 <ActionsModel_Backward+0x28e>
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	d015      	beq.n	800200c <ActionsModel_Backward+0x2b8>
      rty_setPoint->leftAxis = 0.0F;

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
    }
    break;
 8001fe0:	e17f      	b.n	80022e2 <ActionsModel_Backward+0x58e>
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 8001fe2:	4b05      	ldr	r3, [pc, #20]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001fe8:	4b03      	ldr	r3, [pc, #12]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 8001ff0:	4b01      	ldr	r3, [pc, #4]	@ (8001ff8 <ActionsModel_Backward+0x2a4>)
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	609a      	str	r2, [r3, #8]
      break;
 8001ff6:	e01f      	b.n	8002038 <ActionsModel_Backward+0x2e4>
 8001ff8:	20000204 	.word	0x20000204
 8001ffc:	44000000 	.word	0x44000000
 8002000:	42a00000 	.word	0x42a00000
 8002004:	43340000 	.word	0x43340000
 8002008:	20000208 	.word	0x20000208
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 800200c:	4bae      	ldr	r3, [pc, #696]	@ (80022c8 <ActionsModel_Backward+0x574>)
 800200e:	2200      	movs	r2, #0
 8002010:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 8002012:	4bad      	ldr	r3, [pc, #692]	@ (80022c8 <ActionsModel_Backward+0x574>)
 8002014:	2205      	movs	r2, #5
 8002016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800201a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800201c:	2206      	movs	r2, #6
 800201e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002022:	2200      	movs	r2, #0
 8002024:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = 0.0F;
 8002026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002028:	f04f 0200 	mov.w	r2, #0
 800202c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
      break;
 8002036:	bf00      	nop
    break;
 8002038:	e153      	b.n	80022e2 <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_RotateLeft:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 800203a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800203c:	9303      	str	r3, [sp, #12]
 800203e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002040:	9302      	str	r3, [sp, #8]
 8002042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	6a3b      	ldr	r3, [r7, #32]
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	68b9      	ldr	r1, [r7, #8]
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f7ff fcc3 	bl	80019dc <ActionsModel_BW_RotateLeft>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002056:	e144      	b.n	80022e2 <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_StopMotors1:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b04      	cmp	r3, #4
 800205e:	d007      	beq.n	8002070 <ActionsModel_Backward+0x31c>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002060:	4b99      	ldr	r3, [pc, #612]	@ (80022c8 <ActionsModel_Backward+0x574>)
 8002062:	2200      	movs	r2, #0
 8002064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 8002068:	4b97      	ldr	r3, [pc, #604]	@ (80022c8 <ActionsModel_Backward+0x574>)
 800206a:	2202      	movs	r2, #2
 800206c:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 800206e:	e128      	b.n	80022c2 <ActionsModel_Backward+0x56e>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	ed93 7a01 	vldr	s14, [r3, #4]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8002088:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800208c:	eef0 1a46 	vmov.f32	s3, s12
 8002090:	eeb0 1a66 	vmov.f32	s2, s13
 8002094:	eef0 0a47 	vmov.f32	s1, s14
 8002098:	eeb0 0a67 	vmov.f32	s0, s15
 800209c:	f7ff f928 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 810d 	beq.w	80022c2 <ActionsModel_Backward+0x56e>
      if (rtu_sonar->left > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 80020a8:	6a3b      	ldr	r3, [r7, #32]
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	2b14      	cmp	r3, #20
 80020ae:	d94a      	bls.n	8002146 <ActionsModel_Backward+0x3f2>
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_RotateLeft;
 80020b0:	4b85      	ldr	r3, [pc, #532]	@ (80022c8 <ActionsModel_Backward+0x574>)
 80020b2:	2203      	movs	r2, #3
 80020b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 80020b8:	6a3b      	ldr	r3, [r7, #32]
 80020ba:	881b      	ldrh	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff f8d7 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 80020c2:	4603      	mov	r3, r0
 80020c4:	461a      	mov	r2, r3
 80020c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c8:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 80020ca:	4b7f      	ldr	r3, [pc, #508]	@ (80022c8 <ActionsModel_Backward+0x574>)
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 80020d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00f      	beq.n	80020fa <ActionsModel_Backward+0x3a6>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 80020da:	4b7b      	ldr	r3, [pc, #492]	@ (80022c8 <ActionsModel_Backward+0x574>)
 80020dc:	2202      	movs	r2, #2
 80020de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          *rty_roverAction = RA_BRAKING_HARD;
 80020e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e4:	2205      	movs	r2, #5
 80020e6:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 80020f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
    break;
 80020f8:	e0e3      	b.n	80022c2 <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 80020fa:	4b73      	ldr	r3, [pc, #460]	@ (80022c8 <ActionsModel_Backward+0x574>)
 80020fc:	2203      	movs	r2, #3
 80020fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a70      	ldr	r2, [pc, #448]	@ (80022c8 <ActionsModel_Backward+0x574>)
 8002108:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_LEFT;
 800210a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800210c:	2202      	movs	r2, #2
 800210e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002116:	ee07 3a90 	vmov	s15, r3
 800211a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800211e:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80022cc <ActionsModel_Backward+0x578>
 8002122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002126:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80022d0 <ActionsModel_Backward+0x57c>
 800212a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800212e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002130:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002136:	edd3 7a00 	vldr	s15, [r3]
 800213a:	eef1 7a67 	vneg.f32	s15, s15
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8002144:	e0bd      	b.n	80022c2 <ActionsModel_Backward+0x56e>
      } else if (rtu_sonar->right > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 8002146:	6a3b      	ldr	r3, [r7, #32]
 8002148:	889b      	ldrh	r3, [r3, #4]
 800214a:	2b14      	cmp	r3, #20
 800214c:	f240 80b9 	bls.w	80022c2 <ActionsModel_Backward+0x56e>
        ActionsModel_DW.is_Backward = ActionsMod_IN_BW_RR_RotateRight;
 8002150:	4b5d      	ldr	r3, [pc, #372]	@ (80022c8 <ActionsModel_Backward+0x574>)
 8002152:	2202      	movs	r2, #2
 8002154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	889b      	ldrh	r3, [r3, #4]
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff f887 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 8002162:	4603      	mov	r3, r0
 8002164:	461a      	mov	r2, r3
 8002166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002168:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 800216a:	4b57      	ldr	r3, [pc, #348]	@ (80022c8 <ActionsModel_Backward+0x574>)
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 8002172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00f      	beq.n	800219a <ActionsModel_Backward+0x446>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 800217a:	4b53      	ldr	r3, [pc, #332]	@ (80022c8 <ActionsModel_Backward+0x574>)
 800217c:	2202      	movs	r2, #2
 800217e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_BRAKING_HARD;
 8002182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002184:	2205      	movs	r2, #5
 8002186:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8002188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8002190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
    break;
 8002198:	e093      	b.n	80022c2 <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 800219a:	4b4b      	ldr	r3, [pc, #300]	@ (80022c8 <ActionsModel_Backward+0x574>)
 800219c:	2203      	movs	r2, #3
 800219e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a48      	ldr	r2, [pc, #288]	@ (80022c8 <ActionsModel_Backward+0x574>)
 80021a8:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 80021aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ac:	2203      	movs	r2, #3
 80021ae:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b6:	ee07 3a90 	vmov	s15, r3
 80021ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021be:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80022cc <ActionsModel_Backward+0x578>
 80021c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021c6:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80022d0 <ActionsModel_Backward+0x57c>
 80021ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d0:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80021da:	eef1 7a67 	vneg.f32	s15, s15
 80021de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e0:	edc3 7a00 	vstr	s15, [r3]
    break;
 80021e4:	e06d      	b.n	80022c2 <ActionsModel_Backward+0x56e>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_BW_StopMotors2: */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b04      	cmp	r3, #4
 80021ec:	d007      	beq.n	80021fe <ActionsModel_Backward+0x4aa>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80021ee:	4b36      	ldr	r3, [pc, #216]	@ (80022c8 <ActionsModel_Backward+0x574>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 80021f6:	4b34      	ldr	r3, [pc, #208]	@ (80022c8 <ActionsModel_Backward+0x574>)
 80021f8:	2202      	movs	r2, #2
 80021fa:	609a      	str	r2, [r3, #8]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 80021fc:	e070      	b.n	80022e0 <ActionsModel_Backward+0x58c>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	ed93 7a01 	vldr	s14, [r3, #4]
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8002216:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800221a:	eef0 1a46 	vmov.f32	s3, s12
 800221e:	eeb0 1a66 	vmov.f32	s2, s13
 8002222:	eef0 0a47 	vmov.f32	s1, s14
 8002226:	eeb0 0a67 	vmov.f32	s0, s15
 800222a:	f7ff f861 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d055      	beq.n	80022e0 <ActionsModel_Backward+0x58c>
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_Forward;
 8002234:	4b24      	ldr	r3, [pc, #144]	@ (80022c8 <ActionsModel_Backward+0x574>)
 8002236:	2201      	movs	r2, #1
 8002238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800223c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800223e:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8002240:	6a3b      	ldr	r3, [r7, #32]
 8002242:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002244:	4619      	mov	r1, r3
 8002246:	4610      	mov	r0, r2
 8002248:	f7ff f825 	bl	8001296 <ActionsM_checkSafetyFromForward>
 800224c:	4603      	mov	r3, r0
 800224e:	461a      	mov	r2, r3
 8002250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002252:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8002254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00a      	beq.n	8002272 <ActionsModel_Backward+0x51e>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 800225c:	4b1a      	ldr	r3, [pc, #104]	@ (80022c8 <ActionsModel_Backward+0x574>)
 800225e:	2202      	movs	r2, #2
 8002260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002266:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002268:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800226a:	6838      	ldr	r0, [r7, #0]
 800226c:	f7ff f914 	bl	8001498 <enter_internal_BW_FW_SafeAction>
    break;
 8002270:	e036      	b.n	80022e0 <ActionsModel_Backward+0x58c>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 8002272:	4b15      	ldr	r3, [pc, #84]	@ (80022c8 <ActionsModel_Backward+0x574>)
 8002274:	2203      	movs	r2, #3
 8002276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 800227a:	4b16      	ldr	r3, [pc, #88]	@ (80022d4 <ActionsModel_Backward+0x580>)
 800227c:	2201      	movs	r2, #1
 800227e:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002280:	4b15      	ldr	r3, [pc, #84]	@ (80022d8 <ActionsModel_Backward+0x584>)
 8002282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002284:	6a39      	ldr	r1, [r7, #32]
 8002286:	2001      	movs	r0, #1
 8002288:	f7fe ff04 	bl	8001094 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 800228c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800228e:	2201      	movs	r2, #1
 8002290:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002298:	425b      	negs	r3, r3
 800229a:	ee07 3a90 	vmov	s15, r3
 800229e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a2:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80022cc <ActionsModel_Backward+0x578>
 80022a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022aa:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80022dc <ActionsModel_Backward+0x588>
 80022ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b4:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80022b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022be:	601a      	str	r2, [r3, #0]
    break;
 80022c0:	e00e      	b.n	80022e0 <ActionsModel_Backward+0x58c>
    break;
 80022c2:	bf00      	nop
 80022c4:	e00d      	b.n	80022e2 <ActionsModel_Backward+0x58e>
 80022c6:	bf00      	nop
 80022c8:	20000204 	.word	0x20000204
 80022cc:	44000000 	.word	0x44000000
 80022d0:	42a00000 	.word	0x42a00000
 80022d4:	20000200 	.word	0x20000200
 80022d8:	2000024c 	.word	0x2000024c
 80022dc:	42c80000 	.word	0x42c80000
    break;
 80022e0:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Backward == 2U) {
 80022e2:	4b75      	ldr	r3, [pc, #468]	@ (80024b8 <ActionsModel_Backward+0x764>)
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	f040 80e2 	bne.w	80024b0 <ActionsModel_Backward+0x75c>
    ActionsModel_DW.exit_port_index_Backward = 0U;
 80022ec:	4b72      	ldr	r3, [pc, #456]	@ (80024b8 <ActionsModel_Backward+0x764>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	3b01      	subs	r3, #1
 80022f8:	2b05      	cmp	r3, #5
 80022fa:	f200 80c0 	bhi.w	800247e <ActionsModel_Backward+0x72a>
 80022fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002304 <ActionsModel_Backward+0x5b0>)
 8002300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002304:	080023a7 	.word	0x080023a7
 8002308:	08002379 	.word	0x08002379
 800230c:	0800234b 	.word	0x0800234b
 8002310:	0800231d 	.word	0x0800231d
 8002314:	08002459 	.word	0x08002459
 8002318:	08002433 	.word	0x08002433
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800231c:	4b66      	ldr	r3, [pc, #408]	@ (80024b8 <ActionsModel_Backward+0x764>)
 800231e:	2201      	movs	r2, #1
 8002320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002324:	4b64      	ldr	r3, [pc, #400]	@ (80024b8 <ActionsModel_Backward+0x764>)
 8002326:	2204      	movs	r2, #4
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800232c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800232e:	2206      	movs	r2, #6
 8002330:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233a:	f04f 0200 	mov.w	r2, #0
 800233e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
      break;
 8002348:	e0b2      	b.n	80024b0 <ActionsModel_Backward+0x75c>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800234a:	4b5b      	ldr	r3, [pc, #364]	@ (80024b8 <ActionsModel_Backward+0x764>)
 800234c:	2207      	movs	r2, #7
 800234e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002352:	4b59      	ldr	r3, [pc, #356]	@ (80024b8 <ActionsModel_Backward+0x764>)
 8002354:	2202      	movs	r2, #2
 8002356:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800235a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800235c:	2206      	movs	r2, #6
 800235e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	f04f 0200 	mov.w	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
      break;
 8002376:	e09b      	b.n	80024b0 <ActionsModel_Backward+0x75c>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002378:	4b4f      	ldr	r3, [pc, #316]	@ (80024b8 <ActionsModel_Backward+0x764>)
 800237a:	2206      	movs	r2, #6
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002380:	4b4d      	ldr	r3, [pc, #308]	@ (80024b8 <ActionsModel_Backward+0x764>)
 8002382:	2202      	movs	r2, #2
 8002384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800238a:	2206      	movs	r2, #6
 800238c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800238e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002396:	f04f 0200 	mov.w	r2, #0
 800239a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
      break;
 80023a4:	e084      	b.n	80024b0 <ActionsModel_Backward+0x75c>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80023a6:	4b44      	ldr	r3, [pc, #272]	@ (80024b8 <ActionsModel_Backward+0x764>)
 80023a8:	2204      	movs	r2, #4
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80023ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023b0:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80023b2:	6a3b      	ldr	r3, [r7, #32]
 80023b4:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80023b6:	4619      	mov	r1, r3
 80023b8:	4610      	mov	r0, r2
 80023ba:	f7fe ff6c 	bl	8001296 <ActionsM_checkSafetyFromForward>
 80023be:	4603      	mov	r3, r0
 80023c0:	461a      	mov	r2, r3
 80023c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c4:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80023c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00a      	beq.n	80023e4 <ActionsModel_Backward+0x690>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80023ce:	4b3a      	ldr	r3, [pc, #232]	@ (80024b8 <ActionsModel_Backward+0x764>)
 80023d0:	2202      	movs	r2, #2
 80023d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80023d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023dc:	6838      	ldr	r0, [r7, #0]
 80023de:	f7ff fc4f 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80023e2:	e065      	b.n	80024b0 <ActionsModel_Backward+0x75c>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80023e4:	4b34      	ldr	r3, [pc, #208]	@ (80024b8 <ActionsModel_Backward+0x764>)
 80023e6:	2203      	movs	r2, #3
 80023e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 80023ec:	4b33      	ldr	r3, [pc, #204]	@ (80024bc <ActionsModel_Backward+0x768>)
 80023ee:	2201      	movs	r2, #1
 80023f0:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80023f2:	4b33      	ldr	r3, [pc, #204]	@ (80024c0 <ActionsModel_Backward+0x76c>)
 80023f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023f6:	6a39      	ldr	r1, [r7, #32]
 80023f8:	2001      	movs	r0, #1
 80023fa:	f7fe fe4b 	bl	8001094 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80023fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002400:	2201      	movs	r2, #1
 8002402:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800240a:	ee07 3a90 	vmov	s15, r3
 800240e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002412:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80024c4 <ActionsModel_Backward+0x770>
 8002416:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800241a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80024c8 <ActionsModel_Backward+0x774>
 800241e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002424:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242e:	601a      	str	r2, [r3, #0]
      break;
 8002430:	e03e      	b.n	80024b0 <ActionsModel_Backward+0x75c>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002432:	4b21      	ldr	r3, [pc, #132]	@ (80024b8 <ActionsModel_Backward+0x764>)
 8002434:	2203      	movs	r2, #3
 8002436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800243a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243c:	2206      	movs	r2, #6
 800243e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	f04f 0200 	mov.w	r2, #0
 800244c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800244e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002450:	f04f 0200 	mov.w	r2, #0
 8002454:	601a      	str	r2, [r3, #0]
      break;
 8002456:	e02b      	b.n	80024b0 <ActionsModel_Backward+0x75c>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002458:	4b17      	ldr	r3, [pc, #92]	@ (80024b8 <ActionsModel_Backward+0x764>)
 800245a:	2202      	movs	r2, #2
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002462:	2205      	movs	r2, #5
 8002464:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002468:	2200      	movs	r2, #0
 800246a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800246c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
      break;
 800247c:	e018      	b.n	80024b0 <ActionsModel_Backward+0x75c>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 800247e:	4b0e      	ldr	r3, [pc, #56]	@ (80024b8 <ActionsModel_Backward+0x764>)
 8002480:	2205      	movs	r2, #5
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8002486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800248c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800249a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 80024a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024a4:	2200      	movs	r2, #0
 80024a6:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 80024a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024aa:	2200      	movs	r2, #0
 80024ac:	705a      	strb	r2, [r3, #1]
      break;
 80024ae:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80024b0:	bf00      	nop
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20000204 	.word	0x20000204
 80024bc:	20000200 	.word	0x20000200
 80024c0:	2000024c 	.word	0x2000024c
 80024c4:	44000000 	.word	0x44000000
 80024c8:	42c80000 	.word	0x42c80000

080024cc <ActionsModel_Forward>:
static void ActionsModel_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]

  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80024da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024dc:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 80024de:	6a3b      	ldr	r3, [r7, #32]
 80024e0:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80024e2:	4619      	mov	r1, r3
 80024e4:	4610      	mov	r0, r2
 80024e6:	f7fe fed6 	bl	8001296 <ActionsM_checkSafetyFromForward>
 80024ea:	4603      	mov	r3, r0
 80024ec:	461a      	mov	r2, r3
 80024ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024f0:	701a      	strb	r2, [r3, #0]

  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  switch (ActionsModel_DW.is_Forward) {
 80024f2:	4bb4      	ldr	r3, [pc, #720]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80024f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d002      	beq.n	8002502 <ActionsModel_Forward+0x36>
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d038      	beq.n	8002572 <ActionsModel_Forward+0xa6>
 8002500:	e1ad      	b.n	800285e <ActionsModel_Forward+0x392>
   case ActionsMo_IN_FW_EndedSafeAction:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_FORWARD) {
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d007      	beq.n	800251a <ActionsModel_Forward+0x4e>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800250a:	4bae      	ldr	r3, [pc, #696]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 8002512:	4bac      	ldr	r3, [pc, #688]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002514:	2202      	movs	r2, #2
 8002516:	625a      	str	r2, [r3, #36]	@ 0x24
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002518:	e1ef      	b.n	80028fa <ActionsModel_Forward+0x42e>
    } else if (*rty_safeAction == SA_NONE) {
 800251a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	f040 81eb 	bne.w	80028fa <ActionsModel_Forward+0x42e>
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002524:	4ba7      	ldr	r3, [pc, #668]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002526:	2203      	movs	r2, #3
 8002528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_B.set = 1U;
 800252c:	4ba6      	ldr	r3, [pc, #664]	@ (80027c8 <ActionsModel_Forward+0x2fc>)
 800252e:	2201      	movs	r2, #1
 8002530:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002532:	4ba6      	ldr	r3, [pc, #664]	@ (80027cc <ActionsModel_Forward+0x300>)
 8002534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002536:	6a39      	ldr	r1, [r7, #32]
 8002538:	2001      	movs	r0, #1
 800253a:	f7fe fdab 	bl	8001094 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 800253e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002540:	2201      	movs	r2, #1
 8002542:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f9b3 3000 	ldrsh.w	r3, [r3]
 800254a:	ee07 3a90 	vmov	s15, r3
 800254e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002552:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 80027d0 <ActionsModel_Forward+0x304>
 8002556:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800255a:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80027d4 <ActionsModel_Forward+0x308>
 800255e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	601a      	str	r2, [r3, #0]
    break;
 8002570:	e1c3      	b.n	80028fa <ActionsModel_Forward+0x42e>

   case ActionsModel_IN_FW_SafeAction:
    switch (ActionsModel_DW.is_FW_SafeAction) {
 8002572:	4b94      	ldr	r3, [pc, #592]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002574:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002578:	3b01      	subs	r3, #1
 800257a:	2b04      	cmp	r3, #4
 800257c:	f200 80d9 	bhi.w	8002732 <ActionsModel_Forward+0x266>
 8002580:	a201      	add	r2, pc, #4	@ (adr r2, 8002588 <ActionsModel_Forward+0xbc>)
 8002582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002586:	bf00      	nop
 8002588:	0800259d 	.word	0x0800259d
 800258c:	080025e5 	.word	0x080025e5
 8002590:	08002655 	.word	0x08002655
 8002594:	08002697 	.word	0x08002697
 8002598:	080026f1 	.word	0x080026f1
     case ActionsModel_IN_FW_BrakingHard:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	edd3 7a00 	vldr	s15, [r3]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	edd3 6a02 	vldr	s13, [r3, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80025b4:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80025b8:	eef0 1a46 	vmov.f32	s3, s12
 80025bc:	eeb0 1a66 	vmov.f32	s2, s13
 80025c0:	eef0 0a47 	vmov.f32	s1, s14
 80025c4:	eeb0 0a67 	vmov.f32	s0, s15
 80025c8:	f7fe fe92 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 80dc 	beq.w	800278c <ActionsModel_Forward+0x2c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80025d4:	4b7b      	ldr	r3, [pc, #492]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 80025dc:	4b79      	ldr	r3, [pc, #484]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80025de:	2202      	movs	r2, #2
 80025e0:	629a      	str	r2, [r3, #40]	@ 0x28
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 80025e2:	e0d3      	b.n	800278c <ActionsModel_Forward+0x2c0>
     case ActionsMode_IN_FW_BrakingSmooth:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	edd3 7a00 	vldr	s15, [r3]
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	edd3 6a02 	vldr	s13, [r3, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80025fc:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002600:	eef0 1a46 	vmov.f32	s3, s12
 8002604:	eeb0 1a66 	vmov.f32	s2, s13
 8002608:	eef0 0a47 	vmov.f32	s1, s14
 800260c:	eeb0 0a67 	vmov.f32	s0, s15
 8002610:	f7fe fe6e 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d007      	beq.n	800262a <ActionsModel_Forward+0x15e>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800261a:	4b6a      	ldr	r3, [pc, #424]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8002622:	4b68      	ldr	r3, [pc, #416]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002624:	2202      	movs	r2, #2
 8002626:	629a      	str	r2, [r3, #40]	@ 0x28
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002628:	e0b2      	b.n	8002790 <ActionsModel_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 800262a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b03      	cmp	r3, #3
 8002630:	f040 80ae 	bne.w	8002790 <ActionsModel_Forward+0x2c4>
        ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 8002634:	4b63      	ldr	r3, [pc, #396]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_BRAKING_HARD;
 800263c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800263e:	2205      	movs	r2, #5
 8002640:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8002642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
      break;
 8002652:	e09d      	b.n	8002790 <ActionsModel_Forward+0x2c4>
     case ActionsMode_IN_FW_SL_RotateLeft:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8002654:	4b5b      	ldr	r3, [pc, #364]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002656:	edd3 7a00 	vldr	s15, [r3]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	ed93 7a00 	vldr	s14, [r3]
 8002660:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 80027d8 <ActionsModel_Forward+0x30c>
 8002664:	eef0 0a47 	vmov.f32	s1, s14
 8002668:	eeb0 0a67 	vmov.f32	s0, s15
 800266c:	485b      	ldr	r0, [pc, #364]	@ (80027dc <ActionsModel_Forward+0x310>)
 800266e:	f7fe fe83 	bl	8001378 <Acti_trackGyroAngleChangeRobust>
 8002672:	4603      	mov	r3, r0
 8002674:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 8002676:	7dfb      	ldrb	r3, [r7, #23]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d107      	bne.n	800268c <ActionsModel_Forward+0x1c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800267c:	4b51      	ldr	r3, [pc, #324]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8002684:	4b4f      	ldr	r3, [pc, #316]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002686:	2202      	movs	r2, #2
 8002688:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 800268a:	e086      	b.n	800279a <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a4c      	ldr	r2, [pc, #304]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002692:	6013      	str	r3, [r2, #0]
      break;
 8002694:	e081      	b.n	800279a <ActionsModel_Forward+0x2ce>
     case ActionsMode_IN_FW_SL_StopMotors:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	edd3 7a00 	vldr	s15, [r3]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	edd3 6a02 	vldr	s13, [r3, #8]
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80026ae:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80026b2:	eef0 1a46 	vmov.f32	s3, s12
 80026b6:	eeb0 1a66 	vmov.f32	s2, s13
 80026ba:	eef0 0a47 	vmov.f32	s1, s14
 80026be:	eeb0 0a67 	vmov.f32	s0, s15
 80026c2:	f7fe fe15 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d063      	beq.n	8002794 <ActionsModel_Forward+0x2c8>
        ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_RotateLeft;
 80026cc:	4b3d      	ldr	r3, [pc, #244]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80026ce:	2203      	movs	r2, #3
 80026d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_LEFT;
 80026d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d6:	2202      	movs	r2, #2
 80026d8:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	4a40      	ldr	r2, [pc, #256]	@ (80027e0 <ActionsModel_Forward+0x314>)
 80026de:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 80026e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e2:	4a40      	ldr	r2, [pc, #256]	@ (80027e4 <ActionsModel_Forward+0x318>)
 80026e4:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a36      	ldr	r2, [pc, #216]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80026ec:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 80026ee:	e051      	b.n	8002794 <ActionsModel_Forward+0x2c8>
     case ActionsMod_IN_FW_SR_RotateRight:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 80026f0:	4b34      	ldr	r3, [pc, #208]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80026f2:	edd3 7a00 	vldr	s15, [r3]
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	ed93 7a00 	vldr	s14, [r3]
 80026fc:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 80027d8 <ActionsModel_Forward+0x30c>
 8002700:	eef0 0a47 	vmov.f32	s1, s14
 8002704:	eeb0 0a67 	vmov.f32	s0, s15
 8002708:	4834      	ldr	r0, [pc, #208]	@ (80027dc <ActionsModel_Forward+0x310>)
 800270a:	f7fe fe35 	bl	8001378 <Acti_trackGyroAngleChangeRobust>
 800270e:	4603      	mov	r3, r0
 8002710:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 8002712:	7dfb      	ldrb	r3, [r7, #23]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d107      	bne.n	8002728 <ActionsModel_Forward+0x25c>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002718:	4b2a      	ldr	r3, [pc, #168]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8002720:	4b28      	ldr	r3, [pc, #160]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002722:	2202      	movs	r2, #2
 8002724:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8002726:	e038      	b.n	800279a <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a25      	ldr	r2, [pc, #148]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 800272e:	6013      	str	r3, [r2, #0]
      break;
 8002730:	e033      	b.n	800279a <ActionsModel_Forward+0x2ce>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_FW_SR_StopMotors: */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	edd3 6a02 	vldr	s13, [r3, #8]
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800274a:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800274e:	eef0 1a46 	vmov.f32	s3, s12
 8002752:	eeb0 1a66 	vmov.f32	s2, s13
 8002756:	eef0 0a47 	vmov.f32	s1, s14
 800275a:	eeb0 0a67 	vmov.f32	s0, s15
 800275e:	f7fe fdc7 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d017      	beq.n	8002798 <ActionsModel_Forward+0x2cc>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_FW_SR_RotateRight;
 8002768:	4b16      	ldr	r3, [pc, #88]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 800276a:	2205      	movs	r2, #5
 800276c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_RIGHT;
 8002770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002772:	2203      	movs	r2, #3
 8002774:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 8002776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002778:	4a1a      	ldr	r2, [pc, #104]	@ (80027e4 <ActionsModel_Forward+0x318>)
 800277a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 800277c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277e:	4a18      	ldr	r2, [pc, #96]	@ (80027e0 <ActionsModel_Forward+0x314>)
 8002780:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a0f      	ldr	r2, [pc, #60]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 8002788:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 800278a:	e005      	b.n	8002798 <ActionsModel_Forward+0x2cc>
      break;
 800278c:	bf00      	nop
 800278e:	e004      	b.n	800279a <ActionsModel_Forward+0x2ce>
      break;
 8002790:	bf00      	nop
 8002792:	e002      	b.n	800279a <ActionsModel_Forward+0x2ce>
      break;
 8002794:	bf00      	nop
 8002796:	e000      	b.n	800279a <ActionsModel_Forward+0x2ce>
      break;
 8002798:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_FW_SafeAction == 2U) {
 800279a:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 800279c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279e:	2b02      	cmp	r3, #2
 80027a0:	f040 80ad 	bne.w	80028fe <ActionsModel_Forward+0x432>
      ActionsModel_DW.exit_port_index_FW_SafeAction = 0U;
 80027a4:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_FORWARD) {
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d01a      	beq.n	80027e8 <ActionsModel_Forward+0x31c>
        ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80027b2:	4b04      	ldr	r3, [pc, #16]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_DW.exit_port_index_Forward = 2U;
 80027ba:	4b02      	ldr	r3, [pc, #8]	@ (80027c4 <ActionsModel_Forward+0x2f8>)
 80027bc:	2202      	movs	r2, #2
 80027be:	625a      	str	r2, [r3, #36]	@ 0x24
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    }
    break;
 80027c0:	e09d      	b.n	80028fe <ActionsModel_Forward+0x432>
 80027c2:	bf00      	nop
 80027c4:	20000204 	.word	0x20000204
 80027c8:	20000200 	.word	0x20000200
 80027cc:	2000024c 	.word	0x2000024c
 80027d0:	44000000 	.word	0x44000000
 80027d4:	42c80000 	.word	0x42c80000
 80027d8:	42340000 	.word	0x42340000
 80027dc:	20000208 	.word	0x20000208
 80027e0:	42200000 	.word	0x42200000
 80027e4:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 80027e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d126      	bne.n	800283e <ActionsModel_Forward+0x372>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80027f0:	4bab      	ldr	r3, [pc, #684]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 80027f2:	2203      	movs	r2, #3
 80027f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 80027f8:	4baa      	ldr	r3, [pc, #680]	@ (8002aa4 <ActionsModel_Forward+0x5d8>)
 80027fa:	2201      	movs	r2, #1
 80027fc:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80027fe:	4baa      	ldr	r3, [pc, #680]	@ (8002aa8 <ActionsModel_Forward+0x5dc>)
 8002800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002802:	6a39      	ldr	r1, [r7, #32]
 8002804:	2001      	movs	r0, #1
 8002806:	f7fe fc45 	bl	8001094 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 800280a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800280c:	2201      	movs	r2, #1
 800280e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002816:	ee07 3a90 	vmov	s15, r3
 800281a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800281e:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8002aac <ActionsModel_Forward+0x5e0>
 8002822:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002826:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8002ab0 <ActionsModel_Forward+0x5e4>
 800282a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800282e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002830:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283a:	601a      	str	r2, [r3, #0]
    break;
 800283c:	e05f      	b.n	80028fe <ActionsModel_Forward+0x432>
        ActionsModel_DW.is_Forward = ActionsMo_IN_FW_EndedSafeAction;
 800283e:	4b98      	ldr	r3, [pc, #608]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 8002840:	2201      	movs	r2, #1
 8002842:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        *rty_roverAction = RA_IDLE;
 8002846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002848:	2200      	movs	r2, #0
 800284a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 800284c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
    break;
 800285c:	e04f      	b.n	80028fe <ActionsModel_Forward+0x432>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 800285e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d013      	beq.n	800288e <ActionsModel_Forward+0x3c2>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 8002866:	4b8f      	ldr	r3, [pc, #572]	@ (8002aa4 <ActionsModel_Forward+0x5d8>)
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800286c:	4b8e      	ldr	r3, [pc, #568]	@ (8002aa8 <ActionsModel_Forward+0x5dc>)
 800286e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002870:	6a39      	ldr	r1, [r7, #32]
 8002872:	2000      	movs	r0, #0
 8002874:	f7fe fc0e 	bl	8001094 <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002878:	4b89      	ldr	r3, [pc, #548]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 800287a:	2202      	movs	r2, #2
 800287c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002884:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002886:	6838      	ldr	r0, [r7, #0]
 8002888:	f7ff f9fa 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 800288c:	e038      	b.n	8002900 <ActionsModel_Forward+0x434>
    } else if (*rtu_currentUserAction != UA_FORWARD) {
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d010      	beq.n	80028b8 <ActionsModel_Forward+0x3ec>
      ActionsModel_B.set = 0U;
 8002896:	4b83      	ldr	r3, [pc, #524]	@ (8002aa4 <ActionsModel_Forward+0x5d8>)
 8002898:	2200      	movs	r2, #0
 800289a:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800289c:	4b82      	ldr	r3, [pc, #520]	@ (8002aa8 <ActionsModel_Forward+0x5dc>)
 800289e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028a0:	6a39      	ldr	r1, [r7, #32]
 80028a2:	2000      	movs	r0, #0
 80028a4:	f7fe fbf6 	bl	8001094 <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80028a8:	4b7d      	ldr	r3, [pc, #500]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 80028b0:	4b7b      	ldr	r3, [pc, #492]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 80028b2:	2202      	movs	r2, #2
 80028b4:	625a      	str	r2, [r3, #36]	@ 0x24
    break;
 80028b6:	e023      	b.n	8002900 <ActionsModel_Forward+0x434>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 80028b8:	4b7a      	ldr	r3, [pc, #488]	@ (8002aa4 <ActionsModel_Forward+0x5d8>)
 80028ba:	7818      	ldrb	r0, [r3, #0]
 80028bc:	4b7a      	ldr	r3, [pc, #488]	@ (8002aa8 <ActionsModel_Forward+0x5dc>)
 80028be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028c0:	6a39      	ldr	r1, [r7, #32]
 80028c2:	f7fe fbe7 	bl	8001094 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 80028c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c8:	2201      	movs	r2, #1
 80028ca:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028d2:	ee07 3a90 	vmov	s15, r3
 80028d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028da:	eddf 6a74 	vldr	s13, [pc, #464]	@ 8002aac <ActionsModel_Forward+0x5e0>
 80028de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028e2:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002ab0 <ActionsModel_Forward+0x5e4>
 80028e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ec:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80028f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f6:	601a      	str	r2, [r3, #0]
    break;
 80028f8:	e002      	b.n	8002900 <ActionsModel_Forward+0x434>
    break;
 80028fa:	bf00      	nop
 80028fc:	e000      	b.n	8002900 <ActionsModel_Forward+0x434>
    break;
 80028fe:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Forward == 2U) {
 8002900:	4b67      	ldr	r3, [pc, #412]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 8002902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002904:	2b02      	cmp	r3, #2
 8002906:	f040 80ee 	bne.w	8002ae6 <ActionsModel_Forward+0x61a>
    ActionsModel_DW.exit_port_index_Forward = 0U;
 800290a:	4b65      	ldr	r3, [pc, #404]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 800290c:	2200      	movs	r2, #0
 800290e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	3b01      	subs	r3, #1
 8002916:	2b05      	cmp	r3, #5
 8002918:	f200 80cc 	bhi.w	8002ab4 <ActionsModel_Forward+0x5e8>
 800291c:	a201      	add	r2, pc, #4	@ (adr r2, 8002924 <ActionsModel_Forward+0x458>)
 800291e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002922:	bf00      	nop
 8002924:	080029c7 	.word	0x080029c7
 8002928:	08002999 	.word	0x08002999
 800292c:	0800296b 	.word	0x0800296b
 8002930:	0800293d 	.word	0x0800293d
 8002934:	08002a79 	.word	0x08002a79
 8002938:	08002a53 	.word	0x08002a53
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800293c:	4b58      	ldr	r3, [pc, #352]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002944:	4b56      	ldr	r3, [pc, #344]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 8002946:	2204      	movs	r2, #4
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800294c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800294e:	2206      	movs	r2, #6
 8002950:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295a:	f04f 0200 	mov.w	r2, #0
 800295e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
      break;
 8002968:	e0bd      	b.n	8002ae6 <ActionsModel_Forward+0x61a>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800296a:	4b4d      	ldr	r3, [pc, #308]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 800296c:	2207      	movs	r2, #7
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002972:	4b4b      	ldr	r3, [pc, #300]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 8002974:	2202      	movs	r2, #2
 8002976:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800297a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297c:	2206      	movs	r2, #6
 800297e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002982:	2200      	movs	r2, #0
 8002984:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002988:	f04f 0200 	mov.w	r2, #0
 800298c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800298e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
      break;
 8002996:	e0a6      	b.n	8002ae6 <ActionsModel_Forward+0x61a>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002998:	4b41      	ldr	r3, [pc, #260]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 800299a:	2206      	movs	r2, #6
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80029a0:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 80029a2:	2202      	movs	r2, #2
 80029a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 80029a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029aa:	2206      	movs	r2, #6
 80029ac:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80029ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029b0:	2200      	movs	r2, #0
 80029b2:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80029b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b6:	f04f 0200 	mov.w	r2, #0
 80029ba:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	f04f 0200 	mov.w	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
      break;
 80029c4:	e08f      	b.n	8002ae6 <ActionsModel_Forward+0x61a>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80029c6:	4b36      	ldr	r3, [pc, #216]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 80029c8:	2204      	movs	r2, #4
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80029ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d0:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80029d2:	6a3b      	ldr	r3, [r7, #32]
 80029d4:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80029d6:	4619      	mov	r1, r3
 80029d8:	4610      	mov	r0, r2
 80029da:	f7fe fc5c 	bl	8001296 <ActionsM_checkSafetyFromForward>
 80029de:	4603      	mov	r3, r0
 80029e0:	461a      	mov	r2, r3
 80029e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029e4:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80029e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <ActionsModel_Forward+0x538>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80029ee:	4b2c      	ldr	r3, [pc, #176]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 80029f0:	2202      	movs	r2, #2
 80029f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80029f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80029fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029fc:	6838      	ldr	r0, [r7, #0]
 80029fe:	f7ff f93f 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 8002a02:	e070      	b.n	8002ae6 <ActionsModel_Forward+0x61a>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002a04:	4b26      	ldr	r3, [pc, #152]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 8002a06:	2203      	movs	r2, #3
 8002a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002a0c:	4b25      	ldr	r3, [pc, #148]	@ (8002aa4 <ActionsModel_Forward+0x5d8>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002a12:	4b25      	ldr	r3, [pc, #148]	@ (8002aa8 <ActionsModel_Forward+0x5dc>)
 8002a14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a16:	6a39      	ldr	r1, [r7, #32]
 8002a18:	2001      	movs	r0, #1
 8002a1a:	f7fe fb3b 	bl	8001094 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a2a:	ee07 3a90 	vmov	s15, r3
 8002a2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a32:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8002aac <ActionsModel_Forward+0x5e0>
 8002a36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a3a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002ab0 <ActionsModel_Forward+0x5e4>
 8002a3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4e:	601a      	str	r2, [r3, #0]
      break;
 8002a50:	e049      	b.n	8002ae6 <ActionsModel_Forward+0x61a>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002a52:	4b13      	ldr	r3, [pc, #76]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 8002a54:	2203      	movs	r2, #3
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a5c:	2206      	movs	r2, #6
 8002a5e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a62:	2200      	movs	r2, #0
 8002a64:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	f04f 0200 	mov.w	r2, #0
 8002a6c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	f04f 0200 	mov.w	r2, #0
 8002a74:	601a      	str	r2, [r3, #0]
      break;
 8002a76:	e036      	b.n	8002ae6 <ActionsModel_Forward+0x61a>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002a78:	4b09      	ldr	r3, [pc, #36]	@ (8002aa0 <ActionsModel_Forward+0x5d4>)
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a82:	2205      	movs	r2, #5
 8002a84:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a88:	2200      	movs	r2, #0
 8002a8a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8e:	f04f 0200 	mov.w	r2, #0
 8002a92:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a96:	f04f 0200 	mov.w	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
      break;
 8002a9c:	e023      	b.n	8002ae6 <ActionsModel_Forward+0x61a>
 8002a9e:	bf00      	nop
 8002aa0:	20000204 	.word	0x20000204
 8002aa4:	20000200 	.word	0x20000200
 8002aa8:	2000024c 	.word	0x2000024c
 8002aac:	44000000 	.word	0x44000000
 8002ab0:	42c80000 	.word	0x42c80000

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8002af0 <ActionsModel_Forward+0x624>)
 8002ab6:	2205      	movs	r2, #5
 8002ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8002abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002abe:	2200      	movs	r2, #0
 8002ac0:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aca:	f04f 0200 	mov.w	r2, #0
 8002ace:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad2:	f04f 0200 	mov.w	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8002ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ada:	2200      	movs	r2, #0
 8002adc:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8002ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	705a      	strb	r2, [r3, #1]
      break;
 8002ae4:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 8002ae6:	bf00      	nop
 8002ae8:	3718      	adds	r7, #24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000204 	.word	0x20000204

08002af4 <ActionsModel_RotateLeft>:
  const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever, const int16_T
  *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds
  *rty_redLeds)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
 8002b00:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateLeft == ActionsModel_IN_RL_RotateLeft) {
 8002b02:	4bb4      	ldr	r3, [pc, #720]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002b04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	f040 80f6 	bne.w	8002cfa <ActionsModel_RotateLeft+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe fbac 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b1e:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RL_RotateLeft) {
 8002b20:	4bac      	ldr	r3, [pc, #688]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002b22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d002      	beq.n	8002b30 <ActionsModel_RotateLeft+0x3c>
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d037      	beq.n	8002b9e <ActionsModel_RotateLeft+0xaa>
 8002b2e:	e0a2      	b.n	8002c76 <ActionsModel_RotateLeft+0x182>
     case ActionsMo_IN_RL_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d00b      	beq.n	8002b50 <ActionsModel_RotateLeft+0x5c>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002b38:	4ba6      	ldr	r3, [pc, #664]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002b40:	4ba4      	ldr	r3, [pc, #656]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002b48:	4ba2      	ldr	r3, [pc, #648]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	62da      	str	r2, [r3, #44]	@ 0x2c
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002b4e:	e13e      	b.n	8002dce <ActionsModel_RotateLeft+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8002b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f040 813a 	bne.w	8002dce <ActionsModel_RotateLeft+0x2da>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002b5a:	4b9e      	ldr	r3, [pc, #632]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002b5c:	2203      	movs	r2, #3
 8002b5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_ROTATE_LEFT;
 8002b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b64:	2202      	movs	r2, #2
 8002b66:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b6e:	ee07 3a90 	vmov	s15, r3
 8002b72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b76:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8002dd8 <ActionsModel_RotateLeft+0x2e4>
 8002b7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b7e:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002ddc <ActionsModel_RotateLeft+0x2e8>
 8002b82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	edd3 7a00 	vldr	s15, [r3]
 8002b92:	eef1 7a67 	vneg.f32	s15, s15
 8002b96:	6a3b      	ldr	r3, [r7, #32]
 8002b98:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002b9c:	e117      	b.n	8002dce <ActionsModel_RotateLeft+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	edd3 7a00 	vldr	s15, [r3]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	edd3 6a02 	vldr	s13, [r3, #8]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002bb6:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002bba:	eef0 1a46 	vmov.f32	s3, s12
 8002bbe:	eeb0 1a66 	vmov.f32	s2, s13
 8002bc2:	eef0 0a47 	vmov.f32	s1, s14
 8002bc6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bca:	f7fe fb91 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <ActionsModel_RotateLeft+0xe6>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 2U;
 8002bd4:	4b7f      	ldr	r3, [pc, #508]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RL_SafeAction == 2U) {
 8002bda:	4b7e      	ldr	r3, [pc, #504]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	f040 80fe 	bne.w	8002de0 <ActionsModel_RotateLeft+0x2ec>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 0U;
 8002be4:	4b7b      	ldr	r3, [pc, #492]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d00b      	beq.n	8002c0a <ActionsModel_RotateLeft+0x116>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002bf2:	4b78      	ldr	r3, [pc, #480]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002bfa:	4b76      	ldr	r3, [pc, #472]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002c02:	4b74      	ldr	r3, [pc, #464]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002c04:	2202      	movs	r2, #2
 8002c06:	62da      	str	r2, [r3, #44]	@ 0x2c
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8002c08:	e0ea      	b.n	8002de0 <ActionsModel_RotateLeft+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 8002c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d121      	bne.n	8002c56 <ActionsModel_RotateLeft+0x162>
          ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002c12:	4b70      	ldr	r3, [pc, #448]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002c14:	2203      	movs	r2, #3
 8002c16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_ROTATE_LEFT;
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	2202      	movs	r2, #2
 8002c1e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c26:	ee07 3a90 	vmov	s15, r3
 8002c2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c2e:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8002dd8 <ActionsModel_RotateLeft+0x2e4>
 8002c32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c36:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002ddc <ActionsModel_RotateLeft+0x2e8>
 8002c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002c44:	6a3b      	ldr	r3, [r7, #32]
 8002c46:	edd3 7a00 	vldr	s15, [r3]
 8002c4a:	eef1 7a67 	vneg.f32	s15, s15
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002c54:	e0c4      	b.n	8002de0 <ActionsModel_RotateLeft+0x2ec>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMo_IN_RL_EndedSafeAction;
 8002c56:	4b5f      	ldr	r3, [pc, #380]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_IDLE;
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8002c64:	6a3b      	ldr	r3, [r7, #32]
 8002c66:	f04f 0200 	mov.w	r2, #0
 8002c6a:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
      break;
 8002c74:	e0b4      	b.n	8002de0 <ActionsModel_RotateLeft+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RL_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8002c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00f      	beq.n	8002c9e <ActionsModel_RotateLeft+0x1aa>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 8002c7e:	4b55      	ldr	r3, [pc, #340]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002c80:	2202      	movs	r2, #2
 8002c82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_BRAKING_HARD;
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	2205      	movs	r2, #5
 8002c8a:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002c8c:	6a3b      	ldr	r3, [r7, #32]
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002c9c:	e0a1      	b.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d00b      	beq.n	8002cbe <ActionsModel_RotateLeft+0x1ca>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002ca6:	4b4b      	ldr	r3, [pc, #300]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002cae:	4b49      	ldr	r3, [pc, #292]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002cb6:	4b47      	ldr	r3, [pc, #284]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002cb8:	2202      	movs	r2, #2
 8002cba:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 8002cbc:	e091      	b.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
        *rty_roverAction = RA_ROTATE_LEFT;
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cca:	ee07 3a90 	vmov	s15, r3
 8002cce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cd2:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8002dd8 <ActionsModel_RotateLeft+0x2e4>
 8002cd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cda:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002ddc <ActionsModel_RotateLeft+0x2e8>
 8002cde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ce2:	6a3b      	ldr	r3, [r7, #32]
 8002ce4:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002ce8:	6a3b      	ldr	r3, [r7, #32]
 8002cea:	edd3 7a00 	vldr	s15, [r3]
 8002cee:	eef1 7a67 	vneg.f32	s15, s15
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002cf8:	e073      	b.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RL_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d007      	beq.n	8002d12 <ActionsModel_RotateLeft+0x21e>
    ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002d02:	4b34      	ldr	r3, [pc, #208]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002d0a:	4b32      	ldr	r3, [pc, #200]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d10:	e067      	b.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	edd3 7a00 	vldr	s15, [r3]
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002d2a:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002d2e:	eef0 1a46 	vmov.f32	s3, s12
 8002d32:	eeb0 1a66 	vmov.f32	s2, s13
 8002d36:	eef0 0a47 	vmov.f32	s1, s14
 8002d3a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d3e:	f7fe fad7 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d04c      	beq.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
  {
    ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_RotateLeft;
 8002d48:	4b22      	ldr	r3, [pc, #136]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fe fa8b 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d60:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 8002d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00f      	beq.n	8002d8a <ActionsModel_RotateLeft+0x296>
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 8002d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_BRAKING_HARD;
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	2205      	movs	r2, #5
 8002d76:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	f04f 0200 	mov.w	r2, #0
 8002d7e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002d80:	6a3b      	ldr	r3, [r7, #32]
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	e02b      	b.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002d8a:	4b12      	ldr	r3, [pc, #72]	@ (8002dd4 <ActionsModel_RotateLeft+0x2e0>)
 8002d8c:	2203      	movs	r2, #3
 8002d8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_ROTATE_LEFT;
 8002d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d94:	2202      	movs	r2, #2
 8002d96:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d9e:	ee07 3a90 	vmov	s15, r3
 8002da2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002da6:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002dd8 <ActionsModel_RotateLeft+0x2e4>
 8002daa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dae:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002ddc <ActionsModel_RotateLeft+0x2e8>
 8002db2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	edd3 7a00 	vldr	s15, [r3]
 8002dc2:	eef1 7a67 	vneg.f32	s15, s15
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	edc3 7a01 	vstr	s15, [r3, #4]
 8002dcc:	e009      	b.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
      break;
 8002dce:	bf00      	nop
 8002dd0:	e007      	b.n	8002de2 <ActionsModel_RotateLeft+0x2ee>
 8002dd2:	bf00      	nop
 8002dd4:	20000204 	.word	0x20000204
 8002dd8:	44000000 	.word	0x44000000
 8002ddc:	42a00000 	.word	0x42a00000
      break;
 8002de0:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateLeft == 2U) {
 8002de2:	4b75      	ldr	r3, [pc, #468]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	f040 80e2 	bne.w	8002fb0 <ActionsModel_RotateLeft+0x4bc>
    ActionsModel_DW.exit_port_index_RotateLeft = 0U;
 8002dec:	4b72      	ldr	r3, [pc, #456]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	3b01      	subs	r3, #1
 8002df8:	2b05      	cmp	r3, #5
 8002dfa:	f200 80c0 	bhi.w	8002f7e <ActionsModel_RotateLeft+0x48a>
 8002dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8002e04 <ActionsModel_RotateLeft+0x310>)
 8002e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e04:	08002ea7 	.word	0x08002ea7
 8002e08:	08002e79 	.word	0x08002e79
 8002e0c:	08002e4b 	.word	0x08002e4b
 8002e10:	08002e1d 	.word	0x08002e1d
 8002e14:	08002f59 	.word	0x08002f59
 8002e18:	08002f33 	.word	0x08002f33
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002e1c:	4b66      	ldr	r3, [pc, #408]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002e24:	4b64      	ldr	r3, [pc, #400]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002e26:	2204      	movs	r2, #4
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2e:	2206      	movs	r2, #6
 8002e30:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e34:	2200      	movs	r2, #0
 8002e36:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
      break;
 8002e48:	e0b2      	b.n	8002fb0 <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002e4a:	4b5b      	ldr	r3, [pc, #364]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002e4c:	2207      	movs	r2, #7
 8002e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002e52:	4b59      	ldr	r3, [pc, #356]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002e54:	2202      	movs	r2, #2
 8002e56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5c:	2206      	movs	r2, #6
 8002e5e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	f04f 0200 	mov.w	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
      break;
 8002e76:	e09b      	b.n	8002fb0 <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002e78:	4b4f      	ldr	r3, [pc, #316]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002e7a:	2206      	movs	r2, #6
 8002e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002e80:	4b4d      	ldr	r3, [pc, #308]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002e82:	2202      	movs	r2, #2
 8002e84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8a:	2206      	movs	r2, #6
 8002e8c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e90:	2200      	movs	r2, #0
 8002e92:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	f04f 0200 	mov.w	r2, #0
 8002e9a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	f04f 0200 	mov.w	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
      break;
 8002ea4:	e084      	b.n	8002fb0 <ActionsModel_RotateLeft+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8002ea6:	4b44      	ldr	r3, [pc, #272]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb0:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4610      	mov	r0, r2
 8002eba:	f7fe f9ec 	bl	8001296 <ActionsM_checkSafetyFromForward>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec4:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8002ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00a      	beq.n	8002ee4 <ActionsModel_RotateLeft+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002ece:	4b3a      	ldr	r3, [pc, #232]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eda:	6a39      	ldr	r1, [r7, #32]
 8002edc:	69b8      	ldr	r0, [r7, #24]
 8002ede:	f7fe fecf 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 8002ee2:	e065      	b.n	8002fb0 <ActionsModel_RotateLeft+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002ee4:	4b34      	ldr	r3, [pc, #208]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002ee6:	2203      	movs	r2, #3
 8002ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002eec:	4b33      	ldr	r3, [pc, #204]	@ (8002fbc <ActionsModel_RotateLeft+0x4c8>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002ef2:	4b33      	ldr	r3, [pc, #204]	@ (8002fc0 <ActionsModel_RotateLeft+0x4cc>)
 8002ef4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ef6:	69f9      	ldr	r1, [r7, #28]
 8002ef8:	2001      	movs	r0, #1
 8002efa:	f7fe f8cb 	bl	8001094 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f00:	2201      	movs	r2, #1
 8002f02:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f12:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8002fc4 <ActionsModel_RotateLeft+0x4d0>
 8002f16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f1a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002fc8 <ActionsModel_RotateLeft+0x4d4>
 8002f1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002f28:	6a3b      	ldr	r3, [r7, #32]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	6a3b      	ldr	r3, [r7, #32]
 8002f2e:	601a      	str	r2, [r3, #0]
      break;
 8002f30:	e03e      	b.n	8002fb0 <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002f32:	4b21      	ldr	r3, [pc, #132]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002f34:	2203      	movs	r2, #3
 8002f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	2206      	movs	r2, #6
 8002f3e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f42:	2200      	movs	r2, #0
 8002f44:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002f46:	6a3b      	ldr	r3, [r7, #32]
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]
      break;
 8002f56:	e02b      	b.n	8002fb0 <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002f58:	4b17      	ldr	r3, [pc, #92]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f62:	2205      	movs	r2, #5
 8002f64:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f68:	2200      	movs	r2, #0
 8002f6a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002f6c:	6a3b      	ldr	r3, [r7, #32]
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002f74:	6a3b      	ldr	r3, [r7, #32]
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
      break;
 8002f7c:	e018      	b.n	8002fb0 <ActionsModel_RotateLeft+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002fb8 <ActionsModel_RotateLeft+0x4c4>)
 8002f80:	2205      	movs	r2, #5
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f8e:	2200      	movs	r2, #0
 8002f90:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	f04f 0200 	mov.w	r2, #0
 8002f98:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002f9a:	6a3b      	ldr	r3, [r7, #32]
 8002f9c:	f04f 0200 	mov.w	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8002fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8002fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002faa:	2200      	movs	r2, #0
 8002fac:	705a      	strb	r2, [r3, #1]
      break;
 8002fae:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 8002fb0:	bf00      	nop
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20000204 	.word	0x20000204
 8002fbc:	20000200 	.word	0x20000200
 8002fc0:	2000024c 	.word	0x2000024c
 8002fc4:	44000000 	.word	0x44000000
 8002fc8:	42c80000 	.word	0x42c80000

08002fcc <ActionsModel_RotateRight>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
 8002fd8:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateRight == ActionsModel_IN_RR_RotateRight) {
 8002fda:	4bb4      	ldr	r3, [pc, #720]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8002fdc:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	f040 80f6 	bne.w	80031d2 <ActionsModel_RotateRight+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	889b      	ldrh	r3, [r3, #4]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f7fe f940 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff6:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RR_RotateRight) {
 8002ff8:	4bac      	ldr	r3, [pc, #688]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8002ffa:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d002      	beq.n	8003008 <ActionsModel_RotateRight+0x3c>
 8003002:	2b02      	cmp	r3, #2
 8003004:	d037      	beq.n	8003076 <ActionsModel_RotateRight+0xaa>
 8003006:	e0a2      	b.n	800314e <ActionsModel_RotateRight+0x182>
     case ActionsMo_IN_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	2b03      	cmp	r3, #3
 800300e:	d00b      	beq.n	8003028 <ActionsModel_RotateRight+0x5c>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8003010:	4ba6      	ldr	r3, [pc, #664]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8003018:	4ba4      	ldr	r3, [pc, #656]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 800301a:	2200      	movs	r2, #0
 800301c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 8003020:	4ba2      	ldr	r3, [pc, #648]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003022:	2202      	movs	r2, #2
 8003024:	635a      	str	r2, [r3, #52]	@ 0x34
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8003026:	e13e      	b.n	80032a6 <ActionsModel_RotateRight+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8003028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	f040 813a 	bne.w	80032a6 <ActionsModel_RotateRight+0x2da>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 8003032:	4b9e      	ldr	r3, [pc, #632]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003034:	2203      	movs	r2, #3
 8003036:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_ROTATE_RIGHT;
 800303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303c:	2203      	movs	r2, #3
 800303e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800304e:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80032b0 <ActionsModel_RotateRight+0x2e4>
 8003052:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003056:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80032b4 <ActionsModel_RotateRight+0x2e8>
 800305a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800305e:	6a3b      	ldr	r3, [r7, #32]
 8003060:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8003064:	6a3b      	ldr	r3, [r7, #32]
 8003066:	edd3 7a00 	vldr	s15, [r3]
 800306a:	eef1 7a67 	vneg.f32	s15, s15
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8003074:	e117      	b.n	80032a6 <ActionsModel_RotateRight+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	edd3 7a00 	vldr	s15, [r3]
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	edd3 6a02 	vldr	s13, [r3, #8]
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800308e:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8003092:	eef0 1a46 	vmov.f32	s3, s12
 8003096:	eeb0 1a66 	vmov.f32	s2, s13
 800309a:	eef0 0a47 	vmov.f32	s1, s14
 800309e:	eeb0 0a67 	vmov.f32	s0, s15
 80030a2:	f7fe f925 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d002      	beq.n	80030b2 <ActionsModel_RotateRight+0xe6>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 2U;
 80030ac:	4b7f      	ldr	r3, [pc, #508]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80030ae:	2202      	movs	r2, #2
 80030b0:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RR_SafeAction == 2U) {
 80030b2:	4b7e      	ldr	r3, [pc, #504]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80030b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	f040 80fe 	bne.w	80032b8 <ActionsModel_RotateRight+0x2ec>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 0U;
 80030bc:	4b7b      	ldr	r3, [pc, #492]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80030be:	2200      	movs	r2, #0
 80030c0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b03      	cmp	r3, #3
 80030c8:	d00b      	beq.n	80030e2 <ActionsModel_RotateRight+0x116>
          ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80030ca:	4b78      	ldr	r3, [pc, #480]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80030d2:	4b76      	ldr	r3, [pc, #472]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
          ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80030da:	4b74      	ldr	r3, [pc, #464]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80030dc:	2202      	movs	r2, #2
 80030de:	635a      	str	r2, [r3, #52]	@ 0x34
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 80030e0:	e0ea      	b.n	80032b8 <ActionsModel_RotateRight+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 80030e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d121      	bne.n	800312e <ActionsModel_RotateRight+0x162>
          ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 80030ea:	4b70      	ldr	r3, [pc, #448]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80030ec:	2203      	movs	r2, #3
 80030ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_ROTATE_RIGHT;
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	2203      	movs	r2, #3
 80030f6:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030fe:	ee07 3a90 	vmov	s15, r3
 8003102:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003106:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80032b0 <ActionsModel_RotateRight+0x2e4>
 800310a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800310e:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80032b4 <ActionsModel_RotateRight+0x2e8>
 8003112:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003116:	6a3b      	ldr	r3, [r7, #32]
 8003118:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	edd3 7a00 	vldr	s15, [r3]
 8003122:	eef1 7a67 	vneg.f32	s15, s15
 8003126:	6a3b      	ldr	r3, [r7, #32]
 8003128:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800312c:	e0c4      	b.n	80032b8 <ActionsModel_RotateRight+0x2ec>
          ActionsModel_DW.is_RR_RotateRight = ActionsMo_IN_RR_EndedSafeAction;
 800312e:	4b5f      	ldr	r3, [pc, #380]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_IDLE;
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	2200      	movs	r2, #0
 800313a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	f04f 0200 	mov.w	r2, #0
 8003142:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
      break;
 800314c:	e0b4      	b.n	80032b8 <ActionsModel_RotateRight+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 800314e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00f      	beq.n	8003176 <ActionsModel_RotateRight+0x1aa>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 8003156:	4b55      	ldr	r3, [pc, #340]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003158:	2202      	movs	r2, #2
 800315a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_BRAKING_HARD;
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	2205      	movs	r2, #5
 8003162:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800316c:	6a3b      	ldr	r3, [r7, #32]
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8003174:	e0a1      	b.n	80032ba <ActionsModel_RotateRight+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b03      	cmp	r3, #3
 800317c:	d00b      	beq.n	8003196 <ActionsModel_RotateRight+0x1ca>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800317e:	4b4b      	ldr	r3, [pc, #300]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8003186:	4b49      	ldr	r3, [pc, #292]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 800318e:	4b47      	ldr	r3, [pc, #284]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003190:	2202      	movs	r2, #2
 8003192:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 8003194:	e091      	b.n	80032ba <ActionsModel_RotateRight+0x2ee>
        *rty_roverAction = RA_ROTATE_RIGHT;
 8003196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003198:	2203      	movs	r2, #3
 800319a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031a2:	ee07 3a90 	vmov	s15, r3
 80031a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031aa:	eddf 6a41 	vldr	s13, [pc, #260]	@ 80032b0 <ActionsModel_RotateRight+0x2e4>
 80031ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031b2:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80032b4 <ActionsModel_RotateRight+0x2e8>
 80031b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	edd3 7a00 	vldr	s15, [r3]
 80031c6:	eef1 7a67 	vneg.f32	s15, s15
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 80031d0:	e073      	b.n	80032ba <ActionsModel_RotateRight+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RR_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	2b03      	cmp	r3, #3
 80031d8:	d007      	beq.n	80031ea <ActionsModel_RotateRight+0x21e>
    ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80031da:	4b34      	ldr	r3, [pc, #208]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80031e2:	4b32      	ldr	r3, [pc, #200]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 80031e4:	2202      	movs	r2, #2
 80031e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80031e8:	e067      	b.n	80032ba <ActionsModel_RotateRight+0x2ee>

    /*     */
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	edd3 7a00 	vldr	s15, [r3]
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	edd3 6a02 	vldr	s13, [r3, #8]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8003202:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8003206:	eef0 1a46 	vmov.f32	s3, s12
 800320a:	eeb0 1a66 	vmov.f32	s2, s13
 800320e:	eef0 0a47 	vmov.f32	s1, s14
 8003212:	eeb0 0a67 	vmov.f32	s0, s15
 8003216:	f7fe f86b 	bl	80012f0 <ActionsModel_areAllSpeedsZero>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d04c      	beq.n	80032ba <ActionsModel_RotateRight+0x2ee>
  {
    ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_RotateRight;
 8003220:	4b22      	ldr	r3, [pc, #136]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	889b      	ldrh	r3, [r3, #4]
 800322c:	4618      	mov	r0, r3
 800322e:	f7fe f81f 	bl	8001270 <ActionsMo_checkSafetyFromRotate>
 8003232:	4603      	mov	r3, r0
 8003234:	461a      	mov	r2, r3
 8003236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003238:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 800323a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00f      	beq.n	8003262 <ActionsModel_RotateRight+0x296>
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 8003242:	4b1a      	ldr	r3, [pc, #104]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003244:	2202      	movs	r2, #2
 8003246:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_BRAKING_HARD;
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	2205      	movs	r2, #5
 800324e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	f04f 0200 	mov.w	r2, #0
 8003256:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003258:	6a3b      	ldr	r3, [r7, #32]
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	e02b      	b.n	80032ba <ActionsModel_RotateRight+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 8003262:	4b12      	ldr	r3, [pc, #72]	@ (80032ac <ActionsModel_RotateRight+0x2e0>)
 8003264:	2203      	movs	r2, #3
 8003266:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_ROTATE_RIGHT;
 800326a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326c:	2203      	movs	r2, #3
 800326e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003276:	ee07 3a90 	vmov	s15, r3
 800327a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800327e:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80032b0 <ActionsModel_RotateRight+0x2e4>
 8003282:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003286:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80032b4 <ActionsModel_RotateRight+0x2e8>
 800328a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800328e:	6a3b      	ldr	r3, [r7, #32]
 8003290:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8003294:	6a3b      	ldr	r3, [r7, #32]
 8003296:	edd3 7a00 	vldr	s15, [r3]
 800329a:	eef1 7a67 	vneg.f32	s15, s15
 800329e:	6a3b      	ldr	r3, [r7, #32]
 80032a0:	edc3 7a01 	vstr	s15, [r3, #4]
 80032a4:	e009      	b.n	80032ba <ActionsModel_RotateRight+0x2ee>
      break;
 80032a6:	bf00      	nop
 80032a8:	e007      	b.n	80032ba <ActionsModel_RotateRight+0x2ee>
 80032aa:	bf00      	nop
 80032ac:	20000204 	.word	0x20000204
 80032b0:	44000000 	.word	0x44000000
 80032b4:	42a00000 	.word	0x42a00000
      break;
 80032b8:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateRight == 2U) {
 80032ba:	4b75      	ldr	r3, [pc, #468]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 80032bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032be:	2b02      	cmp	r3, #2
 80032c0:	f040 80e2 	bne.w	8003488 <ActionsModel_RotateRight+0x4bc>
    ActionsModel_DW.exit_port_index_RotateRight = 0U;
 80032c4:	4b72      	ldr	r3, [pc, #456]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	2b05      	cmp	r3, #5
 80032d2:	f200 80c0 	bhi.w	8003456 <ActionsModel_RotateRight+0x48a>
 80032d6:	a201      	add	r2, pc, #4	@ (adr r2, 80032dc <ActionsModel_RotateRight+0x310>)
 80032d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032dc:	0800337f 	.word	0x0800337f
 80032e0:	08003351 	.word	0x08003351
 80032e4:	08003323 	.word	0x08003323
 80032e8:	080032f5 	.word	0x080032f5
 80032ec:	08003431 	.word	0x08003431
 80032f0:	0800340b 	.word	0x0800340b
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 80032f4:	4b66      	ldr	r3, [pc, #408]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 80032fc:	4b64      	ldr	r3, [pc, #400]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 80032fe:	2204      	movs	r2, #4
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	2206      	movs	r2, #6
 8003308:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800330a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800330c:	2200      	movs	r2, #0
 800330e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	f04f 0200 	mov.w	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
      break;
 8003320:	e0b2      	b.n	8003488 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8003322:	4b5b      	ldr	r3, [pc, #364]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 8003324:	2207      	movs	r2, #7
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800332a:	4b59      	ldr	r3, [pc, #356]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 800332c:	2202      	movs	r2, #2
 800332e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003334:	2206      	movs	r2, #6
 8003336:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333a:	2200      	movs	r2, #0
 800333c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	f04f 0200 	mov.w	r2, #0
 8003344:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	f04f 0200 	mov.w	r2, #0
 800334c:	601a      	str	r2, [r3, #0]
      break;
 800334e:	e09b      	b.n	8003488 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8003350:	4b4f      	ldr	r3, [pc, #316]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 8003352:	2206      	movs	r2, #6
 8003354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003358:	4b4d      	ldr	r3, [pc, #308]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 800335a:	2202      	movs	r2, #2
 800335c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	2206      	movs	r2, #6
 8003364:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003368:	2200      	movs	r2, #0
 800336a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800336c:	6a3b      	ldr	r3, [r7, #32]
 800336e:	f04f 0200 	mov.w	r2, #0
 8003372:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003374:	6a3b      	ldr	r3, [r7, #32]
 8003376:	f04f 0200 	mov.w	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
      break;
 800337c:	e084      	b.n	8003488 <ActionsModel_RotateRight+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 800337e:	4b44      	ldr	r3, [pc, #272]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 8003380:	2204      	movs	r2, #4
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003388:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800338e:	4619      	mov	r1, r3
 8003390:	4610      	mov	r0, r2
 8003392:	f7fd ff80 	bl	8001296 <ActionsM_checkSafetyFromForward>
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
 800339a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800339c:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 800339e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <ActionsModel_RotateRight+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80033a6:	4b3a      	ldr	r3, [pc, #232]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 80033a8:	2202      	movs	r2, #2
 80033aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80033ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	6a39      	ldr	r1, [r7, #32]
 80033b4:	69b8      	ldr	r0, [r7, #24]
 80033b6:	f7fe fc63 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80033ba:	e065      	b.n	8003488 <ActionsModel_RotateRight+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80033bc:	4b34      	ldr	r3, [pc, #208]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 80033be:	2203      	movs	r2, #3
 80033c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 80033c4:	4b33      	ldr	r3, [pc, #204]	@ (8003494 <ActionsModel_RotateRight+0x4c8>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80033ca:	4b33      	ldr	r3, [pc, #204]	@ (8003498 <ActionsModel_RotateRight+0x4cc>)
 80033cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ce:	69f9      	ldr	r1, [r7, #28]
 80033d0:	2001      	movs	r0, #1
 80033d2:	f7fd fe5f 	bl	8001094 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80033d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d8:	2201      	movs	r2, #1
 80033da:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033e2:	ee07 3a90 	vmov	s15, r3
 80033e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033ea:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 800349c <ActionsModel_RotateRight+0x4d0>
 80033ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033f2:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80034a0 <ActionsModel_RotateRight+0x4d4>
 80033f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fa:	6a3b      	ldr	r3, [r7, #32]
 80033fc:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	601a      	str	r2, [r3, #0]
      break;
 8003408:	e03e      	b.n	8003488 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 800340a:	4b21      	ldr	r3, [pc, #132]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 800340c:	2203      	movs	r2, #3
 800340e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003414:	2206      	movs	r2, #6
 8003416:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	f04f 0200 	mov.w	r2, #0
 8003424:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003426:	6a3b      	ldr	r3, [r7, #32]
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
      break;
 800342e:	e02b      	b.n	8003488 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003430:	4b17      	ldr	r3, [pc, #92]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 8003432:	2202      	movs	r2, #2
 8003434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8003438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343a:	2205      	movs	r2, #5
 800343c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800343e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003440:	2200      	movs	r2, #0
 8003442:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	f04f 0200 	mov.w	r2, #0
 800344a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	601a      	str	r2, [r3, #0]
      break;
 8003454:	e018      	b.n	8003488 <ActionsModel_RotateRight+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8003456:	4b0e      	ldr	r3, [pc, #56]	@ (8003490 <ActionsModel_RotateRight+0x4c4>)
 8003458:	2205      	movs	r2, #5
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 800345e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003460:	2200      	movs	r2, #0
 8003462:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003466:	2200      	movs	r2, #0
 8003468:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800346a:	6a3b      	ldr	r3, [r7, #32]
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 800347a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800347c:	2200      	movs	r2, #0
 800347e:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8003480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003482:	2200      	movs	r2, #0
 8003484:	705a      	strb	r2, [r3, #1]
      break;
 8003486:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 8003488:	bf00      	nop
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	20000204 	.word	0x20000204
 8003494:	20000200 	.word	0x20000200
 8003498:	2000024c 	.word	0x2000024c
 800349c:	44000000 	.word	0x44000000
 80034a0:	42c80000 	.word	0x42c80000

080034a4 <ActionsModel_Init>:

/* System initialize for referenced model: 'ActionsModel' */
void ActionsModel_Init(BUS_SetPoint *rty_setPoint, ENUM_TrackingObstacles
  *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  /*  Outputs initialization */
  /*  Superstate inutile? Forse con lo stato degradato ha senso se questo chart cambia stato */
  ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80034b0:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <ActionsModel_Init+0x40>)
 80034b2:	2205      	movs	r2, #5
 80034b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /*  Actions */
  /*  Set point */
  rty_setPoint->rightAxis = 0.0F;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	605a      	str	r2, [r3, #4]
  rty_setPoint->leftAxis = 0.0F;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f04f 0200 	mov.w	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]

  /*  Led */
  rty_redLeds->left = RED_OFF;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	701a      	strb	r2, [r3, #0]
  rty_redLeds->right = RED_OFF;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	705a      	strb	r2, [r3, #1]

  /* SystemInitialize for Chart: '<Root>/RoverAction' incorporates:
   *  Chart: '<Root>/MovingObstacles'
   */
  /* SystemInitialize for Chart: '<Root>/MovingObstacles' */
  ActionsMod_MovingObstacles_Init(rty_statusObstacles,
 80034d4:	4904      	ldr	r1, [pc, #16]	@ (80034e8 <ActionsModel_Init+0x44>)
 80034d6:	68b8      	ldr	r0, [r7, #8]
 80034d8:	f7fd fdca 	bl	8001070 <ActionsMod_MovingObstacles_Init>
    &ActionsModel_DW.sf_MovingObstacles);

  /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 80034dc:	bf00      	nop
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	20000204 	.word	0x20000204
 80034e8:	2000024c 	.word	0x2000024c

080034ec <ActionsModel_ComputeRoverAction>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b08c      	sub	sp, #48	@ 0x30
 80034f0:	af08      	add	r7, sp, #32
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
 80034f8:	603b      	str	r3, [r7, #0]
  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  switch (ActionsModel_DW.is_CurrentRoverAction) {
 80034fa:	4bab      	ldr	r3, [pc, #684]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 80034fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003500:	3b01      	subs	r3, #1
 8003502:	2b05      	cmp	r3, #5
 8003504:	f200 82e3 	bhi.w	8003ace <ActionsModel_ComputeRoverAction+0x5e2>
 8003508:	a201      	add	r2, pc, #4	@ (adr r2, 8003510 <ActionsModel_ComputeRoverAction+0x24>)
 800350a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350e:	bf00      	nop
 8003510:	08003529 	.word	0x08003529
 8003514:	0800354f 	.word	0x0800354f
 8003518:	0800371b 	.word	0x0800371b
 800351c:	080038d1 	.word	0x080038d1
 8003520:	080038f7 	.word	0x080038f7
 8003524:	08003aa5 	.word	0x08003aa5
   case ActionsModel_IN_Backward:
    ActionsModel_Backward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8003528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352a:	9305      	str	r3, [sp, #20]
 800352c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800352e:	9304      	str	r3, [sp, #16]
 8003530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003532:	9303      	str	r3, [sp, #12]
 8003534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003536:	9302      	str	r3, [sp, #8]
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	9301      	str	r3, [sp, #4]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	68b9      	ldr	r1, [r7, #8]
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f7fe fc04 	bl	8001d54 <ActionsModel_Backward>
                          rtu_gyroscope, rtu_sonar, rty_setPoint,
                          rty_roverAction, rty_safeAction, rty_statusObstacles,
                          rty_redLeds);
    break;
 800354c:	e2d9      	b.n	8003b02 <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_BrakingHard:
    if (*rtu_currentUserAction != UA_BRAKING_HARD) {
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	2b05      	cmp	r3, #5
 8003554:	f000 82d0 	beq.w	8003af8 <ActionsModel_ComputeRoverAction+0x60c>
      switch (*rtu_currentUserAction) {
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	3b01      	subs	r3, #1
 800355e:	2b05      	cmp	r3, #5
 8003560:	f200 80c1 	bhi.w	80036e6 <ActionsModel_ComputeRoverAction+0x1fa>
 8003564:	a201      	add	r2, pc, #4	@ (adr r2, 800356c <ActionsModel_ComputeRoverAction+0x80>)
 8003566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356a:	bf00      	nop
 800356c:	0800360f 	.word	0x0800360f
 8003570:	080035e1 	.word	0x080035e1
 8003574:	080035b3 	.word	0x080035b3
 8003578:	08003585 	.word	0x08003585
 800357c:	080036c1 	.word	0x080036c1
 8003580:	0800369b 	.word	0x0800369b
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8003584:	4b88      	ldr	r3, [pc, #544]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003586:	2201      	movs	r2, #1
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 800358c:	4b86      	ldr	r3, [pc, #536]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 800358e:	2204      	movs	r2, #4
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003596:	2206      	movs	r2, #6
 8003598:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800359a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800359c:	2200      	movs	r2, #0
 800359e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80035a0:	6a3b      	ldr	r3, [r7, #32]
 80035a2:	f04f 0200 	mov.w	r2, #0
 80035a6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
        break;
 80035b0:	e0b2      	b.n	8003718 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 80035b2:	4b7d      	ldr	r3, [pc, #500]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 80035b4:	2207      	movs	r2, #7
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 80035ba:	4b7b      	ldr	r3, [pc, #492]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 80035bc:	2202      	movs	r2, #2
 80035be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c4:	2206      	movs	r2, #6
 80035c6:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80035c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ca:	2200      	movs	r2, #0
 80035cc:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80035d6:	6a3b      	ldr	r3, [r7, #32]
 80035d8:	f04f 0200 	mov.w	r2, #0
 80035dc:	601a      	str	r2, [r3, #0]
        break;
 80035de:	e09b      	b.n	8003718 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80035e0:	4b71      	ldr	r3, [pc, #452]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 80035e2:	2206      	movs	r2, #6
 80035e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80035e8:	4b6f      	ldr	r3, [pc, #444]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80035f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f2:	2206      	movs	r2, #6
 80035f4:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80035f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035f8:	2200      	movs	r2, #0
 80035fa:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80035fc:	6a3b      	ldr	r3, [r7, #32]
 80035fe:	f04f 0200 	mov.w	r2, #0
 8003602:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
        break;
 800360c:	e084      	b.n	8003718 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 800360e:	4b66      	ldr	r3, [pc, #408]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003610:	2204      	movs	r2, #4
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003618:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800361e:	4619      	mov	r1, r3
 8003620:	4610      	mov	r0, r2
 8003622:	f7fd fe38 	bl	8001296 <ActionsM_checkSafetyFromForward>
 8003626:	4603      	mov	r3, r0
 8003628:	461a      	mov	r2, r3
 800362a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800362c:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 800362e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <ActionsModel_ComputeRoverAction+0x160>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8003636:	4b5c      	ldr	r3, [pc, #368]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003638:	2202      	movs	r2, #2
 800363a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 800363e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003642:	6a39      	ldr	r1, [r7, #32]
 8003644:	69b8      	ldr	r0, [r7, #24]
 8003646:	f7fe fb1b 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 800364a:	e065      	b.n	8003718 <ActionsModel_ComputeRoverAction+0x22c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 800364c:	4b56      	ldr	r3, [pc, #344]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 800364e:	2203      	movs	r2, #3
 8003650:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003654:	4b55      	ldr	r3, [pc, #340]	@ (80037ac <ActionsModel_ComputeRoverAction+0x2c0>)
 8003656:	2201      	movs	r2, #1
 8003658:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800365a:	4b55      	ldr	r3, [pc, #340]	@ (80037b0 <ActionsModel_ComputeRoverAction+0x2c4>)
 800365c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800365e:	69f9      	ldr	r1, [r7, #28]
 8003660:	2001      	movs	r0, #1
 8003662:	f7fd fd17 	bl	8001094 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003668:	2201      	movs	r2, #1
 800366a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003672:	ee07 3a90 	vmov	s15, r3
 8003676:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800367a:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80037b4 <ActionsModel_ComputeRoverAction+0x2c8>
 800367e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003682:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80037b8 <ActionsModel_ComputeRoverAction+0x2cc>
 8003686:	ee67 7a87 	vmul.f32	s15, s15, s14
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003690:	6a3b      	ldr	r3, [r7, #32]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	601a      	str	r2, [r3, #0]
        break;
 8003698:	e03e      	b.n	8003718 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 800369a:	4b43      	ldr	r3, [pc, #268]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 800369c:	2203      	movs	r2, #3
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	2206      	movs	r2, #6
 80036a6:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80036a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036aa:	2200      	movs	r2, #0
 80036ac:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]
        break;
 80036be:	e02b      	b.n	8003718 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 80036c0:	4b39      	ldr	r3, [pc, #228]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 80036c2:	2202      	movs	r2, #2
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 80036c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ca:	2205      	movs	r2, #5
 80036cc:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80036ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d0:	2200      	movs	r2, #0
 80036d2:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80036d4:	6a3b      	ldr	r3, [r7, #32]
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80036dc:	6a3b      	ldr	r3, [r7, #32]
 80036de:	f04f 0200 	mov.w	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]
        break;
 80036e4:	e018      	b.n	8003718 <ActionsModel_ComputeRoverAction+0x22c>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80036e6:	4b30      	ldr	r3, [pc, #192]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 80036e8:	2205      	movs	r2, #5
 80036ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 80036ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f0:	2200      	movs	r2, #0
 80036f2:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80036f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f6:	2200      	movs	r2, #0
 80036f8:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003702:	6a3b      	ldr	r3, [r7, #32]
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 800370a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370c:	2200      	movs	r2, #0
 800370e:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 8003710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003712:	2200      	movs	r2, #0
 8003714:	705a      	strb	r2, [r3, #1]
        break;
 8003716:	bf00      	nop
      }
    }
    break;
 8003718:	e1ee      	b.n	8003af8 <ActionsModel_ComputeRoverAction+0x60c>

   case ActionsModel_IN_BrakingSmooth:
    /*  [currentUserAction ~= ENUM_UserAction.UA_BRAKING_SMOOTH && currentUserAction ~= ENUM_UserAction.UA_NONE] */
    if (*rtu_currentUserAction != UA_BRAKING_SMOOTH) {
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	2b06      	cmp	r3, #6
 8003720:	f000 81ec 	beq.w	8003afc <ActionsModel_ComputeRoverAction+0x610>
      switch (*rtu_currentUserAction) {
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	3b01      	subs	r3, #1
 800372a:	2b04      	cmp	r3, #4
 800372c:	f200 80b6 	bhi.w	800389c <ActionsModel_ComputeRoverAction+0x3b0>
 8003730:	a201      	add	r2, pc, #4	@ (adr r2, 8003738 <ActionsModel_ComputeRoverAction+0x24c>)
 8003732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003736:	bf00      	nop
 8003738:	080037eb 	.word	0x080037eb
 800373c:	080037bd 	.word	0x080037bd
 8003740:	0800377b 	.word	0x0800377b
 8003744:	0800374d 	.word	0x0800374d
 8003748:	08003877 	.word	0x08003877
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800374c:	4b16      	ldr	r3, [pc, #88]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003754:	4b14      	ldr	r3, [pc, #80]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003756:	2204      	movs	r2, #4
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800375c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375e:	2206      	movs	r2, #6
 8003760:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	f04f 0200 	mov.w	r2, #0
 800376e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003770:	6a3b      	ldr	r3, [r7, #32]
 8003772:	f04f 0200 	mov.w	r2, #0
 8003776:	601a      	str	r2, [r3, #0]
        break;
 8003778:	e0a9      	b.n	80038ce <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800377a:	4b0b      	ldr	r3, [pc, #44]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 800377c:	2207      	movs	r2, #7
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8003782:	4b09      	ldr	r3, [pc, #36]	@ (80037a8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003784:	2202      	movs	r2, #2
 8003786:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800378a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378c:	2206      	movs	r2, #6
 800378e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003792:	2200      	movs	r2, #0
 8003794:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003796:	6a3b      	ldr	r3, [r7, #32]
 8003798:	f04f 0200 	mov.w	r2, #0
 800379c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800379e:	6a3b      	ldr	r3, [r7, #32]
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	601a      	str	r2, [r3, #0]
        break;
 80037a6:	e092      	b.n	80038ce <ActionsModel_ComputeRoverAction+0x3e2>
 80037a8:	20000204 	.word	0x20000204
 80037ac:	20000200 	.word	0x20000200
 80037b0:	2000024c 	.word	0x2000024c
 80037b4:	44000000 	.word	0x44000000
 80037b8:	42c80000 	.word	0x42c80000

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80037bc:	4baa      	ldr	r3, [pc, #680]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 80037be:	2206      	movs	r2, #6
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80037c4:	4ba8      	ldr	r3, [pc, #672]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80037cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ce:	2206      	movs	r2, #6
 80037d0:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80037d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d4:	2200      	movs	r2, #0
 80037d6:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80037d8:	6a3b      	ldr	r3, [r7, #32]
 80037da:	f04f 0200 	mov.w	r2, #0
 80037de:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
        break;
 80037e8:	e071      	b.n	80038ce <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80037ea:	4b9f      	ldr	r3, [pc, #636]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 80037ec:	2204      	movs	r2, #4
 80037ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80037f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f4:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80037fa:	4619      	mov	r1, r3
 80037fc:	4610      	mov	r0, r2
 80037fe:	f7fd fd4a 	bl	8001296 <ActionsM_checkSafetyFromForward>
 8003802:	4603      	mov	r3, r0
 8003804:	461a      	mov	r2, r3
 8003806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003808:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 800380a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00a      	beq.n	8003828 <ActionsModel_ComputeRoverAction+0x33c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8003812:	4b95      	ldr	r3, [pc, #596]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 8003814:	2202      	movs	r2, #2
 8003816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 800381a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800381e:	6a39      	ldr	r1, [r7, #32]
 8003820:	69b8      	ldr	r0, [r7, #24]
 8003822:	f7fe fa2d 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 8003826:	e052      	b.n	80038ce <ActionsModel_ComputeRoverAction+0x3e2>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003828:	4b8f      	ldr	r3, [pc, #572]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 800382a:	2203      	movs	r2, #3
 800382c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003830:	4b8e      	ldr	r3, [pc, #568]	@ (8003a6c <ActionsModel_ComputeRoverAction+0x580>)
 8003832:	2201      	movs	r2, #1
 8003834:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003836:	4b8e      	ldr	r3, [pc, #568]	@ (8003a70 <ActionsModel_ComputeRoverAction+0x584>)
 8003838:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800383a:	69f9      	ldr	r1, [r7, #28]
 800383c:	2001      	movs	r0, #1
 800383e:	f7fd fc29 	bl	8001094 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003844:	2201      	movs	r2, #1
 8003846:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800384e:	ee07 3a90 	vmov	s15, r3
 8003852:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003856:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8003a74 <ActionsModel_ComputeRoverAction+0x588>
 800385a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800385e:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8003a78 <ActionsModel_ComputeRoverAction+0x58c>
 8003862:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003866:	6a3b      	ldr	r3, [r7, #32]
 8003868:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	6a3b      	ldr	r3, [r7, #32]
 8003872:	601a      	str	r2, [r3, #0]
        break;
 8003874:	e02b      	b.n	80038ce <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003876:	4b7c      	ldr	r3, [pc, #496]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 8003878:	2202      	movs	r2, #2
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 800387e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003880:	2205      	movs	r2, #5
 8003882:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003886:	2200      	movs	r2, #0
 8003888:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 800388a:	6a3b      	ldr	r3, [r7, #32]
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003892:	6a3b      	ldr	r3, [r7, #32]
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	601a      	str	r2, [r3, #0]
        break;
 800389a:	e018      	b.n	80038ce <ActionsModel_ComputeRoverAction+0x3e2>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 800389c:	4b72      	ldr	r3, [pc, #456]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 800389e:	2205      	movs	r2, #5
 80038a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	2200      	movs	r2, #0
 80038a8:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80038aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ac:	2200      	movs	r2, #0
 80038ae:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80038b0:	6a3b      	ldr	r3, [r7, #32]
 80038b2:	f04f 0200 	mov.w	r2, #0
 80038b6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80038b8:	6a3b      	ldr	r3, [r7, #32]
 80038ba:	f04f 0200 	mov.w	r2, #0
 80038be:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 80038c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c2:	2200      	movs	r2, #0
 80038c4:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 80038c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c8:	2200      	movs	r2, #0
 80038ca:	705a      	strb	r2, [r3, #1]
        break;
 80038cc:	bf00      	nop
      }
    }
    break;
 80038ce:	e115      	b.n	8003afc <ActionsModel_ComputeRoverAction+0x610>

   case ActionsModel_IN_Forward:
    ActionsModel_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 80038d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d2:	9305      	str	r3, [sp, #20]
 80038d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d6:	9304      	str	r3, [sp, #16]
 80038d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038da:	9303      	str	r3, [sp, #12]
 80038dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038de:	9302      	str	r3, [sp, #8]
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	9301      	str	r3, [sp, #4]
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	68b9      	ldr	r1, [r7, #8]
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f7fe fdec 	bl	80024cc <ActionsModel_Forward>
                         rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
                         rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 80038f4:	e105      	b.n	8003b02 <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_None:
    if (*rtu_currentUserAction != UA_NONE) {
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f000 8100 	beq.w	8003b00 <ActionsModel_ComputeRoverAction+0x614>
      switch (*rtu_currentUserAction) {
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	3b01      	subs	r3, #1
 8003906:	2b05      	cmp	r3, #5
 8003908:	f200 80b8 	bhi.w	8003a7c <ActionsModel_ComputeRoverAction+0x590>
 800390c:	a201      	add	r2, pc, #4	@ (adr r2, 8003914 <ActionsModel_ComputeRoverAction+0x428>)
 800390e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003912:	bf00      	nop
 8003914:	080039b7 	.word	0x080039b7
 8003918:	08003989 	.word	0x08003989
 800391c:	0800395b 	.word	0x0800395b
 8003920:	0800392d 	.word	0x0800392d
 8003924:	08003a7d 	.word	0x08003a7d
 8003928:	08003a43 	.word	0x08003a43
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800392c:	4b4e      	ldr	r3, [pc, #312]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 800392e:	2201      	movs	r2, #1
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003934:	4b4c      	ldr	r3, [pc, #304]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 8003936:	2204      	movs	r2, #4
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	2206      	movs	r2, #6
 8003940:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003944:	2200      	movs	r2, #0
 8003946:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003948:	6a3b      	ldr	r3, [r7, #32]
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	f04f 0200 	mov.w	r2, #0
 8003956:	601a      	str	r2, [r3, #0]
        break;
 8003958:	e0a3      	b.n	8003aa2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800395a:	4b43      	ldr	r3, [pc, #268]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 800395c:	2207      	movs	r2, #7
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8003962:	4b41      	ldr	r3, [pc, #260]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 8003964:	2202      	movs	r2, #2
 8003966:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800396a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396c:	2206      	movs	r2, #6
 800396e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003972:	2200      	movs	r2, #0
 8003974:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800397e:	6a3b      	ldr	r3, [r7, #32]
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	601a      	str	r2, [r3, #0]
        break;
 8003986:	e08c      	b.n	8003aa2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8003988:	4b37      	ldr	r3, [pc, #220]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 800398a:	2206      	movs	r2, #6
 800398c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003990:	4b35      	ldr	r3, [pc, #212]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 8003992:	2202      	movs	r2, #2
 8003994:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399a:	2206      	movs	r2, #6
 800399c:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800399e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a0:	2200      	movs	r2, #0
 80039a2:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80039a4:	6a3b      	ldr	r3, [r7, #32]
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]
        break;
 80039b4:	e075      	b.n	8003aa2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80039b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 80039b8:	2204      	movs	r2, #4
 80039ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80039be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c0:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80039c6:	4619      	mov	r1, r3
 80039c8:	4610      	mov	r0, r2
 80039ca:	f7fd fc64 	bl	8001296 <ActionsM_checkSafetyFromForward>
 80039ce:	4603      	mov	r3, r0
 80039d0:	461a      	mov	r2, r3
 80039d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d4:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 80039d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00a      	beq.n	80039f4 <ActionsModel_ComputeRoverAction+0x508>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80039de:	4b22      	ldr	r3, [pc, #136]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 80039e0:	2202      	movs	r2, #2
 80039e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80039e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ea:	6a39      	ldr	r1, [r7, #32]
 80039ec:	69b8      	ldr	r0, [r7, #24]
 80039ee:	f7fe f947 	bl	8001c80 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 80039f2:	e056      	b.n	8003aa2 <ActionsModel_ComputeRoverAction+0x5b6>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80039f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 80039f6:	2203      	movs	r2, #3
 80039f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 80039fc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a6c <ActionsModel_ComputeRoverAction+0x580>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003a02:	4b1b      	ldr	r3, [pc, #108]	@ (8003a70 <ActionsModel_ComputeRoverAction+0x584>)
 8003a04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a06:	69f9      	ldr	r1, [r7, #28]
 8003a08:	2001      	movs	r0, #1
 8003a0a:	f7fd fb43 	bl	8001094 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a1a:	ee07 3a90 	vmov	s15, r3
 8003a1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a22:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8003a74 <ActionsModel_ComputeRoverAction+0x588>
 8003a26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a2a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003a78 <ActionsModel_ComputeRoverAction+0x58c>
 8003a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a32:	6a3b      	ldr	r3, [r7, #32]
 8003a34:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003a38:	6a3b      	ldr	r3, [r7, #32]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	601a      	str	r2, [r3, #0]
        break;
 8003a40:	e02f      	b.n	8003aa2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8003a42:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <ActionsModel_ComputeRoverAction+0x57c>)
 8003a44:	2203      	movs	r2, #3
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	2206      	movs	r2, #6
 8003a4e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a52:	2200      	movs	r2, #0
 8003a54:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003a56:	6a3b      	ldr	r3, [r7, #32]
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003a5e:	6a3b      	ldr	r3, [r7, #32]
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
        break;
 8003a66:	e01c      	b.n	8003aa2 <ActionsModel_ComputeRoverAction+0x5b6>
 8003a68:	20000204 	.word	0x20000204
 8003a6c:	20000200 	.word	0x20000200
 8003a70:	2000024c 	.word	0x2000024c
 8003a74:	44000000 	.word	0x44000000
 8003a78:	42c80000 	.word	0x42c80000

       default:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003a7c:	4b23      	ldr	r3, [pc, #140]	@ (8003b0c <ActionsModel_ComputeRoverAction+0x620>)
 8003a7e:	2202      	movs	r2, #2
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 8003a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a86:	2205      	movs	r2, #5
 8003a88:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	f04f 0200 	mov.w	r2, #0
 8003a96:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
        break;
 8003aa0:	bf00      	nop
      }
    }
    break;
 8003aa2:	e02d      	b.n	8003b00 <ActionsModel_ComputeRoverAction+0x614>

   case ActionsModel_IN_RotateLeft:
    ActionsModel_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 8003aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa6:	9306      	str	r3, [sp, #24]
 8003aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aaa:	9305      	str	r3, [sp, #20]
 8003aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aae:	9304      	str	r3, [sp, #16]
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	9303      	str	r3, [sp, #12]
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	9302      	str	r3, [sp, #8]
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	9301      	str	r3, [sp, #4]
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68b9      	ldr	r1, [r7, #8]
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f7ff f814 	bl	8002af4 <ActionsModel_RotateLeft>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 8003acc:	e019      	b.n	8003b02 <ActionsModel_ComputeRoverAction+0x616>

   default:
    /* case IN_RotateRight: */
    ActionsModel_RotateRight(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 8003ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad0:	9306      	str	r3, [sp, #24]
 8003ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ad4:	9305      	str	r3, [sp, #20]
 8003ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad8:	9304      	str	r3, [sp, #16]
 8003ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003adc:	9303      	str	r3, [sp, #12]
 8003ade:	6a3b      	ldr	r3, [r7, #32]
 8003ae0:	9302      	str	r3, [sp, #8]
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	9301      	str	r3, [sp, #4]
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	68b9      	ldr	r1, [r7, #8]
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f7ff fa6b 	bl	8002fcc <ActionsModel_RotateRight>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 8003af6:	e004      	b.n	8003b02 <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003af8:	bf00      	nop
 8003afa:	e002      	b.n	8003b02 <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003afc:	bf00      	nop
 8003afe:	e000      	b.n	8003b02 <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003b00:	bf00      	nop
  }

  /* End of Chart: '<Root>/RoverAction' */
  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 8003b02:	bf00      	nop
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20000204 	.word	0x20000204

08003b10 <ActionsModel_initialize>:

/* Model initialize function */
void ActionsModel_initialize(const char_T **rt_errorStatus)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  RT_MODEL_ActionsModel_T *const ActionsModel_M = &(ActionsModel_MdlrefDW.rtm);
 8003b18:	4b05      	ldr	r3, [pc, #20]	@ (8003b30 <ActionsModel_initialize+0x20>)
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Registration code */

  /* initialize error status */
  rtmSetErrorStatusPointer(ActionsModel_M, rt_errorStatus);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	601a      	str	r2, [r3, #0]
}
 8003b22:	bf00      	nop
 8003b24:	3714      	adds	r7, #20
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	200001fc 	.word	0x200001fc

08003b34 <Board2_ExchangeLocalState>:
  *nextCounter);
static void Board2_ExchangeGlobalState(void);

/* Function for Chart: '<Root>/SupervisorB2' */
static void Board2_ExchangeLocalState(void)
{
 8003b34:	b5b0      	push	{r4, r5, r7, lr}
 8003b36:	af00      	add	r7, sp, #0
  if (Board2_DW.is_ExchangeLocalState == Board2_IN_LS_Receive) {
 8003b38:	4bba      	ldr	r3, [pc, #744]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003b3a:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	f040 80b3 	bne.w	8003caa <Board2_ExchangeLocalState+0x176>
    switch (Board2_DW.is_LS_Receive) {
 8003b44:	4bb7      	ldr	r3, [pc, #732]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003b46:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d863      	bhi.n	8003c18 <Board2_ExchangeLocalState+0xe4>
 8003b50:	a201      	add	r2, pc, #4	@ (adr r2, 8003b58 <Board2_ExchangeLocalState+0x24>)
 8003b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b56:	bf00      	nop
 8003b58:	08003b6d 	.word	0x08003b6d
 8003b5c:	08003b99 	.word	0x08003b99
 8003b60:	08003bb1 	.word	0x08003bb1
 8003b64:	08003be9 	.word	0x08003be9
 8003b68:	08003bfb 	.word	0x08003bfb
     case Board2_IN_CheckCRC:
      switch (Board2_DW.flagCRC) {
 8003b6c:	4bad      	ldr	r3, [pc, #692]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003b6e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d008      	beq.n	8003b88 <Board2_ExchangeLocalState+0x54>
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d16a      	bne.n	8003c50 <Board2_ExchangeLocalState+0x11c>
       case 1:
        Board2_DW.is_LS_Receive = Board2_IN_SendAck;
 8003b7a:	4baa      	ldr	r3, [pc, #680]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003b7c:	2204      	movs	r2, #4
 8003b7e:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 8003b82:	f002 ffa3 	bl	8006acc <UART_SendAck>
        break;
 8003b86:	e006      	b.n	8003b96 <Board2_ExchangeLocalState+0x62>

       case 0:
        Board2_DW.is_LS_Receive = Board2_IN_SendNack;
 8003b88:	4ba6      	ldr	r3, [pc, #664]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003b8a:	2205      	movs	r2, #5
 8003b8c:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendNack();
 8003b90:	f002 ffa6 	bl	8006ae0 <UART_SendNack>
        break;
 8003b94:	bf00      	nop
      }
      break;
 8003b96:	e05b      	b.n	8003c50 <Board2_ExchangeLocalState+0x11c>

     case Board2_IN_R_CheckCRC:
      if (Board2_DW.flagCRC == 1) {
 8003b98:	4ba2      	ldr	r3, [pc, #648]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003b9a:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d158      	bne.n	8003c54 <Board2_ExchangeLocalState+0x120>
        Board2_DW.is_LS_Receive = Board2_IN_SendAck;
 8003ba2:	4ba0      	ldr	r3, [pc, #640]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003ba4:	2204      	movs	r2, #4
 8003ba6:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 8003baa:	f002 ff8f 	bl	8006acc <UART_SendAck>
      }
      break;
 8003bae:	e051      	b.n	8003c54 <Board2_ExchangeLocalState+0x120>

     case Board2_IN_R_WaitingData:
      if (hasReceived() == 1) {
 8003bb0:	f002 ff66 	bl	8006a80 <hasReceived>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d14e      	bne.n	8003c58 <Board2_ExchangeLocalState+0x124>
        Board2_DW.flagCRC = 0U;
 8003bba:	4b9a      	ldr	r3, [pc, #616]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003bc2:	f002 ff2f 	bl	8006a24 <resetRTR>
        Board2_DW.is_LS_Receive = Board2_IN_R_CheckCRC;
 8003bc6:	4b97      	ldr	r3, [pc, #604]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003bc8:	2202      	movs	r2, #2
 8003bca:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 8003bce:	4b95      	ldr	r3, [pc, #596]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003bd0:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4894      	ldr	r0, [pc, #592]	@ (8003e28 <Board2_ExchangeLocalState+0x2f4>)
 8003bd8:	f002 feca 	bl	8006970 <compareCRC>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	461a      	mov	r2, r3
 8003be0:	4b90      	ldr	r3, [pc, #576]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003be2:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 8003be6:	e037      	b.n	8003c58 <Board2_ExchangeLocalState+0x124>

     case Board2_IN_SendAck:
      Board2_DW.is_LS_Receive = Board2_IN_NO_ACTIVE_CHILD;
 8003be8:	4b8e      	ldr	r3, [pc, #568]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
      Board2_DW.exit_port_index_LS_Receive = 2U;
 8003bf0:	4b8c      	ldr	r3, [pc, #560]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      break;
 8003bf8:	e031      	b.n	8003c5e <Board2_ExchangeLocalState+0x12a>

     case Board2_IN_SendNack:
      Board2_DW.is_LS_Receive = Board2_IN_R_WaitingData;
 8003bfa:	4b8a      	ldr	r3, [pc, #552]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003bfc:	2203      	movs	r2, #3
 8003bfe:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 8003c02:	4b88      	ldr	r3, [pc, #544]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c04:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003c08:	3304      	adds	r3, #4
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	4886      	ldr	r0, [pc, #536]	@ (8003e28 <Board2_ExchangeLocalState+0x2f4>)
 8003c0e:	f002 ff15 	bl	8006a3c <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8003c12:	f002 fefb 	bl	8006a0c <setRTR>
      break;
 8003c16:	e022      	b.n	8003c5e <Board2_ExchangeLocalState+0x12a>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 8003c18:	f002 ff32 	bl	8006a80 <hasReceived>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d11c      	bne.n	8003c5c <Board2_ExchangeLocalState+0x128>
        Board2_DW.flagCRC = 0U;
 8003c22:	4b80      	ldr	r3, [pc, #512]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003c2a:	f002 fefb 	bl	8006a24 <resetRTR>
        Board2_DW.is_LS_Receive = Board2_IN_CheckCRC;
 8003c2e:	4b7d      	ldr	r3, [pc, #500]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 8003c36:	4b7b      	ldr	r3, [pc, #492]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c38:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	487a      	ldr	r0, [pc, #488]	@ (8003e28 <Board2_ExchangeLocalState+0x2f4>)
 8003c40:	f002 fe96 	bl	8006970 <compareCRC>
 8003c44:	4603      	mov	r3, r0
 8003c46:	461a      	mov	r2, r3
 8003c48:	4b76      	ldr	r3, [pc, #472]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c4a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 8003c4e:	e005      	b.n	8003c5c <Board2_ExchangeLocalState+0x128>
      break;
 8003c50:	bf00      	nop
 8003c52:	e004      	b.n	8003c5e <Board2_ExchangeLocalState+0x12a>
      break;
 8003c54:	bf00      	nop
 8003c56:	e002      	b.n	8003c5e <Board2_ExchangeLocalState+0x12a>
      break;
 8003c58:	bf00      	nop
 8003c5a:	e000      	b.n	8003c5e <Board2_ExchangeLocalState+0x12a>
      break;
 8003c5c:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_LS_Receive == 2U) {
 8003c5e:	4b71      	ldr	r3, [pc, #452]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c60:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	f040 80ad 	bne.w	8003dc4 <Board2_ExchangeLocalState+0x290>
      Board2_DW.exit_port_index_LS_Receive = 0U;
 8003c6a:	4b6e      	ldr	r3, [pc, #440]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

      /* Inport: '<Root>/rx_buffer' */
      deserializeLocalStateB1(&Board2_U.rx_buffer[0], Board2_DW.rxPayload,
 8003c72:	4b6c      	ldr	r3, [pc, #432]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c74:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003c78:	4a6c      	ldr	r2, [pc, #432]	@ (8003e2c <Board2_ExchangeLocalState+0x2f8>)
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	486a      	ldr	r0, [pc, #424]	@ (8003e28 <Board2_ExchangeLocalState+0x2f4>)
 8003c7e:	f000 fe61 	bl	8004944 <deserializeLocalStateB1>
        &Board2_DW.board1LocalState);

      /* Outport: '<Root>/tx_buffer' */
      serializeLocalStateB2(&Board2_Y.tx_buffer[0], &Board2_DW.board2LocalState);
 8003c82:	496b      	ldr	r1, [pc, #428]	@ (8003e30 <Board2_ExchangeLocalState+0x2fc>)
 8003c84:	486b      	ldr	r0, [pc, #428]	@ (8003e34 <Board2_ExchangeLocalState+0x300>)
 8003c86:	f000 ffdd 	bl	8004c44 <serializeLocalStateB2>
      computeCRC(&Board2_Y.tx_buffer[0], Board2_DW.txPayload);
 8003c8a:	4b66      	ldr	r3, [pc, #408]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c8c:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003c90:	4619      	mov	r1, r3
 8003c92:	4868      	ldr	r0, [pc, #416]	@ (8003e34 <Board2_ExchangeLocalState+0x300>)
 8003c94:	f002 fe54 	bl	8006940 <computeCRC>
      Board2_DW.is_ExchangeLocalState = Board2_IN_LS_Transmit;
 8003c98:	4b62      	ldr	r3, [pc, #392]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board2_DW.is_LS_Transmit = Board2_IN_ReceivingRTR;
 8003ca0:	4b60      	ldr	r3, [pc, #384]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003ca2:	2204      	movs	r2, #4
 8003ca4:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 8003ca8:	e08c      	b.n	8003dc4 <Board2_ExchangeLocalState+0x290>
    }
  } else {
    /* case IN_LS_Transmit: */
    switch (Board2_DW.is_LS_Transmit) {
 8003caa:	4b5e      	ldr	r3, [pc, #376]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003cac:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	2b04      	cmp	r3, #4
 8003cb4:	d851      	bhi.n	8003d5a <Board2_ExchangeLocalState+0x226>
 8003cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8003cbc <Board2_ExchangeLocalState+0x188>)
 8003cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cbc:	08003cd1 	.word	0x08003cd1
 8003cc0:	08003cf9 	.word	0x08003cf9
 8003cc4:	08003d03 	.word	0x08003d03
 8003cc8:	08003d29 	.word	0x08003d29
 8003ccc:	08003d51 	.word	0x08003d51
     case Board2_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 8003cd0:	f002 fe7c 	bl	80069cc <checkRTR>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d05c      	beq.n	8003d94 <Board2_ExchangeLocalState+0x260>
        Board2_DW.is_LS_Transmit = Board2_IN_R_Trasmit;
 8003cda:	4b52      	ldr	r3, [pc, #328]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 8003ce2:	f002 fed9 	bl	8006a98 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 8003ce6:	4b4f      	ldr	r3, [pc, #316]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003ce8:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003cec:	3304      	adds	r3, #4
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4850      	ldr	r0, [pc, #320]	@ (8003e34 <Board2_ExchangeLocalState+0x300>)
 8003cf2:	f002 fe77 	bl	80069e4 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 8003cf6:	e04d      	b.n	8003d94 <Board2_ExchangeLocalState+0x260>

     case Board2_IN_R_Trasmit:
      Board2_DW.is_LS_Transmit = Board2_IN_R_WaitAck;
 8003cf8:	4b4a      	ldr	r3, [pc, #296]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003d00:	e04f      	b.n	8003da2 <Board2_ExchangeLocalState+0x26e>

     case Board2_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 8003d02:	f002 febd 	bl	8006a80 <hasReceived>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d145      	bne.n	8003d98 <Board2_ExchangeLocalState+0x264>
 8003d0c:	f002 fed2 	bl	8006ab4 <UART_CheckAck>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d140      	bne.n	8003d98 <Board2_ExchangeLocalState+0x264>
        Board2_DW.is_LS_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8003d16:	4b43      	ldr	r3, [pc, #268]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        Board2_DW.exit_port_index_LS_Transmit = 2U;
 8003d1e:	4b41      	ldr	r3, [pc, #260]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d20:	2202      	movs	r2, #2
 8003d22:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      }
      break;
 8003d26:	e037      	b.n	8003d98 <Board2_ExchangeLocalState+0x264>

     case Board2_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 8003d28:	f002 fe50 	bl	80069cc <checkRTR>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d034      	beq.n	8003d9c <Board2_ExchangeLocalState+0x268>
        Board2_DW.is_LS_Transmit = Board2_IN_Trasmit;
 8003d32:	4b3c      	ldr	r3, [pc, #240]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d34:	2205      	movs	r2, #5
 8003d36:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 8003d3a:	f002 fead 	bl	8006a98 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 8003d3e:	4b39      	ldr	r3, [pc, #228]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d40:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003d44:	3304      	adds	r3, #4
 8003d46:	4619      	mov	r1, r3
 8003d48:	483a      	ldr	r0, [pc, #232]	@ (8003e34 <Board2_ExchangeLocalState+0x300>)
 8003d4a:	f002 fe4b 	bl	80069e4 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 8003d4e:	e025      	b.n	8003d9c <Board2_ExchangeLocalState+0x268>

     case Board2_IN_Trasmit:
      Board2_DW.is_LS_Transmit = Board2_IN_WaitAck;
 8003d50:	4b34      	ldr	r3, [pc, #208]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d52:	2206      	movs	r2, #6
 8003d54:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003d58:	e023      	b.n	8003da2 <Board2_ExchangeLocalState+0x26e>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 8003d5a:	f002 fe91 	bl	8006a80 <hasReceived>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d11d      	bne.n	8003da0 <Board2_ExchangeLocalState+0x26c>
        if (UART_CheckAck() == 1) {
 8003d64:	f002 fea6 	bl	8006ab4 <UART_CheckAck>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d108      	bne.n	8003d80 <Board2_ExchangeLocalState+0x24c>
          Board2_DW.is_LS_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8003d6e:	4b2d      	ldr	r3, [pc, #180]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
          Board2_DW.exit_port_index_LS_Transmit = 2U;
 8003d76:	4b2b      	ldr	r3, [pc, #172]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d78:	2202      	movs	r2, #2
 8003d7a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        } else if (UART_CheckAck() == 0) {
          Board2_DW.is_LS_Transmit = Board2_IN_R_ReceivingRTR;
        }
      }
      break;
 8003d7e:	e00f      	b.n	8003da0 <Board2_ExchangeLocalState+0x26c>
        } else if (UART_CheckAck() == 0) {
 8003d80:	f002 fe98 	bl	8006ab4 <UART_CheckAck>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10a      	bne.n	8003da0 <Board2_ExchangeLocalState+0x26c>
          Board2_DW.is_LS_Transmit = Board2_IN_R_ReceivingRTR;
 8003d8a:	4b26      	ldr	r3, [pc, #152]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003d92:	e005      	b.n	8003da0 <Board2_ExchangeLocalState+0x26c>
      break;
 8003d94:	bf00      	nop
 8003d96:	e004      	b.n	8003da2 <Board2_ExchangeLocalState+0x26e>
      break;
 8003d98:	bf00      	nop
 8003d9a:	e002      	b.n	8003da2 <Board2_ExchangeLocalState+0x26e>
      break;
 8003d9c:	bf00      	nop
 8003d9e:	e000      	b.n	8003da2 <Board2_ExchangeLocalState+0x26e>
      break;
 8003da0:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_LS_Transmit == 2U) {
 8003da2:	4b20      	ldr	r3, [pc, #128]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003da4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d10b      	bne.n	8003dc4 <Board2_ExchangeLocalState+0x290>
      Board2_DW.exit_port_index_LS_Transmit = 0U;
 8003dac:	4b1d      	ldr	r3, [pc, #116]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      Board2_DW.is_ExchangeLocalState = Board2_IN_NO_ACTIVE_CHILD;
 8003db4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board2_DW.exit_port_index_ExchangeLocalSt = 2U;
 8003dbc:	4b19      	ldr	r3, [pc, #100]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    }
  }

  if (Board2_DW.exit_port_index_ExchangeLocalSt == 2U) {
 8003dc4:	4b17      	ldr	r3, [pc, #92]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003dc6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d128      	bne.n	8003e20 <Board2_ExchangeLocalState+0x2ec>
    Board2_DW.exit_port_index_ExchangeLocalSt = 0U;
 8003dce:	4b15      	ldr	r3, [pc, #84]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeGlobalState;
 8003dd6:	4b13      	ldr	r3, [pc, #76]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003dd8:	2203      	movs	r2, #3
 8003dda:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry exchange global state */
    Board2_DW.txPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 8003dde:	4b11      	ldr	r3, [pc, #68]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003de0:	2228      	movs	r2, #40	@ 0x28
 8003de2:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board2_DW.rxPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 8003de6:	4b0f      	ldr	r3, [pc, #60]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003de8:	2228      	movs	r2, #40	@ 0x28
 8003dea:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    Board2_DW.is_ExchangeGlobalState = Boar_IN_ComputingOwnGlobalState;
 8003dee:	4b0d      	ldr	r3, [pc, #52]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board2_B.board2GlobalState.localStateB1 = Board2_DW.board1LocalState;
 8003df6:	4a10      	ldr	r2, [pc, #64]	@ (8003e38 <Board2_ExchangeLocalState+0x304>)
 8003df8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003dfa:	4615      	mov	r5, r2
 8003dfc:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8003e00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e04:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e08:	e885 0003 	stmia.w	r5, {r0, r1}

    /*  forse dovrei fare una copia del backup all'inizio del mio stato,
       siccome durante la trasmissione le variabili possono cambiare */
    Board2_B.board2GlobalState.localStateB2 = Board2_DW.board2LocalState;
 8003e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e38 <Board2_ExchangeLocalState+0x304>)
 8003e0e:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <Board2_ExchangeLocalState+0x2f0>)
 8003e10:	f102 0418 	add.w	r4, r2, #24
 8003e14:	f103 0564 	add.w	r5, r3, #100	@ 0x64
 8003e18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	6023      	str	r3, [r4, #0]
  }
}
 8003e20:	bf00      	nop
 8003e22:	bdb0      	pop	{r4, r5, r7, pc}
 8003e24:	20000280 	.word	0x20000280
 8003e28:	20000370 	.word	0x20000370
 8003e2c:	200002cc 	.word	0x200002cc
 8003e30:	200002e4 	.word	0x200002e4
 8003e34:	200003b0 	.word	0x200003b0
 8003e38:	20000250 	.word	0x20000250

08003e3c <Board2_evaluateLed>:

/* Function for Chart: '<Root>/SupervisorB2' */
static ENUM_StatusWhiteLed Board2_evaluateLed(uint16_T buttons, uint16_T
  lastButtons, ENUM_StatusWhiteLed previousLedStatus, uint16_T button_mask)
{
 8003e3c:	b490      	push	{r4, r7}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4604      	mov	r4, r0
 8003e44:	4608      	mov	r0, r1
 8003e46:	4611      	mov	r1, r2
 8003e48:	461a      	mov	r2, r3
 8003e4a:	4623      	mov	r3, r4
 8003e4c:	80fb      	strh	r3, [r7, #6]
 8003e4e:	4603      	mov	r3, r0
 8003e50:	80bb      	strh	r3, [r7, #4]
 8003e52:	460b      	mov	r3, r1
 8003e54:	70fb      	strb	r3, [r7, #3]
 8003e56:	4613      	mov	r3, r2
 8003e58:	803b      	strh	r3, [r7, #0]
  ENUM_StatusWhiteLed nextLedStatus;

  /*  Carico il vecchio stato di default */
  nextLedStatus = previousLedStatus;
 8003e5a:	78fb      	ldrb	r3, [r7, #3]
 8003e5c:	73fb      	strb	r3, [r7, #15]

  /*  se  premuto */
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 8003e5e:	88fa      	ldrh	r2, [r7, #6]
 8003e60:	883b      	ldrh	r3, [r7, #0]
 8003e62:	4013      	ands	r3, r2
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	883a      	ldrh	r2, [r7, #0]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d10e      	bne.n	8003e8a <Board2_evaluateLed+0x4e>
       != button_mask)) {
 8003e6c:	88ba      	ldrh	r2, [r7, #4]
 8003e6e:	883b      	ldrh	r3, [r7, #0]
 8003e70:	4013      	ands	r3, r2
 8003e72:	b29b      	uxth	r3, r3
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 8003e74:	883a      	ldrh	r2, [r7, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d007      	beq.n	8003e8a <Board2_evaluateLed+0x4e>
    /*  prima non era stato premuto (rising edge) */
    if (previousLedStatus == WHITE_OFF) {
 8003e7a:	78fb      	ldrb	r3, [r7, #3]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d102      	bne.n	8003e86 <Board2_evaluateLed+0x4a>
      nextLedStatus = WHITE_ON;
 8003e80:	2301      	movs	r3, #1
 8003e82:	73fb      	strb	r3, [r7, #15]
 8003e84:	e001      	b.n	8003e8a <Board2_evaluateLed+0x4e>
    } else {
      nextLedStatus = WHITE_OFF;
 8003e86:	2300      	movs	r3, #0
 8003e88:	73fb      	strb	r3, [r7, #15]
    }
  }

  return nextLedStatus;
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3710      	adds	r7, #16
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bc90      	pop	{r4, r7}
 8003e94:	4770      	bx	lr

08003e96 <Board2_computeUserAction>:

/* Function for Chart: '<Root>/SupervisorB2' */
static ENUM_UserAction Board2_computeUserAction(int16_T x_lever, int16_T y_lever,
  uint16_T buttons, uint16_T braking_hard_mask, uint16_T braking_smooth_mask)
{
 8003e96:	b490      	push	{r4, r7}
 8003e98:	b084      	sub	sp, #16
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	4608      	mov	r0, r1
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	4623      	mov	r3, r4
 8003ea6:	80fb      	strh	r3, [r7, #6]
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	80bb      	strh	r3, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	807b      	strh	r3, [r7, #2]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	803b      	strh	r3, [r7, #0]
  ENUM_UserAction userAction;
  userAction = UA_NONE;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	73fb      	strb	r3, [r7, #15]
  if ((buttons & braking_hard_mask) == braking_hard_mask) {
 8003eb8:	887a      	ldrh	r2, [r7, #2]
 8003eba:	883b      	ldrh	r3, [r7, #0]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	883a      	ldrh	r2, [r7, #0]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d102      	bne.n	8003ecc <Board2_computeUserAction+0x36>
    userAction = UA_BRAKING_HARD;
 8003ec6:	2305      	movs	r3, #5
 8003ec8:	73fb      	strb	r3, [r7, #15]
 8003eca:	e024      	b.n	8003f16 <Board2_computeUserAction+0x80>
  } else if ((buttons & braking_smooth_mask) == braking_smooth_mask) {
 8003ecc:	887a      	ldrh	r2, [r7, #2]
 8003ece:	8b3b      	ldrh	r3, [r7, #24]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	8b3a      	ldrh	r2, [r7, #24]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d102      	bne.n	8003ee0 <Board2_computeUserAction+0x4a>
    userAction = UA_BRAKING_SMOOTH;
 8003eda:	2306      	movs	r3, #6
 8003edc:	73fb      	strb	r3, [r7, #15]
 8003ede:	e01a      	b.n	8003f16 <Board2_computeUserAction+0x80>
  } else if (x_lever < 0) {
 8003ee0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	da02      	bge.n	8003eee <Board2_computeUserAction+0x58>
    userAction = UA_ROTATE_LEFT;
 8003ee8:	2302      	movs	r3, #2
 8003eea:	73fb      	strb	r3, [r7, #15]
 8003eec:	e013      	b.n	8003f16 <Board2_computeUserAction+0x80>
  } else if (x_lever > 0) {
 8003eee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	dd02      	ble.n	8003efc <Board2_computeUserAction+0x66>
    userAction = UA_ROTATE_RIGHT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	73fb      	strb	r3, [r7, #15]
 8003efa:	e00c      	b.n	8003f16 <Board2_computeUserAction+0x80>
  } else if (y_lever > 0) {
 8003efc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	dd02      	ble.n	8003f0a <Board2_computeUserAction+0x74>
    userAction = UA_FORWARD;
 8003f04:	2301      	movs	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
 8003f08:	e005      	b.n	8003f16 <Board2_computeUserAction+0x80>
  } else if (y_lever < 0) {
 8003f0a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	da01      	bge.n	8003f16 <Board2_computeUserAction+0x80>
    userAction = UA_BACKWARD;
 8003f12:	2304      	movs	r3, #4
 8003f14:	73fb      	strb	r3, [r7, #15]
  }

  return userAction;
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc90      	pop	{r4, r7}
 8003f20:	4770      	bx	lr

08003f22 <Board2_continueBraking>:

/* Function for Chart: '<Root>/SupervisorB2' */
static ENUM_UserAction Board2_continueBraking(ENUM_UserAction currentUserAction,
  ENUM_UserAction lastUserAction)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b085      	sub	sp, #20
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	4603      	mov	r3, r0
 8003f2a:	460a      	mov	r2, r1
 8003f2c:	71fb      	strb	r3, [r7, #7]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	71bb      	strb	r3, [r7, #6]
  ENUM_UserAction userAction;
  userAction = currentUserAction;
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	73fb      	strb	r3, [r7, #15]
  if (currentUserAction == UA_NONE) {
 8003f36:	79fb      	ldrb	r3, [r7, #7]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10a      	bne.n	8003f52 <Board2_continueBraking+0x30>
    switch (lastUserAction) {
 8003f3c:	79bb      	ldrb	r3, [r7, #6]
 8003f3e:	2b05      	cmp	r3, #5
 8003f40:	d004      	beq.n	8003f4c <Board2_continueBraking+0x2a>
 8003f42:	2b06      	cmp	r3, #6
 8003f44:	d105      	bne.n	8003f52 <Board2_continueBraking+0x30>
     case UA_BRAKING_SMOOTH:
      userAction = UA_BRAKING_SMOOTH;
 8003f46:	2306      	movs	r3, #6
 8003f48:	73fb      	strb	r3, [r7, #15]
      break;
 8003f4a:	e002      	b.n	8003f52 <Board2_continueBraking+0x30>

     case UA_BRAKING_HARD:
      userAction = UA_BRAKING_HARD;
 8003f4c:	2305      	movs	r3, #5
 8003f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f50:	bf00      	nop
    }
  }

  return userAction;
 8003f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3714      	adds	r7, #20
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <Board2_actuatorSelection>:

/* Function for Chart: '<Root>/SupervisorB2' */
static void Board2_actuatorSelection(ENUM_Actuator lastActuator, uint32_T
  lastCounter, uint32_T treshold, ENUM_Actuator *nextActuator, uint32_T
  *nextCounter)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	603b      	str	r3, [r7, #0]
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	73fb      	strb	r3, [r7, #15]
  *nextActuator = lastActuator;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	7bfa      	ldrb	r2, [r7, #15]
 8003f74:	701a      	strb	r2, [r3, #0]
  *nextCounter = lastCounter + 1U;
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	601a      	str	r2, [r3, #0]
  if (lastCounter + 1U == treshold) {
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	3301      	adds	r3, #1
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d10c      	bne.n	8003fa2 <Board2_actuatorSelection+0x42>
    *nextCounter = 0U;
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]
    if (lastActuator == BOARD1) {
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d103      	bne.n	8003f9c <Board2_actuatorSelection+0x3c>
      *nextActuator = BOARD2;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2201      	movs	r2, #1
 8003f98:	701a      	strb	r2, [r3, #0]
    } else {
      *nextActuator = BOARD1;
    }
  }
}
 8003f9a:	e002      	b.n	8003fa2 <Board2_actuatorSelection+0x42>
      *nextActuator = BOARD1;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	701a      	strb	r2, [r3, #0]
}
 8003fa2:	bf00      	nop
 8003fa4:	3714      	adds	r7, #20
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
	...

08003fb0 <Board2_ExchangeGlobalState>:

/* Function for Chart: '<Root>/SupervisorB2' */
static void Board2_ExchangeGlobalState(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  switch (Board2_DW.is_ExchangeGlobalState) {
 8003fb4:	4bb8      	ldr	r3, [pc, #736]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8003fb6:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d002      	beq.n	8003fc4 <Board2_ExchangeGlobalState+0x14>
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d013      	beq.n	8003fea <Board2_ExchangeGlobalState+0x3a>
 8003fc2:	e0c4      	b.n	800414e <Board2_ExchangeGlobalState+0x19e>
   case Boar_IN_ComputingOwnGlobalState:
    Board2_DW.is_ExchangeGlobalState = Board2_IN_GL_Receive;
 8003fc4:	4bb4      	ldr	r3, [pc, #720]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board2_DW.is_GL_Receive = Board2_IN_WaitingData;
 8003fcc:	4bb2      	ldr	r3, [pc, #712]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8003fce:	2206      	movs	r2, #6
 8003fd0:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    /* Inport: '<Root>/rx_buffer' */
    UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 8003fd4:	4bb0      	ldr	r3, [pc, #704]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8003fd6:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003fda:	3304      	adds	r3, #4
 8003fdc:	4619      	mov	r1, r3
 8003fde:	48af      	ldr	r0, [pc, #700]	@ (800429c <Board2_ExchangeGlobalState+0x2ec>)
 8003fe0:	f002 fd2c 	bl	8006a3c <UART_ReceiveIT>
      ((uint8_T)CRC_SIZE)));
    setRTR();
 8003fe4:	f002 fd12 	bl	8006a0c <setRTR>
    break;
 8003fe8:	e142      	b.n	8004270 <Board2_ExchangeGlobalState+0x2c0>

   case Board2_IN_GL_Receive:
    switch (Board2_DW.is_GL_Receive) {
 8003fea:	4bab      	ldr	r3, [pc, #684]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8003fec:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	d862      	bhi.n	80040bc <Board2_ExchangeGlobalState+0x10c>
 8003ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ffc <Board2_ExchangeGlobalState+0x4c>)
 8003ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ffc:	08004011 	.word	0x08004011
 8004000:	0800403d 	.word	0x0800403d
 8004004:	08004055 	.word	0x08004055
 8004008:	0800408d 	.word	0x0800408d
 800400c:	0800409f 	.word	0x0800409f
     case Board2_IN_CheckCRC:
      switch (Board2_DW.flagCRC) {
 8004010:	4ba1      	ldr	r3, [pc, #644]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004012:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004016:	2b00      	cmp	r3, #0
 8004018:	d008      	beq.n	800402c <Board2_ExchangeGlobalState+0x7c>
 800401a:	2b01      	cmp	r3, #1
 800401c:	d16a      	bne.n	80040f4 <Board2_ExchangeGlobalState+0x144>
       case 1:
        Board2_DW.is_GL_Receive = Board2_IN_SendAck;
 800401e:	4b9e      	ldr	r3, [pc, #632]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004020:	2204      	movs	r2, #4
 8004022:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 8004026:	f002 fd51 	bl	8006acc <UART_SendAck>
        break;
 800402a:	e006      	b.n	800403a <Board2_ExchangeGlobalState+0x8a>

       case 0:
        Board2_DW.is_GL_Receive = Board2_IN_SendNack;
 800402c:	4b9a      	ldr	r3, [pc, #616]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800402e:	2205      	movs	r2, #5
 8004030:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendNack();
 8004034:	f002 fd54 	bl	8006ae0 <UART_SendNack>
        break;
 8004038:	bf00      	nop
      }
      break;
 800403a:	e05b      	b.n	80040f4 <Board2_ExchangeGlobalState+0x144>

     case Board2_IN_R_CheckCRC:
      if (Board2_DW.flagCRC == 1) {
 800403c:	4b96      	ldr	r3, [pc, #600]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800403e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004042:	2b01      	cmp	r3, #1
 8004044:	d158      	bne.n	80040f8 <Board2_ExchangeGlobalState+0x148>
        Board2_DW.is_GL_Receive = Board2_IN_SendAck;
 8004046:	4b94      	ldr	r3, [pc, #592]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004048:	2204      	movs	r2, #4
 800404a:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 800404e:	f002 fd3d 	bl	8006acc <UART_SendAck>
      }
      break;
 8004052:	e051      	b.n	80040f8 <Board2_ExchangeGlobalState+0x148>

     case Board2_IN_R_WaitingData:
      if (hasReceived() == 1) {
 8004054:	f002 fd14 	bl	8006a80 <hasReceived>
 8004058:	4603      	mov	r3, r0
 800405a:	2b01      	cmp	r3, #1
 800405c:	d14e      	bne.n	80040fc <Board2_ExchangeGlobalState+0x14c>
        Board2_DW.flagCRC = 0U;
 800405e:	4b8e      	ldr	r3, [pc, #568]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004060:	2200      	movs	r2, #0
 8004062:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8004066:	f002 fcdd 	bl	8006a24 <resetRTR>
        Board2_DW.is_GL_Receive = Board2_IN_R_CheckCRC;
 800406a:	4b8b      	ldr	r3, [pc, #556]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800406c:	2202      	movs	r2, #2
 800406e:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 8004072:	4b89      	ldr	r3, [pc, #548]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004074:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8004078:	4619      	mov	r1, r3
 800407a:	4888      	ldr	r0, [pc, #544]	@ (800429c <Board2_ExchangeGlobalState+0x2ec>)
 800407c:	f002 fc78 	bl	8006970 <compareCRC>
 8004080:	4603      	mov	r3, r0
 8004082:	461a      	mov	r2, r3
 8004084:	4b84      	ldr	r3, [pc, #528]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004086:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 800408a:	e037      	b.n	80040fc <Board2_ExchangeGlobalState+0x14c>

     case Board2_IN_SendAck:
      Board2_DW.is_GL_Receive = Board2_IN_NO_ACTIVE_CHILD;
 800408c:	4b82      	ldr	r3, [pc, #520]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800408e:	2200      	movs	r2, #0
 8004090:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
      Board2_DW.exit_port_index_GL_Receive = 2U;
 8004094:	4b80      	ldr	r3, [pc, #512]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004096:	2202      	movs	r2, #2
 8004098:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      break;
 800409c:	e031      	b.n	8004102 <Board2_ExchangeGlobalState+0x152>

     case Board2_IN_SendNack:
      Board2_DW.is_GL_Receive = Board2_IN_R_WaitingData;
 800409e:	4b7e      	ldr	r3, [pc, #504]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80040a0:	2203      	movs	r2, #3
 80040a2:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 80040a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80040a8:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80040ac:	3304      	adds	r3, #4
 80040ae:	4619      	mov	r1, r3
 80040b0:	487a      	ldr	r0, [pc, #488]	@ (800429c <Board2_ExchangeGlobalState+0x2ec>)
 80040b2:	f002 fcc3 	bl	8006a3c <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 80040b6:	f002 fca9 	bl	8006a0c <setRTR>
      break;
 80040ba:	e022      	b.n	8004102 <Board2_ExchangeGlobalState+0x152>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 80040bc:	f002 fce0 	bl	8006a80 <hasReceived>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d11c      	bne.n	8004100 <Board2_ExchangeGlobalState+0x150>
        Board2_DW.flagCRC = 0U;
 80040c6:	4b74      	ldr	r3, [pc, #464]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 80040ce:	f002 fca9 	bl	8006a24 <resetRTR>
        Board2_DW.is_GL_Receive = Board2_IN_CheckCRC;
 80040d2:	4b71      	ldr	r3, [pc, #452]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80040d4:	2201      	movs	r2, #1
 80040d6:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 80040da:	4b6f      	ldr	r3, [pc, #444]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80040dc:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 80040e0:	4619      	mov	r1, r3
 80040e2:	486e      	ldr	r0, [pc, #440]	@ (800429c <Board2_ExchangeGlobalState+0x2ec>)
 80040e4:	f002 fc44 	bl	8006970 <compareCRC>
 80040e8:	4603      	mov	r3, r0
 80040ea:	461a      	mov	r2, r3
 80040ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80040ee:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 80040f2:	e005      	b.n	8004100 <Board2_ExchangeGlobalState+0x150>
      break;
 80040f4:	bf00      	nop
 80040f6:	e004      	b.n	8004102 <Board2_ExchangeGlobalState+0x152>
      break;
 80040f8:	bf00      	nop
 80040fa:	e002      	b.n	8004102 <Board2_ExchangeGlobalState+0x152>
      break;
 80040fc:	bf00      	nop
 80040fe:	e000      	b.n	8004102 <Board2_ExchangeGlobalState+0x152>
      break;
 8004100:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_GL_Receive == 2U) {
 8004102:	4b65      	ldr	r3, [pc, #404]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004104:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004108:	2b02      	cmp	r3, #2
 800410a:	f040 80ae 	bne.w	800426a <Board2_ExchangeGlobalState+0x2ba>
      Board2_DW.exit_port_index_GL_Receive = 0U;
 800410e:	4b62      	ldr	r3, [pc, #392]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004110:	2200      	movs	r2, #0
 8004112:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Inport: '<Root>/rx_buffer' */
      deserializeGlobalState(&Board2_U.rx_buffer[0], Board2_DW.rxPayload,
 8004116:	4b60      	ldr	r3, [pc, #384]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004118:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 800411c:	4a5e      	ldr	r2, [pc, #376]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800411e:	4619      	mov	r1, r3
 8004120:	485e      	ldr	r0, [pc, #376]	@ (800429c <Board2_ExchangeGlobalState+0x2ec>)
 8004122:	f000 fc88 	bl	8004a36 <deserializeGlobalState>
        &Board2_DW.board1GlobalState);

      /* Outport: '<Root>/tx_buffer' */
      serializeGlobalState(&Board2_Y.tx_buffer[0], &Board2_B.board2GlobalState);
 8004126:	495e      	ldr	r1, [pc, #376]	@ (80042a0 <Board2_ExchangeGlobalState+0x2f0>)
 8004128:	485e      	ldr	r0, [pc, #376]	@ (80042a4 <Board2_ExchangeGlobalState+0x2f4>)
 800412a:	f000 fdc0 	bl	8004cae <serializeGlobalState>
      computeCRC(&Board2_Y.tx_buffer[0], Board2_DW.txPayload);
 800412e:	4b5a      	ldr	r3, [pc, #360]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004130:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004134:	4619      	mov	r1, r3
 8004136:	485b      	ldr	r0, [pc, #364]	@ (80042a4 <Board2_ExchangeGlobalState+0x2f4>)
 8004138:	f002 fc02 	bl	8006940 <computeCRC>
      Board2_DW.is_ExchangeGlobalState = Board2_IN_GL_Transmit;
 800413c:	4b56      	ldr	r3, [pc, #344]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800413e:	2203      	movs	r2, #3
 8004140:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board2_DW.is_GL_Transmit = Board2_IN_ReceivingRTR;
 8004144:	4b54      	ldr	r3, [pc, #336]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004146:	2204      	movs	r2, #4
 8004148:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
    }
    break;
 800414c:	e08d      	b.n	800426a <Board2_ExchangeGlobalState+0x2ba>

   default:
    /* case IN_GL_Transmit: */
    switch (Board2_DW.is_GL_Transmit) {
 800414e:	4b52      	ldr	r3, [pc, #328]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004150:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 8004154:	3b01      	subs	r3, #1
 8004156:	2b04      	cmp	r3, #4
 8004158:	d851      	bhi.n	80041fe <Board2_ExchangeGlobalState+0x24e>
 800415a:	a201      	add	r2, pc, #4	@ (adr r2, 8004160 <Board2_ExchangeGlobalState+0x1b0>)
 800415c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004160:	08004175 	.word	0x08004175
 8004164:	0800419d 	.word	0x0800419d
 8004168:	080041a7 	.word	0x080041a7
 800416c:	080041cd 	.word	0x080041cd
 8004170:	080041f5 	.word	0x080041f5
     case Board2_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 8004174:	f002 fc2a 	bl	80069cc <checkRTR>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d05c      	beq.n	8004238 <Board2_ExchangeGlobalState+0x288>
        Board2_DW.is_GL_Transmit = Board2_IN_R_Trasmit;
 800417e:	4b46      	ldr	r3, [pc, #280]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004180:	2202      	movs	r2, #2
 8004182:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 8004186:	f002 fc87 	bl	8006a98 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 800418a:	4b43      	ldr	r3, [pc, #268]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800418c:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004190:	3304      	adds	r3, #4
 8004192:	4619      	mov	r1, r3
 8004194:	4843      	ldr	r0, [pc, #268]	@ (80042a4 <Board2_ExchangeGlobalState+0x2f4>)
 8004196:	f002 fc25 	bl	80069e4 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 800419a:	e04d      	b.n	8004238 <Board2_ExchangeGlobalState+0x288>

     case Board2_IN_R_Trasmit:
      Board2_DW.is_GL_Transmit = Board2_IN_R_WaitAck;
 800419c:	4b3e      	ldr	r3, [pc, #248]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800419e:	2203      	movs	r2, #3
 80041a0:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 80041a4:	e04f      	b.n	8004246 <Board2_ExchangeGlobalState+0x296>

     case Board2_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 80041a6:	f002 fc6b 	bl	8006a80 <hasReceived>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d145      	bne.n	800423c <Board2_ExchangeGlobalState+0x28c>
 80041b0:	f002 fc80 	bl	8006ab4 <UART_CheckAck>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d140      	bne.n	800423c <Board2_ExchangeGlobalState+0x28c>
        Board2_DW.is_GL_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 80041ba:	4b37      	ldr	r3, [pc, #220]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        Board2_DW.exit_port_index_GL_Transmit = 2U;
 80041c2:	4b35      	ldr	r3, [pc, #212]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80041c4:	2202      	movs	r2, #2
 80041c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      }
      break;
 80041ca:	e037      	b.n	800423c <Board2_ExchangeGlobalState+0x28c>

     case Board2_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 80041cc:	f002 fbfe 	bl	80069cc <checkRTR>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d034      	beq.n	8004240 <Board2_ExchangeGlobalState+0x290>
        Board2_DW.is_GL_Transmit = Board2_IN_Trasmit;
 80041d6:	4b30      	ldr	r3, [pc, #192]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80041d8:	2205      	movs	r2, #5
 80041da:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 80041de:	f002 fc5b 	bl	8006a98 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 80041e2:	4b2d      	ldr	r3, [pc, #180]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80041e4:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80041e8:	3304      	adds	r3, #4
 80041ea:	4619      	mov	r1, r3
 80041ec:	482d      	ldr	r0, [pc, #180]	@ (80042a4 <Board2_ExchangeGlobalState+0x2f4>)
 80041ee:	f002 fbf9 	bl	80069e4 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 80041f2:	e025      	b.n	8004240 <Board2_ExchangeGlobalState+0x290>

     case Board2_IN_Trasmit:
      Board2_DW.is_GL_Transmit = Board2_IN_WaitAck;
 80041f4:	4b28      	ldr	r3, [pc, #160]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 80041f6:	2206      	movs	r2, #6
 80041f8:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 80041fc:	e023      	b.n	8004246 <Board2_ExchangeGlobalState+0x296>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 80041fe:	f002 fc3f 	bl	8006a80 <hasReceived>
 8004202:	4603      	mov	r3, r0
 8004204:	2b01      	cmp	r3, #1
 8004206:	d11d      	bne.n	8004244 <Board2_ExchangeGlobalState+0x294>
        if (UART_CheckAck() == 1) {
 8004208:	f002 fc54 	bl	8006ab4 <UART_CheckAck>
 800420c:	4603      	mov	r3, r0
 800420e:	2b01      	cmp	r3, #1
 8004210:	d108      	bne.n	8004224 <Board2_ExchangeGlobalState+0x274>
          Board2_DW.is_GL_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8004212:	4b21      	ldr	r3, [pc, #132]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004214:	2200      	movs	r2, #0
 8004216:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
          Board2_DW.exit_port_index_GL_Transmit = 2U;
 800421a:	4b1f      	ldr	r3, [pc, #124]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800421c:	2202      	movs	r2, #2
 800421e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        } else if (UART_CheckAck() == 0) {
          Board2_DW.is_GL_Transmit = Board2_IN_R_ReceivingRTR;
        }
      }
      break;
 8004222:	e00f      	b.n	8004244 <Board2_ExchangeGlobalState+0x294>
        } else if (UART_CheckAck() == 0) {
 8004224:	f002 fc46 	bl	8006ab4 <UART_CheckAck>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10a      	bne.n	8004244 <Board2_ExchangeGlobalState+0x294>
          Board2_DW.is_GL_Transmit = Board2_IN_R_ReceivingRTR;
 800422e:	4b1a      	ldr	r3, [pc, #104]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004230:	2201      	movs	r2, #1
 8004232:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 8004236:	e005      	b.n	8004244 <Board2_ExchangeGlobalState+0x294>
      break;
 8004238:	bf00      	nop
 800423a:	e004      	b.n	8004246 <Board2_ExchangeGlobalState+0x296>
      break;
 800423c:	bf00      	nop
 800423e:	e002      	b.n	8004246 <Board2_ExchangeGlobalState+0x296>
      break;
 8004240:	bf00      	nop
 8004242:	e000      	b.n	8004246 <Board2_ExchangeGlobalState+0x296>
      break;
 8004244:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_GL_Transmit == 2U) {
 8004246:	4b14      	ldr	r3, [pc, #80]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004248:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800424c:	2b02      	cmp	r3, #2
 800424e:	d10e      	bne.n	800426e <Board2_ExchangeGlobalState+0x2be>
      Board2_DW.exit_port_index_GL_Transmit = 0U;
 8004250:	4b11      	ldr	r3, [pc, #68]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004252:	2200      	movs	r2, #0
 8004254:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      Board2_DW.is_ExchangeGlobalState = Board2_IN_NO_ACTIVE_CHILD;
 8004258:	4b0f      	ldr	r3, [pc, #60]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800425a:	2200      	movs	r2, #0
 800425c:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board2_DW.exit_port_index_ExchangeGlobalS = 2U;
 8004260:	4b0d      	ldr	r3, [pc, #52]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004262:	2202      	movs	r2, #2
 8004264:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
    break;
 8004268:	e001      	b.n	800426e <Board2_ExchangeGlobalState+0x2be>
    break;
 800426a:	bf00      	nop
 800426c:	e000      	b.n	8004270 <Board2_ExchangeGlobalState+0x2c0>
    break;
 800426e:	bf00      	nop
  }

  if (Board2_DW.exit_port_index_ExchangeGlobalS == 2U) {
 8004270:	4b09      	ldr	r3, [pc, #36]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004272:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004276:	2b02      	cmp	r3, #2
 8004278:	d10b      	bne.n	8004292 <Board2_ExchangeGlobalState+0x2e2>
    Board2_DW.exit_port_index_ExchangeGlobalS = 0U;
 800427a:	4b07      	ldr	r3, [pc, #28]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800427c:	2200      	movs	r2, #0
 800427e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    Board2_DW.is_CommunicationPhase = Board2_IN_ComputeDecision;
 8004282:	4b05      	ldr	r3, [pc, #20]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 8004284:	2201      	movs	r2, #1
 8004286:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry compute decision */
    Board2_DW.is_ComputeDecision = B_IN_StateCoherenceVerification;
 800428a:	4b03      	ldr	r3, [pc, #12]	@ (8004298 <Board2_ExchangeGlobalState+0x2e8>)
 800428c:	2204      	movs	r2, #4
 800428e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
  }
}
 8004292:	bf00      	nop
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20000280 	.word	0x20000280
 800429c:	20000370 	.word	0x20000370
 80042a0:	20000250 	.word	0x20000250
 80042a4:	200003b0 	.word	0x200003b0

080042a8 <Board2_step>:

/* Model step function */
void Board2_step(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b08c      	sub	sp, #48	@ 0x30
 80042ac:	af08      	add	r7, sp, #32
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/tx_buffer'
   */
  continua_prev = Board2_DW.continua_start;
 80042ae:	4bb7      	ldr	r3, [pc, #732]	@ (800458c <Board2_step+0x2e4>)
 80042b0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80042b4:	e9c7 2302 	strd	r2, r3, [r7, #8]
  Board2_DW.continua_start = Board2_U.continua;
 80042b8:	4bb5      	ldr	r3, [pc, #724]	@ (8004590 <Board2_step+0x2e8>)
 80042ba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80042be:	49b3      	ldr	r1, [pc, #716]	@ (800458c <Board2_step+0x2e4>)
 80042c0:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
  if (Board2_DW.is_active_c3_Board2 == 0U) {
 80042c4:	4bb1      	ldr	r3, [pc, #708]	@ (800458c <Board2_step+0x2e4>)
 80042c6:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d120      	bne.n	8004310 <Board2_step+0x68>
    Board2_DW.is_active_c3_Board2 = 1U;
 80042ce:	4baf      	ldr	r3, [pc, #700]	@ (800458c <Board2_step+0x2e4>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
    Board2_DW.board2Decision.actuator = BOARD1;
 80042d6:	4bad      	ldr	r3, [pc, #692]	@ (800458c <Board2_step+0x2e4>)
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Outport: '<Root>/currentUserAction' */
    Board2_Y.currentUserAction = UA_NONE;
 80042de:	4bad      	ldr	r3, [pc, #692]	@ (8004594 <Board2_step+0x2ec>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    Board2_DW.actuatorCounter = 0U;
 80042e6:	4ba9      	ldr	r3, [pc, #676]	@ (800458c <Board2_step+0x2e4>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Board2_DW.previousButtons = 0U;
 80042ee:	4ba7      	ldr	r3, [pc, #668]	@ (800458c <Board2_step+0x2e4>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
    Board2_DW.previousWhiteLeftLed = WHITE_OFF;
 80042f6:	4ba5      	ldr	r3, [pc, #660]	@ (800458c <Board2_step+0x2e4>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Board2_DW.previousWhiteRightLed = WHITE_OFF;
 80042fe:	4ba3      	ldr	r3, [pc, #652]	@ (800458c <Board2_step+0x2e4>)
 8004300:	2200      	movs	r2, #0
 8004302:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    Board2_DW.is_RoverState = Board2_IN_NotCommunicating;
 8004306:	4ba1      	ldr	r3, [pc, #644]	@ (800458c <Board2_step+0x2e4>)
 8004308:	2202      	movs	r2, #2
 800430a:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
      ((uint8_T)CRC_SIZE)));
    setRTR();
  }

  /* End of Chart: '<Root>/SupervisorB2' */
}
 800430e:	e2f8      	b.n	8004902 <Board2_step+0x65a>
  } else if (Board2_DW.is_RoverState == Board2_IN_CommunicationPhase) {
 8004310:	4b9e      	ldr	r3, [pc, #632]	@ (800458c <Board2_step+0x2e4>)
 8004312:	f893 30be 	ldrb.w	r3, [r3, #190]	@ 0xbe
 8004316:	2b01      	cmp	r3, #1
 8004318:	f040 82bc 	bne.w	8004894 <Board2_step+0x5ec>
    switch (Board2_DW.is_CommunicationPhase) {
 800431c:	4b9b      	ldr	r3, [pc, #620]	@ (800458c <Board2_step+0x2e4>)
 800431e:	f893 30bf 	ldrb.w	r3, [r3, #191]	@ 0xbf
 8004322:	2b03      	cmp	r3, #3
 8004324:	f000 8294 	beq.w	8004850 <Board2_step+0x5a8>
 8004328:	2b03      	cmp	r3, #3
 800432a:	f300 8294 	bgt.w	8004856 <Board2_step+0x5ae>
 800432e:	2b01      	cmp	r3, #1
 8004330:	d003      	beq.n	800433a <Board2_step+0x92>
 8004332:	2b02      	cmp	r3, #2
 8004334:	f000 80fc 	beq.w	8004530 <Board2_step+0x288>
 8004338:	e28d      	b.n	8004856 <Board2_step+0x5ae>
      switch (Board2_DW.is_ComputeDecision) {
 800433a:	4b94      	ldr	r3, [pc, #592]	@ (800458c <Board2_step+0x2e4>)
 800433c:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004340:	3b01      	subs	r3, #1
 8004342:	2b04      	cmp	r3, #4
 8004344:	f200 8095 	bhi.w	8004472 <Board2_step+0x1ca>
 8004348:	a201      	add	r2, pc, #4	@ (adr r2, 8004350 <Board2_step+0xa8>)
 800434a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434e:	bf00      	nop
 8004350:	08004365 	.word	0x08004365
 8004354:	08004377 	.word	0x08004377
 8004358:	080043cf 	.word	0x080043cf
 800435c:	08004405 	.word	0x08004405
 8004360:	0800440f 	.word	0x0800440f
        Board2_DW.is_ComputeDecision = Board2_IN_NO_ACTIVE_CHILD;
 8004364:	4b89      	ldr	r3, [pc, #548]	@ (800458c <Board2_step+0x2e4>)
 8004366:	2200      	movs	r2, #0
 8004368:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_DW.exit_port_index_ComputeDecision = 2U;
 800436c:	4b87      	ldr	r3, [pc, #540]	@ (800458c <Board2_step+0x2e4>)
 800436e:	2202      	movs	r2, #2
 8004370:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8004374:	e0b3      	b.n	80044de <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board2_IN_UserActionComputation;
 8004376:	4b85      	ldr	r3, [pc, #532]	@ (800458c <Board2_step+0x2e4>)
 8004378:	2205      	movs	r2, #5
 800437a:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_DW.board2Decision.userAction = Board2_computeUserAction
 800437e:	4b86      	ldr	r3, [pc, #536]	@ (8004598 <Board2_step+0x2f0>)
 8004380:	f9b3 0024 	ldrsh.w	r0, [r3, #36]	@ 0x24
 8004384:	4b84      	ldr	r3, [pc, #528]	@ (8004598 <Board2_step+0x2f0>)
 8004386:	f9b3 1026 	ldrsh.w	r1, [r3, #38]	@ 0x26
 800438a:	4b83      	ldr	r3, [pc, #524]	@ (8004598 <Board2_step+0x2f0>)
 800438c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800438e:	2310      	movs	r3, #16
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	2320      	movs	r3, #32
 8004394:	f7ff fd7f 	bl	8003e96 <Board2_computeUserAction>
 8004398:	4603      	mov	r3, r0
 800439a:	461a      	mov	r2, r3
 800439c:	4b7b      	ldr	r3, [pc, #492]	@ (800458c <Board2_step+0x2e4>)
 800439e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board2_DW.board2Decision.userAction = Board2_continueBraking
 80043a2:	4b7a      	ldr	r3, [pc, #488]	@ (800458c <Board2_step+0x2e4>)
 80043a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a8:	4a7a      	ldr	r2, [pc, #488]	@ (8004594 <Board2_step+0x2ec>)
 80043aa:	f892 204b 	ldrb.w	r2, [r2, #75]	@ 0x4b
 80043ae:	4611      	mov	r1, r2
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff fdb6 	bl	8003f22 <Board2_continueBraking>
 80043b6:	4603      	mov	r3, r0
 80043b8:	461a      	mov	r2, r3
 80043ba:	4b74      	ldr	r3, [pc, #464]	@ (800458c <Board2_step+0x2e4>)
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board2_Y.currentUserAction = Board2_DW.board2Decision.userAction;
 80043c0:	4b72      	ldr	r3, [pc, #456]	@ (800458c <Board2_step+0x2e4>)
 80043c2:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 80043c6:	4b73      	ldr	r3, [pc, #460]	@ (8004594 <Board2_step+0x2ec>)
 80043c8:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
        break;
 80043cc:	e087      	b.n	80044de <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board2_IN_ActuatorSelection;
 80043ce:	4b6f      	ldr	r3, [pc, #444]	@ (800458c <Board2_step+0x2e4>)
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_actuatorSelection(Board2_DW.board2Decision.actuator,
 80043d6:	4b6d      	ldr	r3, [pc, #436]	@ (800458c <Board2_step+0x2e4>)
 80043d8:	f893 003c 	ldrb.w	r0, [r3, #60]	@ 0x3c
 80043dc:	4b6b      	ldr	r3, [pc, #428]	@ (800458c <Board2_step+0x2e4>)
 80043de:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 80043e2:	1cfa      	adds	r2, r7, #3
 80043e4:	1d3b      	adds	r3, r7, #4
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	4613      	mov	r3, r2
 80043ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80043ee:	f7ff fdb7 	bl	8003f60 <Board2_actuatorSelection>
        Board2_DW.actuatorCounter = tmp;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a65      	ldr	r2, [pc, #404]	@ (800458c <Board2_step+0x2e4>)
 80043f6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        Board2_DW.board2Decision.actuator = nextActuator;
 80043fa:	78fa      	ldrb	r2, [r7, #3]
 80043fc:	4b63      	ldr	r3, [pc, #396]	@ (800458c <Board2_step+0x2e4>)
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        break;
 8004402:	e06c      	b.n	80044de <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board_IN_EmergencyStateAnalysis;
 8004404:	4b61      	ldr	r3, [pc, #388]	@ (800458c <Board2_step+0x2e4>)
 8004406:	2202      	movs	r2, #2
 8004408:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        break;
 800440c:	e067      	b.n	80044de <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board_IN_UserActionComputation1;
 800440e:	4b5f      	ldr	r3, [pc, #380]	@ (800458c <Board2_step+0x2e4>)
 8004410:	2206      	movs	r2, #6
 8004412:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        ActionsModel_ComputeRoverAction(&Board2_Y.currentUserAction,
 8004416:	4b61      	ldr	r3, [pc, #388]	@ (800459c <Board2_step+0x2f4>)
 8004418:	9306      	str	r3, [sp, #24]
 800441a:	4b61      	ldr	r3, [pc, #388]	@ (80045a0 <Board2_step+0x2f8>)
 800441c:	9305      	str	r3, [sp, #20]
 800441e:	4b61      	ldr	r3, [pc, #388]	@ (80045a4 <Board2_step+0x2fc>)
 8004420:	9304      	str	r3, [sp, #16]
 8004422:	4b61      	ldr	r3, [pc, #388]	@ (80045a8 <Board2_step+0x300>)
 8004424:	9303      	str	r3, [sp, #12]
 8004426:	4b61      	ldr	r3, [pc, #388]	@ (80045ac <Board2_step+0x304>)
 8004428:	9302      	str	r3, [sp, #8]
 800442a:	4b61      	ldr	r3, [pc, #388]	@ (80045b0 <Board2_step+0x308>)
 800442c:	9301      	str	r3, [sp, #4]
 800442e:	4b61      	ldr	r3, [pc, #388]	@ (80045b4 <Board2_step+0x30c>)
 8004430:	9300      	str	r3, [sp, #0]
 8004432:	4b61      	ldr	r3, [pc, #388]	@ (80045b8 <Board2_step+0x310>)
 8004434:	4a61      	ldr	r2, [pc, #388]	@ (80045bc <Board2_step+0x314>)
 8004436:	4958      	ldr	r1, [pc, #352]	@ (8004598 <Board2_step+0x2f0>)
 8004438:	4861      	ldr	r0, [pc, #388]	@ (80045c0 <Board2_step+0x318>)
 800443a:	f7ff f857 	bl	80034ec <ActionsModel_ComputeRoverAction>
        Board2_DW.board2Decision.roverAction = Board2_Y.roverAction;
 800443e:	4b55      	ldr	r3, [pc, #340]	@ (8004594 <Board2_step+0x2ec>)
 8004440:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8004444:	4b51      	ldr	r3, [pc, #324]	@ (800458c <Board2_step+0x2e4>)
 8004446:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        Board2_DW.board2Decision.safeAction = Board2_Y.safeAction;
 800444a:	4b52      	ldr	r3, [pc, #328]	@ (8004594 <Board2_step+0x2ec>)
 800444c:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 8004450:	4b4e      	ldr	r3, [pc, #312]	@ (800458c <Board2_step+0x2e4>)
 8004452:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        Board2_DW.board2Decision.setPoint = Board2_Y.setPoint;
 8004456:	4b4d      	ldr	r3, [pc, #308]	@ (800458c <Board2_step+0x2e4>)
 8004458:	4a4e      	ldr	r2, [pc, #312]	@ (8004594 <Board2_step+0x2ec>)
 800445a:	3340      	adds	r3, #64	@ 0x40
 800445c:	3240      	adds	r2, #64	@ 0x40
 800445e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004462:	e883 0003 	stmia.w	r3, {r0, r1}
        Board2_DW.board2Decision.leds.red = Board2_B.redLeds;
 8004466:	4a49      	ldr	r2, [pc, #292]	@ (800458c <Board2_step+0x2e4>)
 8004468:	4b4b      	ldr	r3, [pc, #300]	@ (8004598 <Board2_step+0x2f0>)
 800446a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800446c:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
        break;
 8004470:	e035      	b.n	80044de <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board2_IN_LightEvaluation;
 8004472:	4b46      	ldr	r3, [pc, #280]	@ (800458c <Board2_step+0x2e4>)
 8004474:	2203      	movs	r2, #3
 8004476:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_DW.board2Decision.leds.white.left = Board2_evaluateLed
 800447a:	4b47      	ldr	r3, [pc, #284]	@ (8004598 <Board2_step+0x2f0>)
 800447c:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 800447e:	4b43      	ldr	r3, [pc, #268]	@ (800458c <Board2_step+0x2e4>)
 8004480:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 8004484:	4b41      	ldr	r3, [pc, #260]	@ (800458c <Board2_step+0x2e4>)
 8004486:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 800448a:	2340      	movs	r3, #64	@ 0x40
 800448c:	f7ff fcd6 	bl	8003e3c <Board2_evaluateLed>
 8004490:	4603      	mov	r3, r0
 8004492:	461a      	mov	r2, r3
 8004494:	4b3d      	ldr	r3, [pc, #244]	@ (800458c <Board2_step+0x2e4>)
 8004496:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        Board2_DW.board2Decision.leds.white.right = Board2_evaluateLed
 800449a:	4b3f      	ldr	r3, [pc, #252]	@ (8004598 <Board2_step+0x2f0>)
 800449c:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 800449e:	4b3b      	ldr	r3, [pc, #236]	@ (800458c <Board2_step+0x2e4>)
 80044a0:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 80044a4:	4b39      	ldr	r3, [pc, #228]	@ (800458c <Board2_step+0x2e4>)
 80044a6:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 80044aa:	2380      	movs	r3, #128	@ 0x80
 80044ac:	f7ff fcc6 	bl	8003e3c <Board2_evaluateLed>
 80044b0:	4603      	mov	r3, r0
 80044b2:	461a      	mov	r2, r3
 80044b4:	4b35      	ldr	r3, [pc, #212]	@ (800458c <Board2_step+0x2e4>)
 80044b6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
          Board2_B.board2GlobalState.localStateB2.remoteController.buttons;
 80044ba:	4b37      	ldr	r3, [pc, #220]	@ (8004598 <Board2_step+0x2f0>)
 80044bc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
        Board2_DW.previousButtons =
 80044be:	4b33      	ldr	r3, [pc, #204]	@ (800458c <Board2_step+0x2e4>)
 80044c0:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
          Board2_DW.board2Decision.leds.white.left;
 80044c4:	4b31      	ldr	r3, [pc, #196]	@ (800458c <Board2_step+0x2e4>)
 80044c6:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
        Board2_DW.previousWhiteLeftLed =
 80044ca:	4b30      	ldr	r3, [pc, #192]	@ (800458c <Board2_step+0x2e4>)
 80044cc:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
          Board2_DW.board2Decision.leds.white.right;
 80044d0:	4b2e      	ldr	r3, [pc, #184]	@ (800458c <Board2_step+0x2e4>)
 80044d2:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
        Board2_DW.previousWhiteRightLed =
 80044d6:	4b2d      	ldr	r3, [pc, #180]	@ (800458c <Board2_step+0x2e4>)
 80044d8:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
        break;
 80044dc:	bf00      	nop
      if (Board2_DW.exit_port_index_ComputeDecision == 2U) {
 80044de:	4b2b      	ldr	r3, [pc, #172]	@ (800458c <Board2_step+0x2e4>)
 80044e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	f040 81b9 	bne.w	800485c <Board2_step+0x5b4>
        Board2_DW.exit_port_index_ComputeDecision = 0U;
 80044ea:	4b28      	ldr	r3, [pc, #160]	@ (800458c <Board2_step+0x2e4>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeDecision;
 80044f2:	4b26      	ldr	r3, [pc, #152]	@ (800458c <Board2_step+0x2e4>)
 80044f4:	2202      	movs	r2, #2
 80044f6:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board2_DW.txPayload = ((uint8_T)DECISION_FRAME_SIZE);
 80044fa:	4b24      	ldr	r3, [pc, #144]	@ (800458c <Board2_step+0x2e4>)
 80044fc:	220d      	movs	r2, #13
 80044fe:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
        Board2_DW.rxPayload = ((uint8_T)DECISION_FRAME_SIZE);
 8004502:	4b22      	ldr	r3, [pc, #136]	@ (800458c <Board2_step+0x2e4>)
 8004504:	220d      	movs	r2, #13
 8004506:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
        Board2_DW.is_ExchangeDecision = Board2_IN_D_Receive;
 800450a:	4b20      	ldr	r3, [pc, #128]	@ (800458c <Board2_step+0x2e4>)
 800450c:	2201      	movs	r2, #1
 800450e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        Board2_DW.is_D_Receive = Board2_IN_WaitingData;
 8004512:	4b1e      	ldr	r3, [pc, #120]	@ (800458c <Board2_step+0x2e4>)
 8004514:	2206      	movs	r2, #6
 8004516:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
        UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 800451a:	4b1c      	ldr	r3, [pc, #112]	@ (800458c <Board2_step+0x2e4>)
 800451c:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8004520:	3304      	adds	r3, #4
 8004522:	4619      	mov	r1, r3
 8004524:	4827      	ldr	r0, [pc, #156]	@ (80045c4 <Board2_step+0x31c>)
 8004526:	f002 fa89 	bl	8006a3c <UART_ReceiveIT>
        setRTR();
 800452a:	f002 fa6f 	bl	8006a0c <setRTR>
      break;
 800452e:	e195      	b.n	800485c <Board2_step+0x5b4>
      switch (Board2_DW.is_ExchangeDecision) {
 8004530:	4b16      	ldr	r3, [pc, #88]	@ (800458c <Board2_step+0x2e4>)
 8004532:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004536:	2b01      	cmp	r3, #1
 8004538:	d003      	beq.n	8004542 <Board2_step+0x29a>
 800453a:	2b02      	cmp	r3, #2
 800453c:	f000 80d5 	beq.w	80046ea <Board2_step+0x442>
 8004540:	e0e7      	b.n	8004712 <Board2_step+0x46a>
        switch (Board2_DW.is_D_Receive) {
 8004542:	4b12      	ldr	r3, [pc, #72]	@ (800458c <Board2_step+0x2e4>)
 8004544:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 8004548:	3b01      	subs	r3, #1
 800454a:	2b04      	cmp	r3, #4
 800454c:	f200 8084 	bhi.w	8004658 <Board2_step+0x3b0>
 8004550:	a201      	add	r2, pc, #4	@ (adr r2, 8004558 <Board2_step+0x2b0>)
 8004552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004556:	bf00      	nop
 8004558:	0800456d 	.word	0x0800456d
 800455c:	080045d9 	.word	0x080045d9
 8004560:	080045f1 	.word	0x080045f1
 8004564:	08004629 	.word	0x08004629
 8004568:	0800463b 	.word	0x0800463b
          switch (Board2_DW.flagCRC) {
 800456c:	4b07      	ldr	r3, [pc, #28]	@ (800458c <Board2_step+0x2e4>)
 800456e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004572:	2b00      	cmp	r3, #0
 8004574:	d028      	beq.n	80045c8 <Board2_step+0x320>
 8004576:	2b01      	cmp	r3, #1
 8004578:	f040 808a 	bne.w	8004690 <Board2_step+0x3e8>
            Board2_DW.is_D_Receive = Board2_IN_SendAck;
 800457c:	4b03      	ldr	r3, [pc, #12]	@ (800458c <Board2_step+0x2e4>)
 800457e:	2204      	movs	r2, #4
 8004580:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 8004584:	f002 faa2 	bl	8006acc <UART_SendAck>
            break;
 8004588:	e025      	b.n	80045d6 <Board2_step+0x32e>
 800458a:	bf00      	nop
 800458c:	20000280 	.word	0x20000280
 8004590:	20000350 	.word	0x20000350
 8004594:	200003b0 	.word	0x200003b0
 8004598:	20000250 	.word	0x20000250
 800459c:	2000027c 	.word	0x2000027c
 80045a0:	200003fa 	.word	0x200003fa
 80045a4:	200003f9 	.word	0x200003f9
 80045a8:	200003f8 	.word	0x200003f8
 80045ac:	200003f0 	.word	0x200003f0
 80045b0:	20000268 	.word	0x20000268
 80045b4:	20000270 	.word	0x20000270
 80045b8:	20000276 	.word	0x20000276
 80045bc:	20000274 	.word	0x20000274
 80045c0:	200003fb 	.word	0x200003fb
 80045c4:	20000370 	.word	0x20000370
            Board2_DW.is_D_Receive = Board2_IN_SendNack;
 80045c8:	4bad      	ldr	r3, [pc, #692]	@ (8004880 <Board2_step+0x5d8>)
 80045ca:	2205      	movs	r2, #5
 80045cc:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendNack();
 80045d0:	f002 fa86 	bl	8006ae0 <UART_SendNack>
            break;
 80045d4:	bf00      	nop
          break;
 80045d6:	e05b      	b.n	8004690 <Board2_step+0x3e8>
          if (Board2_DW.flagCRC == 1) {
 80045d8:	4ba9      	ldr	r3, [pc, #676]	@ (8004880 <Board2_step+0x5d8>)
 80045da:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d158      	bne.n	8004694 <Board2_step+0x3ec>
            Board2_DW.is_D_Receive = Board2_IN_SendAck;
 80045e2:	4ba7      	ldr	r3, [pc, #668]	@ (8004880 <Board2_step+0x5d8>)
 80045e4:	2204      	movs	r2, #4
 80045e6:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 80045ea:	f002 fa6f 	bl	8006acc <UART_SendAck>
          break;
 80045ee:	e051      	b.n	8004694 <Board2_step+0x3ec>
          if (hasReceived() == 1) {
 80045f0:	f002 fa46 	bl	8006a80 <hasReceived>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d14e      	bne.n	8004698 <Board2_step+0x3f0>
            Board2_DW.flagCRC = 0U;
 80045fa:	4ba1      	ldr	r3, [pc, #644]	@ (8004880 <Board2_step+0x5d8>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 8004602:	f002 fa0f 	bl	8006a24 <resetRTR>
            Board2_DW.is_D_Receive = Board2_IN_R_CheckCRC;
 8004606:	4b9e      	ldr	r3, [pc, #632]	@ (8004880 <Board2_step+0x5d8>)
 8004608:	2202      	movs	r2, #2
 800460a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board2_DW.rxPayload);
 800460e:	4b9c      	ldr	r3, [pc, #624]	@ (8004880 <Board2_step+0x5d8>)
 8004610:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8004614:	4619      	mov	r1, r3
 8004616:	489b      	ldr	r0, [pc, #620]	@ (8004884 <Board2_step+0x5dc>)
 8004618:	f002 f9aa 	bl	8006970 <compareCRC>
 800461c:	4603      	mov	r3, r0
 800461e:	461a      	mov	r2, r3
 8004620:	4b97      	ldr	r3, [pc, #604]	@ (8004880 <Board2_step+0x5d8>)
 8004622:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 8004626:	e037      	b.n	8004698 <Board2_step+0x3f0>
          Board2_DW.is_D_Receive = Board2_IN_NO_ACTIVE_CHILD;
 8004628:	4b95      	ldr	r3, [pc, #596]	@ (8004880 <Board2_step+0x5d8>)
 800462a:	2200      	movs	r2, #0
 800462c:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          Board2_DW.exit_port_index_D_Receive = 2U;
 8004630:	4b93      	ldr	r3, [pc, #588]	@ (8004880 <Board2_step+0x5d8>)
 8004632:	2202      	movs	r2, #2
 8004634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          break;
 8004638:	e031      	b.n	800469e <Board2_step+0x3f6>
          Board2_DW.is_D_Receive = Board2_IN_R_WaitingData;
 800463a:	4b91      	ldr	r3, [pc, #580]	@ (8004880 <Board2_step+0x5d8>)
 800463c:	2203      	movs	r2, #3
 800463e:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload
 8004642:	4b8f      	ldr	r3, [pc, #572]	@ (8004880 <Board2_step+0x5d8>)
 8004644:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            + ((uint8_T)CRC_SIZE)));
 8004648:	3304      	adds	r3, #4
          UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload
 800464a:	4619      	mov	r1, r3
 800464c:	488d      	ldr	r0, [pc, #564]	@ (8004884 <Board2_step+0x5dc>)
 800464e:	f002 f9f5 	bl	8006a3c <UART_ReceiveIT>
          setRTR();
 8004652:	f002 f9db 	bl	8006a0c <setRTR>
          break;
 8004656:	e022      	b.n	800469e <Board2_step+0x3f6>
          if (hasReceived() == 1) {
 8004658:	f002 fa12 	bl	8006a80 <hasReceived>
 800465c:	4603      	mov	r3, r0
 800465e:	2b01      	cmp	r3, #1
 8004660:	d11c      	bne.n	800469c <Board2_step+0x3f4>
            Board2_DW.flagCRC = 0U;
 8004662:	4b87      	ldr	r3, [pc, #540]	@ (8004880 <Board2_step+0x5d8>)
 8004664:	2200      	movs	r2, #0
 8004666:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 800466a:	f002 f9db 	bl	8006a24 <resetRTR>
            Board2_DW.is_D_Receive = Board2_IN_CheckCRC;
 800466e:	4b84      	ldr	r3, [pc, #528]	@ (8004880 <Board2_step+0x5d8>)
 8004670:	2201      	movs	r2, #1
 8004672:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board2_DW.rxPayload);
 8004676:	4b82      	ldr	r3, [pc, #520]	@ (8004880 <Board2_step+0x5d8>)
 8004678:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 800467c:	4619      	mov	r1, r3
 800467e:	4881      	ldr	r0, [pc, #516]	@ (8004884 <Board2_step+0x5dc>)
 8004680:	f002 f976 	bl	8006970 <compareCRC>
 8004684:	4603      	mov	r3, r0
 8004686:	461a      	mov	r2, r3
 8004688:	4b7d      	ldr	r3, [pc, #500]	@ (8004880 <Board2_step+0x5d8>)
 800468a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 800468e:	e005      	b.n	800469c <Board2_step+0x3f4>
          break;
 8004690:	bf00      	nop
 8004692:	e004      	b.n	800469e <Board2_step+0x3f6>
          break;
 8004694:	bf00      	nop
 8004696:	e002      	b.n	800469e <Board2_step+0x3f6>
          break;
 8004698:	bf00      	nop
 800469a:	e000      	b.n	800469e <Board2_step+0x3f6>
          break;
 800469c:	bf00      	nop
        if (Board2_DW.exit_port_index_D_Receive == 2U) {
 800469e:	4b78      	ldr	r3, [pc, #480]	@ (8004880 <Board2_step+0x5d8>)
 80046a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	f040 80be 	bne.w	8004826 <Board2_step+0x57e>
          Board2_DW.exit_port_index_D_Receive = 0U;
 80046aa:	4b75      	ldr	r3, [pc, #468]	@ (8004880 <Board2_step+0x5d8>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          deserializeDecision(&Board2_U.rx_buffer[0], Board2_DW.rxPayload,
 80046b2:	4b73      	ldr	r3, [pc, #460]	@ (8004880 <Board2_step+0x5d8>)
 80046b4:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80046b8:	4a73      	ldr	r2, [pc, #460]	@ (8004888 <Board2_step+0x5e0>)
 80046ba:	4619      	mov	r1, r3
 80046bc:	4871      	ldr	r0, [pc, #452]	@ (8004884 <Board2_step+0x5dc>)
 80046be:	f000 fa2e 	bl	8004b1e <deserializeDecision>
          serializeDecision(&Board2_Y.tx_buffer[0], &Board2_DW.board2Decision);
 80046c2:	4972      	ldr	r1, [pc, #456]	@ (800488c <Board2_step+0x5e4>)
 80046c4:	4872      	ldr	r0, [pc, #456]	@ (8004890 <Board2_step+0x5e8>)
 80046c6:	f000 fb5e 	bl	8004d86 <serializeDecision>
          computeCRC(&Board2_Y.tx_buffer[0], Board2_DW.txPayload);
 80046ca:	4b6d      	ldr	r3, [pc, #436]	@ (8004880 <Board2_step+0x5d8>)
 80046cc:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80046d0:	4619      	mov	r1, r3
 80046d2:	486f      	ldr	r0, [pc, #444]	@ (8004890 <Board2_step+0x5e8>)
 80046d4:	f002 f934 	bl	8006940 <computeCRC>
          Board2_DW.is_ExchangeDecision = Board2_IN_Transmit;
 80046d8:	4b69      	ldr	r3, [pc, #420]	@ (8004880 <Board2_step+0x5d8>)
 80046da:	2203      	movs	r2, #3
 80046dc:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board2_DW.is_Transmit = Board2_IN_ReceivingRTR;
 80046e0:	4b67      	ldr	r3, [pc, #412]	@ (8004880 <Board2_step+0x5d8>)
 80046e2:	2204      	movs	r2, #4
 80046e4:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
        break;
 80046e8:	e09d      	b.n	8004826 <Board2_step+0x57e>
        if (continua_prev != Board2_DW.continua_start) {
 80046ea:	4b65      	ldr	r3, [pc, #404]	@ (8004880 <Board2_step+0x5d8>)
 80046ec:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80046f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80046f4:	f7fc fa10 	bl	8000b18 <__aeabi_dcmpeq>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d000      	beq.n	8004700 <Board2_step+0x458>
        break;
 80046fe:	e095      	b.n	800482c <Board2_step+0x584>
          Board2_DW.is_ExchangeDecision = Board2_IN_NO_ACTIVE_CHILD;
 8004700:	4b5f      	ldr	r3, [pc, #380]	@ (8004880 <Board2_step+0x5d8>)
 8004702:	2200      	movs	r2, #0
 8004704:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board2_DW.exit_port_index_ExchangeDecisio = 2U;
 8004708:	4b5d      	ldr	r3, [pc, #372]	@ (8004880 <Board2_step+0x5d8>)
 800470a:	2202      	movs	r2, #2
 800470c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8004710:	e08c      	b.n	800482c <Board2_step+0x584>
        switch (Board2_DW.is_Transmit) {
 8004712:	4b5b      	ldr	r3, [pc, #364]	@ (8004880 <Board2_step+0x5d8>)
 8004714:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8004718:	3b01      	subs	r3, #1
 800471a:	2b04      	cmp	r3, #4
 800471c:	d851      	bhi.n	80047c2 <Board2_step+0x51a>
 800471e:	a201      	add	r2, pc, #4	@ (adr r2, 8004724 <Board2_step+0x47c>)
 8004720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004724:	08004739 	.word	0x08004739
 8004728:	08004761 	.word	0x08004761
 800472c:	0800476b 	.word	0x0800476b
 8004730:	08004791 	.word	0x08004791
 8004734:	080047b9 	.word	0x080047b9
          if (checkRTR() != 0) {
 8004738:	f002 f948 	bl	80069cc <checkRTR>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d05c      	beq.n	80047fc <Board2_step+0x554>
            Board2_DW.is_Transmit = Board2_IN_R_Trasmit;
 8004742:	4b4f      	ldr	r3, [pc, #316]	@ (8004880 <Board2_step+0x5d8>)
 8004744:	2202      	movs	r2, #2
 8004746:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 800474a:	f002 f9a5 	bl	8006a98 <UART_ReceiveAck>
                            (Board2_DW.txPayload + ((uint8_T)CRC_SIZE)));
 800474e:	4b4c      	ldr	r3, [pc, #304]	@ (8004880 <Board2_step+0x5d8>)
 8004750:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004754:	3304      	adds	r3, #4
            UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)
 8004756:	4619      	mov	r1, r3
 8004758:	484d      	ldr	r0, [pc, #308]	@ (8004890 <Board2_step+0x5e8>)
 800475a:	f002 f943 	bl	80069e4 <UART_TransmitIT>
          break;
 800475e:	e04d      	b.n	80047fc <Board2_step+0x554>
          Board2_DW.is_Transmit = Board2_IN_R_WaitAck;
 8004760:	4b47      	ldr	r3, [pc, #284]	@ (8004880 <Board2_step+0x5d8>)
 8004762:	2203      	movs	r2, #3
 8004764:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8004768:	e04f      	b.n	800480a <Board2_step+0x562>
          if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 800476a:	f002 f989 	bl	8006a80 <hasReceived>
 800476e:	4603      	mov	r3, r0
 8004770:	2b01      	cmp	r3, #1
 8004772:	d145      	bne.n	8004800 <Board2_step+0x558>
 8004774:	f002 f99e 	bl	8006ab4 <UART_CheckAck>
 8004778:	4603      	mov	r3, r0
 800477a:	2b01      	cmp	r3, #1
 800477c:	d140      	bne.n	8004800 <Board2_step+0x558>
            Board2_DW.is_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 800477e:	4b40      	ldr	r3, [pc, #256]	@ (8004880 <Board2_step+0x5d8>)
 8004780:	2200      	movs	r2, #0
 8004782:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            Board2_DW.exit_port_index_Transmit = 2U;
 8004786:	4b3e      	ldr	r3, [pc, #248]	@ (8004880 <Board2_step+0x5d8>)
 8004788:	2202      	movs	r2, #2
 800478a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 800478e:	e037      	b.n	8004800 <Board2_step+0x558>
          if (checkRTR() != 0) {
 8004790:	f002 f91c 	bl	80069cc <checkRTR>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d034      	beq.n	8004804 <Board2_step+0x55c>
            Board2_DW.is_Transmit = Board2_IN_Trasmit;
 800479a:	4b39      	ldr	r3, [pc, #228]	@ (8004880 <Board2_step+0x5d8>)
 800479c:	2205      	movs	r2, #5
 800479e:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 80047a2:	f002 f979 	bl	8006a98 <UART_ReceiveAck>
                            (Board2_DW.txPayload + ((uint8_T)CRC_SIZE)));
 80047a6:	4b36      	ldr	r3, [pc, #216]	@ (8004880 <Board2_step+0x5d8>)
 80047a8:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80047ac:	3304      	adds	r3, #4
            UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)
 80047ae:	4619      	mov	r1, r3
 80047b0:	4837      	ldr	r0, [pc, #220]	@ (8004890 <Board2_step+0x5e8>)
 80047b2:	f002 f917 	bl	80069e4 <UART_TransmitIT>
          break;
 80047b6:	e025      	b.n	8004804 <Board2_step+0x55c>
          Board2_DW.is_Transmit = Board2_IN_WaitAck;
 80047b8:	4b31      	ldr	r3, [pc, #196]	@ (8004880 <Board2_step+0x5d8>)
 80047ba:	2206      	movs	r2, #6
 80047bc:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 80047c0:	e023      	b.n	800480a <Board2_step+0x562>
          if (hasReceived() == 1) {
 80047c2:	f002 f95d 	bl	8006a80 <hasReceived>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d11d      	bne.n	8004808 <Board2_step+0x560>
            if (UART_CheckAck() == 1) {
 80047cc:	f002 f972 	bl	8006ab4 <UART_CheckAck>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d108      	bne.n	80047e8 <Board2_step+0x540>
              Board2_DW.is_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 80047d6:	4b2a      	ldr	r3, [pc, #168]	@ (8004880 <Board2_step+0x5d8>)
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
              Board2_DW.exit_port_index_Transmit = 2U;
 80047de:	4b28      	ldr	r3, [pc, #160]	@ (8004880 <Board2_step+0x5d8>)
 80047e0:	2202      	movs	r2, #2
 80047e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 80047e6:	e00f      	b.n	8004808 <Board2_step+0x560>
            } else if (UART_CheckAck() == 0) {
 80047e8:	f002 f964 	bl	8006ab4 <UART_CheckAck>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10a      	bne.n	8004808 <Board2_step+0x560>
              Board2_DW.is_Transmit = Board2_IN_R_ReceivingRTR;
 80047f2:	4b23      	ldr	r3, [pc, #140]	@ (8004880 <Board2_step+0x5d8>)
 80047f4:	2201      	movs	r2, #1
 80047f6:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 80047fa:	e005      	b.n	8004808 <Board2_step+0x560>
          break;
 80047fc:	bf00      	nop
 80047fe:	e004      	b.n	800480a <Board2_step+0x562>
          break;
 8004800:	bf00      	nop
 8004802:	e002      	b.n	800480a <Board2_step+0x562>
          break;
 8004804:	bf00      	nop
 8004806:	e000      	b.n	800480a <Board2_step+0x562>
          break;
 8004808:	bf00      	nop
        if (Board2_DW.exit_port_index_Transmit == 2U) {
 800480a:	4b1d      	ldr	r3, [pc, #116]	@ (8004880 <Board2_step+0x5d8>)
 800480c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004810:	2b02      	cmp	r3, #2
 8004812:	d10a      	bne.n	800482a <Board2_step+0x582>
          Board2_DW.exit_port_index_Transmit = 0U;
 8004814:	4b1a      	ldr	r3, [pc, #104]	@ (8004880 <Board2_step+0x5d8>)
 8004816:	2200      	movs	r2, #0
 8004818:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          Board2_DW.is_ExchangeDecision = Board2_IN_Execution;
 800481c:	4b18      	ldr	r3, [pc, #96]	@ (8004880 <Board2_step+0x5d8>)
 800481e:	2202      	movs	r2, #2
 8004820:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        break;
 8004824:	e001      	b.n	800482a <Board2_step+0x582>
        break;
 8004826:	bf00      	nop
 8004828:	e000      	b.n	800482c <Board2_step+0x584>
        break;
 800482a:	bf00      	nop
      if (Board2_DW.exit_port_index_ExchangeDecisio == 2U) {
 800482c:	4b14      	ldr	r3, [pc, #80]	@ (8004880 <Board2_step+0x5d8>)
 800482e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004832:	2b02      	cmp	r3, #2
 8004834:	d114      	bne.n	8004860 <Board2_step+0x5b8>
        Board2_DW.exit_port_index_ExchangeDecisio = 0U;
 8004836:	4b12      	ldr	r3, [pc, #72]	@ (8004880 <Board2_step+0x5d8>)
 8004838:	2200      	movs	r2, #0
 800483a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        Board2_DW.is_CommunicationPhase = Board2_IN_NO_ACTIVE_CHILD;
 800483e:	4b10      	ldr	r3, [pc, #64]	@ (8004880 <Board2_step+0x5d8>)
 8004840:	2200      	movs	r2, #0
 8004842:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board2_DW.exit_port_index_CommunicationPh = 2U;
 8004846:	4b0e      	ldr	r3, [pc, #56]	@ (8004880 <Board2_step+0x5d8>)
 8004848:	2202      	movs	r2, #2
 800484a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      break;
 800484e:	e007      	b.n	8004860 <Board2_step+0x5b8>
      Board2_ExchangeGlobalState();
 8004850:	f7ff fbae 	bl	8003fb0 <Board2_ExchangeGlobalState>
      break;
 8004854:	e005      	b.n	8004862 <Board2_step+0x5ba>
      Board2_ExchangeLocalState();
 8004856:	f7ff f96d 	bl	8003b34 <Board2_ExchangeLocalState>
      break;
 800485a:	e002      	b.n	8004862 <Board2_step+0x5ba>
      break;
 800485c:	bf00      	nop
 800485e:	e000      	b.n	8004862 <Board2_step+0x5ba>
      break;
 8004860:	bf00      	nop
    if (Board2_DW.exit_port_index_CommunicationPh == 2U) {
 8004862:	4b07      	ldr	r3, [pc, #28]	@ (8004880 <Board2_step+0x5d8>)
 8004864:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004868:	2b02      	cmp	r3, #2
 800486a:	d14a      	bne.n	8004902 <Board2_step+0x65a>
      Board2_DW.exit_port_index_CommunicationPh = 0U;
 800486c:	4b04      	ldr	r3, [pc, #16]	@ (8004880 <Board2_step+0x5d8>)
 800486e:	2200      	movs	r2, #0
 8004870:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      Board2_DW.is_RoverState = Board2_IN_NotCommunicating;
 8004874:	4b02      	ldr	r3, [pc, #8]	@ (8004880 <Board2_step+0x5d8>)
 8004876:	2202      	movs	r2, #2
 8004878:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
}
 800487c:	e041      	b.n	8004902 <Board2_step+0x65a>
 800487e:	bf00      	nop
 8004880:	20000280 	.word	0x20000280
 8004884:	20000370 	.word	0x20000370
 8004888:	200002ac 	.word	0x200002ac
 800488c:	200002bc 	.word	0x200002bc
 8004890:	200003b0 	.word	0x200003b0
    Board2_DW.board2LocalState.sonar = Board2_U.sonar;
 8004894:	4b1d      	ldr	r3, [pc, #116]	@ (800490c <Board2_step+0x664>)
 8004896:	4a1e      	ldr	r2, [pc, #120]	@ (8004910 <Board2_step+0x668>)
 8004898:	3364      	adds	r3, #100	@ 0x64
 800489a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800489e:	6018      	str	r0, [r3, #0]
 80048a0:	3304      	adds	r3, #4
 80048a2:	8019      	strh	r1, [r3, #0]
    Board2_DW.board2LocalState.gyroscope = Board2_U.gyroscope;
 80048a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004910 <Board2_step+0x668>)
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	4a18      	ldr	r2, [pc, #96]	@ (800490c <Board2_step+0x664>)
 80048aa:	66d3      	str	r3, [r2, #108]	@ 0x6c
    Board2_DW.board2LocalState.remoteController = Board2_U.remoteController;
 80048ac:	4b17      	ldr	r3, [pc, #92]	@ (800490c <Board2_step+0x664>)
 80048ae:	4a18      	ldr	r2, [pc, #96]	@ (8004910 <Board2_step+0x668>)
 80048b0:	3370      	adds	r3, #112	@ 0x70
 80048b2:	320c      	adds	r2, #12
 80048b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80048b8:	6018      	str	r0, [r3, #0]
 80048ba:	3304      	adds	r3, #4
 80048bc:	8019      	strh	r1, [r3, #0]
    Board2_DW.is_RoverState = Board2_IN_CommunicationPhase;
 80048be:	4b13      	ldr	r3, [pc, #76]	@ (800490c <Board2_step+0x664>)
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeLocalState;
 80048c6:	4b11      	ldr	r3, [pc, #68]	@ (800490c <Board2_step+0x664>)
 80048c8:	2204      	movs	r2, #4
 80048ca:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
    Board2_DW.txPayload = ((uint8_T)LOCAL_STATE_B2_FRAME_SIZE);
 80048ce:	4b0f      	ldr	r3, [pc, #60]	@ (800490c <Board2_step+0x664>)
 80048d0:	2210      	movs	r2, #16
 80048d2:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board2_DW.rxPayload = ((uint8_T)LOCAL_STATE_B1_FRAME_SIZE);
 80048d6:	4b0d      	ldr	r3, [pc, #52]	@ (800490c <Board2_step+0x664>)
 80048d8:	2218      	movs	r2, #24
 80048da:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    Board2_DW.is_ExchangeLocalState = Board2_IN_LS_Receive;
 80048de:	4b0b      	ldr	r3, [pc, #44]	@ (800490c <Board2_step+0x664>)
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    Board2_DW.is_LS_Receive = Board2_IN_WaitingData;
 80048e6:	4b09      	ldr	r3, [pc, #36]	@ (800490c <Board2_step+0x664>)
 80048e8:	2206      	movs	r2, #6
 80048ea:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 80048ee:	4b07      	ldr	r3, [pc, #28]	@ (800490c <Board2_step+0x664>)
 80048f0:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80048f4:	3304      	adds	r3, #4
 80048f6:	4619      	mov	r1, r3
 80048f8:	4806      	ldr	r0, [pc, #24]	@ (8004914 <Board2_step+0x66c>)
 80048fa:	f002 f89f 	bl	8006a3c <UART_ReceiveIT>
    setRTR();
 80048fe:	f002 f885 	bl	8006a0c <setRTR>
}
 8004902:	bf00      	nop
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	20000280 	.word	0x20000280
 8004910:	20000350 	.word	0x20000350
 8004914:	20000370 	.word	0x20000370

08004918 <Board2_initialize>:

/* Model initialize function */
void Board2_initialize(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* Model Initialize function for ModelReference Block: '<Root>/ActionsModel' */
  ActionsModel_initialize(rtmGetErrorStatusPointer(Board2_M));
 800491c:	4b05      	ldr	r3, [pc, #20]	@ (8004934 <Board2_initialize+0x1c>)
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff f8f6 	bl	8003b10 <ActionsModel_initialize>
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/statusObstacles'
   */
  ActionsModel_Init(&Board2_Y.setPoint, &Board2_Y.statusObstacles,
 8004924:	4a04      	ldr	r2, [pc, #16]	@ (8004938 <Board2_initialize+0x20>)
 8004926:	4905      	ldr	r1, [pc, #20]	@ (800493c <Board2_initialize+0x24>)
 8004928:	4805      	ldr	r0, [pc, #20]	@ (8004940 <Board2_initialize+0x28>)
 800492a:	f7fe fdbb 	bl	80034a4 <ActionsModel_Init>
                    &Board2_B.redLeds);
}
 800492e:	bf00      	nop
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	200003fc 	.word	0x200003fc
 8004938:	2000027c 	.word	0x2000027c
 800493c:	200003fa 	.word	0x200003fa
 8004940:	200003f0 	.word	0x200003f0

08004944 <deserializeLocalStateB1>:

#include <string.h>     /* memcpy */


int deserializeLocalStateB1(const uint8_t *buf, size_t len, BUS_LocalStateB1 *state)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d002      	beq.n	800495c <deserializeLocalStateB1+0x18>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d102      	bne.n	8004962 <deserializeLocalStateB1+0x1e>
 800495c:	f04f 33ff 	mov.w	r3, #4294967295
 8004960:	e027      	b.n	80049b2 <deserializeLocalStateB1+0x6e>
    if (len < LOCAL_STATE_B1_FRAME_SIZE) return -1;
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2b17      	cmp	r3, #23
 8004966:	d802      	bhi.n	800496e <deserializeLocalStateB1+0x2a>
 8004968:	f04f 33ff 	mov.w	r3, #4294967295
 800496c:	e021      	b.n	80049b2 <deserializeLocalStateB1+0x6e>

    size_t i = 0;
 800496e:	2300      	movs	r3, #0
 8004970:	617b      	str	r3, [r7, #20]

    /* speed */
    memcpy(&state->speed, &buf[i], BUS_SPEED_FRAME_SIZE);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	4413      	add	r3, r2
 800497a:	2210      	movs	r2, #16
 800497c:	4619      	mov	r1, r3
 800497e:	f00c f8e8 	bl	8010b52 <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	3310      	adds	r3, #16
 8004986:	617b      	str	r3, [r7, #20]

    /* temperature */
    memcpy(&state->temperature, &buf[i], TEMPERATURE_FRAME_SIZE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3310      	adds	r3, #16
 800498c:	68f9      	ldr	r1, [r7, #12]
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	440a      	add	r2, r1
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	3304      	adds	r3, #4
 800499a:	617b      	str	r3, [r7, #20]

    /* batteryLevel */
    memcpy(&state->batteryLevel, &buf[i], BATTERY_LEVEL_FRAME_SIZE);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	3314      	adds	r3, #20
 80049a0:	68f9      	ldr	r1, [r7, #12]
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	440a      	add	r2, r1
 80049a6:	6812      	ldr	r2, [r2, #0]
 80049a8:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	3304      	adds	r3, #4
 80049ae:	617b      	str	r3, [r7, #20]

    return 0;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3718      	adds	r7, #24
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}

080049ba <deserializeLocalStateB2>:

int deserializeLocalStateB2(const uint8_t *buf, size_t len, BUS_LocalStateB2 *state)
{
 80049ba:	b580      	push	{r7, lr}
 80049bc:	b086      	sub	sp, #24
 80049be:	af00      	add	r7, sp, #0
 80049c0:	60f8      	str	r0, [r7, #12]
 80049c2:	60b9      	str	r1, [r7, #8]
 80049c4:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d002      	beq.n	80049d2 <deserializeLocalStateB2+0x18>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d102      	bne.n	80049d8 <deserializeLocalStateB2+0x1e>
 80049d2:	f04f 33ff 	mov.w	r3, #4294967295
 80049d6:	e02a      	b.n	8004a2e <deserializeLocalStateB2+0x74>
    if (len < LOCAL_STATE_B2_FRAME_SIZE) return -1;
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2b0f      	cmp	r3, #15
 80049dc:	d802      	bhi.n	80049e4 <deserializeLocalStateB2+0x2a>
 80049de:	f04f 33ff 	mov.w	r3, #4294967295
 80049e2:	e024      	b.n	8004a2e <deserializeLocalStateB2+0x74>

    size_t i = 0;
 80049e4:	2300      	movs	r3, #0
 80049e6:	617b      	str	r3, [r7, #20]

    /* sonar */
    memcpy(&state->sonar, &buf[i], BUS_SONAR_FRAME_SIZE);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	4413      	add	r3, r2
 80049f0:	2206      	movs	r2, #6
 80049f2:	4619      	mov	r1, r3
 80049f4:	f00c f8ad 	bl	8010b52 <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	3306      	adds	r3, #6
 80049fc:	617b      	str	r3, [r7, #20]

    /* gyroscope */
    memcpy(&state->gyroscope, &buf[i], GYROSCOPE_FRAME_SIZE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	3308      	adds	r3, #8
 8004a02:	68f9      	ldr	r1, [r7, #12]
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	440a      	add	r2, r1
 8004a08:	6812      	ldr	r2, [r2, #0]
 8004a0a:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	617b      	str	r3, [r7, #20]

    /* remoteController */
    memcpy(&state->remoteController, &buf[i], REMOTE_CONTROLLER_FRAME_SIZE);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f103 000c 	add.w	r0, r3, #12
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	2206      	movs	r2, #6
 8004a20:	4619      	mov	r1, r3
 8004a22:	f00c f896 	bl	8010b52 <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	3306      	adds	r3, #6
 8004a2a:	617b      	str	r3, [r7, #20]

    return 0;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3718      	adds	r7, #24
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <deserializeGlobalState>:

int deserializeGlobalState(const uint8_t *buf, size_t len, BUS_GlobalState *state)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b086      	sub	sp, #24
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <deserializeGlobalState+0x18>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d102      	bne.n	8004a54 <deserializeGlobalState+0x1e>
 8004a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a52:	e028      	b.n	8004aa6 <deserializeGlobalState+0x70>
    if (len < GLOBAL_STATE_FRAME_SIZE) return -1;
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	2b27      	cmp	r3, #39	@ 0x27
 8004a58:	d802      	bhi.n	8004a60 <deserializeGlobalState+0x2a>
 8004a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a5e:	e022      	b.n	8004aa6 <deserializeGlobalState+0x70>

    size_t i = 0;
 8004a60:	2300      	movs	r3, #0
 8004a62:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB1(&buf[i], LOCAL_STATE_B1_FRAME_SIZE, &state->localStateB1) != 0)
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	4413      	add	r3, r2
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	2118      	movs	r1, #24
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7ff ff68 	bl	8004944 <deserializeLocalStateB1>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d002      	beq.n	8004a80 <deserializeGlobalState+0x4a>
        return -1;
 8004a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a7e:	e012      	b.n	8004aa6 <deserializeGlobalState+0x70>
    i += LOCAL_STATE_B1_FRAME_SIZE;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	3318      	adds	r3, #24
 8004a84:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB2(&buf[i], LOCAL_STATE_B2_FRAME_SIZE, &state->localStateB2) != 0)
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	18d0      	adds	r0, r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	3318      	adds	r3, #24
 8004a90:	461a      	mov	r2, r3
 8004a92:	2110      	movs	r1, #16
 8004a94:	f7ff ff91 	bl	80049ba <deserializeLocalStateB2>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <deserializeGlobalState+0x6e>
        return -1;
 8004a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa2:	e000      	b.n	8004aa6 <deserializeGlobalState+0x70>

    return 0;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <unpackLedsByte>:

static inline void unpackLedsByte(uint8_t b, BUS_Leds *l)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	6039      	str	r1, [r7, #0]
 8004ab8:	71fb      	strb	r3, [r7, #7]
    l->white.left  = (ENUM_StatusWhiteLed)((b >> 0) & 0x01u);
 8004aba:	79fb      	ldrb	r3, [r7, #7]
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	701a      	strb	r2, [r3, #0]
    l->white.right = (ENUM_StatusWhiteLed)((b >> 1) & 0x01u);
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	085b      	lsrs	r3, r3, #1
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	f003 0301 	and.w	r3, r3, #1
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	705a      	strb	r2, [r3, #1]

    l->red.left    = (ENUM_StatusRedLed)((b >> 2) & 0x03u);
 8004ad6:	79fb      	ldrb	r3, [r7, #7]
 8004ad8:	089b      	lsrs	r3, r3, #2
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	f003 0303 	and.w	r3, r3, #3
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	709a      	strb	r2, [r3, #2]
    l->red.right   = (ENUM_StatusRedLed)((b >> 4) & 0x03u);
 8004ae6:	79fb      	ldrb	r3, [r7, #7]
 8004ae8:	091b      	lsrs	r3, r3, #4
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	f003 0303 	and.w	r3, r3, #3
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	70da      	strb	r2, [r3, #3]

    /* sanifica se arrivano valori non validi */
    if (l->red.left  > RED_ON) l->red.left  = RED_OFF;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	789b      	ldrb	r3, [r3, #2]
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d902      	bls.n	8004b04 <unpackLedsByte+0x56>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2200      	movs	r2, #0
 8004b02:	709a      	strb	r2, [r3, #2]
    if (l->red.right > RED_ON) l->red.right = RED_OFF;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	78db      	ldrb	r3, [r3, #3]
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d902      	bls.n	8004b12 <unpackLedsByte+0x64>
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	70da      	strb	r2, [r3, #3]
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <deserializeDecision>:

int deserializeDecision(const uint8_t *buf, size_t len, BUS_Decision *decision)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b086      	sub	sp, #24
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	60f8      	str	r0, [r7, #12]
 8004b26:	60b9      	str	r1, [r7, #8]
 8004b28:	607a      	str	r2, [r7, #4]
    if (!buf || !decision) return -1;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d002      	beq.n	8004b36 <deserializeDecision+0x18>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d102      	bne.n	8004b3c <deserializeDecision+0x1e>
 8004b36:	f04f 33ff 	mov.w	r3, #4294967295
 8004b3a:	e04c      	b.n	8004bd6 <deserializeDecision+0xb8>
    if (len < DECISION_FRAME_SIZE) return -1;
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b0c      	cmp	r3, #12
 8004b40:	d802      	bhi.n	8004b48 <deserializeDecision+0x2a>
 8004b42:	f04f 33ff 	mov.w	r3, #4294967295
 8004b46:	e046      	b.n	8004bd6 <deserializeDecision+0xb8>

    size_t i = 0;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    uint8_t tmp;

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	4413      	add	r3, r2
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	74fb      	strb	r3, [r7, #19]
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	617b      	str	r3, [r7, #20]
    decision->actuator = (ENUM_Actuator)tmp;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	7cfa      	ldrb	r2, [r7, #19]
 8004b60:	701a      	strb	r2, [r3, #0]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	4413      	add	r3, r2
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	74fb      	strb	r3, [r7, #19]
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	617b      	str	r3, [r7, #20]
    decision->userAction = (ENUM_UserAction)tmp;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	7cfa      	ldrb	r2, [r7, #19]
 8004b76:	705a      	strb	r2, [r3, #1]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	74fb      	strb	r3, [r7, #19]
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	3301      	adds	r3, #1
 8004b86:	617b      	str	r3, [r7, #20]
    decision->roverAction = (ENUM_RoverAction)tmp;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	7cfa      	ldrb	r2, [r7, #19]
 8004b8c:	709a      	strb	r2, [r3, #2]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	4413      	add	r3, r2
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	74fb      	strb	r3, [r7, #19]
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	617b      	str	r3, [r7, #20]
    decision->safeAction = (ENUM_SafeAction)tmp;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	7cfa      	ldrb	r2, [r7, #19]
 8004ba2:	70da      	strb	r2, [r3, #3]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&decision->setPoint, &buf[i], BUS_SET_POINT_FRAME_SIZE);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	1d18      	adds	r0, r3, #4
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	4413      	add	r3, r2
 8004bae:	2208      	movs	r2, #8
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	f00b ffce 	bl	8010b52 <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	3308      	adds	r3, #8
 8004bba:	617b      	str	r3, [r7, #20]

    /* LED: 1 byte compattato */
    unpackLedsByte(buf[i++], &decision->leds);
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	617a      	str	r2, [r7, #20]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	781a      	ldrb	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	330c      	adds	r3, #12
 8004bcc:	4619      	mov	r1, r3
 8004bce:	4610      	mov	r0, r2
 8004bd0:	f7ff ff6d 	bl	8004aae <unpackLedsByte>

    return 0;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <serializeLocalStateB1>:
#include "serialize.h"

#include <string.h>      /* memcpy */

size_t serializeLocalStateB1(uint8_t *buf, const BUS_LocalStateB1 *state)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b084      	sub	sp, #16
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
 8004be6:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d002      	beq.n	8004bf4 <serializeLocalStateB1+0x16>
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <serializeLocalStateB1+0x1a>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e021      	b.n	8004c3c <serializeLocalStateB1+0x5e>

    size_t i = 0;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	60fb      	str	r3, [r7, #12]

    /* speed */
    memcpy(&buf[i], &state->speed, BUS_SPEED_FRAME_SIZE);
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	4413      	add	r3, r2
 8004c02:	6839      	ldr	r1, [r7, #0]
 8004c04:	2210      	movs	r2, #16
 8004c06:	4618      	mov	r0, r3
 8004c08:	f00b ffa3 	bl	8010b52 <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	3310      	adds	r3, #16
 8004c10:	60fb      	str	r3, [r7, #12]

    /* temperature */
    memcpy(&buf[i], &state->temperature, TEMPERATURE_FRAME_SIZE);
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	4413      	add	r3, r2
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	3210      	adds	r2, #16
 8004c1c:	6812      	ldr	r2, [r2, #0]
 8004c1e:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3304      	adds	r3, #4
 8004c24:	60fb      	str	r3, [r7, #12]

    /* batteryLevel */
    memcpy(&buf[i], &state->batteryLevel, BATTERY_LEVEL_FRAME_SIZE);
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	3214      	adds	r2, #20
 8004c30:	6812      	ldr	r2, [r2, #0]
 8004c32:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	3304      	adds	r3, #4
 8004c38:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B1_FRAME_SIZE */
 8004c3a:	68fb      	ldr	r3, [r7, #12]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <serializeLocalStateB2>:

size_t serializeLocalStateB2(uint8_t *buf, const BUS_LocalStateB2 *state)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <serializeLocalStateB2+0x16>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <serializeLocalStateB2+0x1a>
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	e023      	b.n	8004ca6 <serializeLocalStateB2+0x62>

    size_t i = 0;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	60fb      	str	r3, [r7, #12]

    /* sonar */
    memcpy(&buf[i], &state->sonar, BUS_SONAR_FRAME_SIZE);
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	4413      	add	r3, r2
 8004c68:	6839      	ldr	r1, [r7, #0]
 8004c6a:	2206      	movs	r2, #6
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f00b ff70 	bl	8010b52 <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	3306      	adds	r3, #6
 8004c76:	60fb      	str	r3, [r7, #12]

    /* gyroscope */
    memcpy(&buf[i], &state->gyroscope, GYROSCOPE_FRAME_SIZE);
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	4413      	add	r3, r2
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	3208      	adds	r2, #8
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	60fb      	str	r3, [r7, #12]

    /* remoteController */
    memcpy(&buf[i], &state->remoteController, REMOTE_CONTROLLER_FRAME_SIZE);
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	18d0      	adds	r0, r2, r3
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	330c      	adds	r3, #12
 8004c96:	2206      	movs	r2, #6
 8004c98:	4619      	mov	r1, r3
 8004c9a:	f00b ff5a 	bl	8010b52 <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	3306      	adds	r3, #6
 8004ca2:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B2_FRAME_SIZE */
 8004ca4:	68fb      	ldr	r3, [r7, #12]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <serializeGlobalState>:

size_t serializeGlobalState(uint8_t *buf, const BUS_GlobalState *state)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
 8004cb6:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <serializeGlobalState+0x16>
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <serializeGlobalState+0x1a>
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e01b      	b.n	8004d00 <serializeGlobalState+0x52>

    size_t i = 0;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	60fb      	str	r3, [r7, #12]

    i += serializeLocalStateB1(&buf[i], &state->localStateB1);
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	683a      	ldr	r2, [r7, #0]
 8004cd4:	4611      	mov	r1, r2
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7ff ff81 	bl	8004bde <serializeLocalStateB1>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	60fb      	str	r3, [r7, #12]
    i += serializeLocalStateB2(&buf[i], &state->localStateB2);
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	441a      	add	r2, r3
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	3318      	adds	r3, #24
 8004cee:	4619      	mov	r1, r3
 8004cf0:	4610      	mov	r0, r2
 8004cf2:	f7ff ffa7 	bl	8004c44 <serializeLocalStateB2>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]

    return i; /* = GLOBAL_STATE_FRAME_SIZE */
 8004cfe:	68fb      	ldr	r3, [r7, #12]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <packLedsByte>:

static inline uint8_t packLedsByte(const BUS_Leds *l)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
    uint8_t b = 0;
 8004d10:	2300      	movs	r3, #0
 8004d12:	73fb      	strb	r3, [r7, #15]

    /* white: 1 bit */
    b |= ((uint8_t)(l->white.left  & 0x01u)) << 0;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	b25b      	sxtb	r3, r3
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	b25a      	sxtb	r2, r3
 8004d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	b25b      	sxtb	r3, r3
 8004d28:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->white.right & 0x01u)) << 1;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	785b      	ldrb	r3, [r3, #1]
 8004d2e:	b25b      	sxtb	r3, r3
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	b25b      	sxtb	r3, r3
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	b25a      	sxtb	r2, r3
 8004d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	b25b      	sxtb	r3, r3
 8004d42:	73fb      	strb	r3, [r7, #15]

    /* red: 2 bit */
    b |= ((uint8_t)(l->red.left  & 0x03u)) << 2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	789b      	ldrb	r3, [r3, #2]
 8004d48:	b25b      	sxtb	r3, r3
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	b25b      	sxtb	r3, r3
 8004d4e:	f003 030c 	and.w	r3, r3, #12
 8004d52:	b25a      	sxtb	r2, r3
 8004d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	b25b      	sxtb	r3, r3
 8004d5c:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->red.right & 0x03u)) << 4;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	78db      	ldrb	r3, [r3, #3]
 8004d62:	b25b      	sxtb	r3, r3
 8004d64:	011b      	lsls	r3, r3, #4
 8004d66:	b25b      	sxtb	r3, r3
 8004d68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004d6c:	b25a      	sxtb	r2, r3
 8004d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	b25b      	sxtb	r3, r3
 8004d76:	73fb      	strb	r3, [r7, #15]

    return b; /* bit6..7 liberi */
 8004d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <serializeDecision>:


size_t serializeDecision(uint8_t *buf, const BUS_Decision *decision)
{
 8004d86:	b590      	push	{r4, r7, lr}
 8004d88:	b085      	sub	sp, #20
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	6039      	str	r1, [r7, #0]
    if (!buf || !decision) return 0;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d002      	beq.n	8004d9c <serializeDecision+0x16>
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d101      	bne.n	8004da0 <serializeDecision+0x1a>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	e03f      	b.n	8004e20 <serializeDecision+0x9a>

    size_t i = 0;
 8004da0:	2300      	movs	r3, #0
 8004da2:	60fb      	str	r3, [r7, #12]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    buf[i] = (uint8_t)decision->actuator;    i += ENUM_FRAME_SIZE;
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	4413      	add	r3, r2
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	7812      	ldrb	r2, [r2, #0]
 8004dae:	701a      	strb	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	3301      	adds	r3, #1
 8004db4:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->userAction;  i += ENUM_FRAME_SIZE;
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4413      	add	r3, r2
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	7852      	ldrb	r2, [r2, #1]
 8004dc0:	701a      	strb	r2, [r3, #0]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->roverAction; i += ENUM_FRAME_SIZE;
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	4413      	add	r3, r2
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	7892      	ldrb	r2, [r2, #2]
 8004dd2:	701a      	strb	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->safeAction;  i += ENUM_FRAME_SIZE;
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4413      	add	r3, r2
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	78d2      	ldrb	r2, [r2, #3]
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	3301      	adds	r3, #1
 8004dea:	60fb      	str	r3, [r7, #12]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&buf[i], &decision->setPoint, BUS_SET_POINT_FRAME_SIZE);
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	18d0      	adds	r0, r2, r3
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	3304      	adds	r3, #4
 8004df6:	2208      	movs	r2, #8
 8004df8:	4619      	mov	r1, r3
 8004dfa:	f00b feaa 	bl	8010b52 <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	3308      	adds	r3, #8
 8004e02:	60fb      	str	r3, [r7, #12]

    /* LED: 1 byte compattato */
    buf[i++] = packLedsByte(&decision->leds);
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	f103 010c 	add.w	r1, r3, #12
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	60fa      	str	r2, [r7, #12]
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	18d4      	adds	r4, r2, r3
 8004e14:	4608      	mov	r0, r1
 8004e16:	f7ff ff77 	bl	8004d08 <packLedsByte>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	7023      	strb	r3, [r4, #0]

    return i; /* = DECISION_FRAME_SIZE */
 8004e1e:	68fb      	ldr	r3, [r7, #12]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd90      	pop	{r4, r7, pc}

08004e28 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004e64 <MX_CRC_Init+0x3c>)
 8004e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8004e68 <MX_CRC_Init+0x40>)
 8004e30:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8004e32:	4b0c      	ldr	r3, [pc, #48]	@ (8004e64 <MX_CRC_Init+0x3c>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8004e38:	4b0a      	ldr	r3, [pc, #40]	@ (8004e64 <MX_CRC_Init+0x3c>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8004e3e:	4b09      	ldr	r3, [pc, #36]	@ (8004e64 <MX_CRC_Init+0x3c>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004e44:	4b07      	ldr	r3, [pc, #28]	@ (8004e64 <MX_CRC_Init+0x3c>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004e4a:	4b06      	ldr	r3, [pc, #24]	@ (8004e64 <MX_CRC_Init+0x3c>)
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8004e50:	4804      	ldr	r0, [pc, #16]	@ (8004e64 <MX_CRC_Init+0x3c>)
 8004e52:	f002 fc23 	bl	800769c <HAL_CRC_Init>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8004e5c:	f000 fc00 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004e60:	bf00      	nop
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	20000400 	.word	0x20000400
 8004e68:	40023000 	.word	0x40023000

08004e6c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a0a      	ldr	r2, [pc, #40]	@ (8004ea4 <HAL_CRC_MspInit+0x38>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d10b      	bne.n	8004e96 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea8 <HAL_CRC_MspInit+0x3c>)
 8004e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e82:	4a09      	ldr	r2, [pc, #36]	@ (8004ea8 <HAL_CRC_MspInit+0x3c>)
 8004e84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004e88:	6493      	str	r3, [r2, #72]	@ 0x48
 8004e8a:	4b07      	ldr	r3, [pc, #28]	@ (8004ea8 <HAL_CRC_MspInit+0x3c>)
 8004e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e92:	60fb      	str	r3, [r7, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8004e96:	bf00      	nop
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	40023000 	.word	0x40023000
 8004ea8:	40021000 	.word	0x40021000

08004eac <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b088      	sub	sp, #32
 8004eb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eb2:	f107 030c 	add.w	r3, r7, #12
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	601a      	str	r2, [r3, #0]
 8004eba:	605a      	str	r2, [r3, #4]
 8004ebc:	609a      	str	r2, [r3, #8]
 8004ebe:	60da      	str	r2, [r3, #12]
 8004ec0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec6:	4a3a      	ldr	r2, [pc, #232]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004ec8:	f043 0304 	orr.w	r3, r3, #4
 8004ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ece:	4b38      	ldr	r3, [pc, #224]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	60bb      	str	r3, [r7, #8]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eda:	4b35      	ldr	r3, [pc, #212]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ede:	4a34      	ldr	r2, [pc, #208]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004ee0:	f043 0301 	orr.w	r3, r3, #1
 8004ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ee6:	4b32      	ldr	r3, [pc, #200]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	607b      	str	r3, [r7, #4]
 8004ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ef2:	4b2f      	ldr	r3, [pc, #188]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ef6:	4a2e      	ldr	r2, [pc, #184]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004ef8:	f043 0302 	orr.w	r3, r3, #2
 8004efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004efe:	4b2c      	ldr	r3, [pc, #176]	@ (8004fb0 <MX_GPIO_Init+0x104>)
 8004f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SonarRightTrig_Pin|SonarFrontTrig_Pin|LedDebug_Pin, GPIO_PIN_RESET);
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8004f10:	4828      	ldr	r0, [pc, #160]	@ (8004fb4 <MX_GPIO_Init+0x108>)
 8004f12:	f003 f833 	bl	8007f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SonarLeftTrig_GPIO_Port, SonarLeftTrig_Pin, GPIO_PIN_RESET);
 8004f16:	2200      	movs	r2, #0
 8004f18:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f20:	f003 f82c 	bl	8007f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 8004f24:	2200      	movs	r2, #0
 8004f26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004f2a:	4823      	ldr	r0, [pc, #140]	@ (8004fb8 <MX_GPIO_Init+0x10c>)
 8004f2c:	f003 f826 	bl	8007f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SonarRightTrig_Pin SonarFrontTrig_Pin LedDebug_Pin */
  GPIO_InitStruct.Pin = SonarRightTrig_Pin|SonarFrontTrig_Pin|LedDebug_Pin;
 8004f30:	f44f 5386 	mov.w	r3, #4288	@ 0x10c0
 8004f34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f36:	2301      	movs	r3, #1
 8004f38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f42:	f107 030c 	add.w	r3, r7, #12
 8004f46:	4619      	mov	r1, r3
 8004f48:	481a      	ldr	r0, [pc, #104]	@ (8004fb4 <MX_GPIO_Init+0x108>)
 8004f4a:	f002 fe7d 	bl	8007c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : SonarLeftTrig_Pin */
  GPIO_InitStruct.Pin = SonarLeftTrig_Pin;
 8004f4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f54:	2301      	movs	r3, #1
 8004f56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SonarLeftTrig_GPIO_Port, &GPIO_InitStruct);
 8004f60:	f107 030c 	add.w	r3, r7, #12
 8004f64:	4619      	mov	r1, r3
 8004f66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f6a:	f002 fe6d 	bl	8007c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_IN_Pin */
  GPIO_InitStruct.Pin = RTR_IN_Pin;
 8004f6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f74:	2300      	movs	r3, #0
 8004f76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004f78:	2302      	movs	r3, #2
 8004f7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RTR_IN_GPIO_Port, &GPIO_InitStruct);
 8004f7c:	f107 030c 	add.w	r3, r7, #12
 8004f80:	4619      	mov	r1, r3
 8004f82:	480d      	ldr	r0, [pc, #52]	@ (8004fb8 <MX_GPIO_Init+0x10c>)
 8004f84:	f002 fe60 	bl	8007c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_OUT_Pin */
  GPIO_InitStruct.Pin = RTR_OUT_Pin;
 8004f88:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f96:	2300      	movs	r3, #0
 8004f98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RTR_OUT_GPIO_Port, &GPIO_InitStruct);
 8004f9a:	f107 030c 	add.w	r3, r7, #12
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	4805      	ldr	r0, [pc, #20]	@ (8004fb8 <MX_GPIO_Init+0x10c>)
 8004fa2:	f002 fe51 	bl	8007c48 <HAL_GPIO_Init>

}
 8004fa6:	bf00      	nop
 8004fa8:	3720      	adds	r7, #32
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	48000400 	.word	0x48000400
 8004fb8:	48000800 	.word	0x48000800

08004fbc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8005034 <MX_I2C1_Init+0x78>)
 8004fc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x005086FF;
 8004fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fc8:	4a1b      	ldr	r2, [pc, #108]	@ (8005038 <MX_I2C1_Init+0x7c>)
 8004fca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004fcc:	4b18      	ldr	r3, [pc, #96]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004fd2:	4b17      	ldr	r3, [pc, #92]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004fd8:	4b15      	ldr	r3, [pc, #84]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004fde:	4b14      	ldr	r3, [pc, #80]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004fe4:	4b12      	ldr	r3, [pc, #72]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004fea:	4b11      	ldr	r3, [pc, #68]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004ff6:	480e      	ldr	r0, [pc, #56]	@ (8005030 <MX_I2C1_Init+0x74>)
 8004ff8:	f002 ffd8 	bl	8007fac <HAL_I2C_Init>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005002:	f000 fb2d 	bl	8005660 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005006:	2100      	movs	r1, #0
 8005008:	4809      	ldr	r0, [pc, #36]	@ (8005030 <MX_I2C1_Init+0x74>)
 800500a:	f005 fb55 	bl	800a6b8 <HAL_I2CEx_ConfigAnalogFilter>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005014:	f000 fb24 	bl	8005660 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005018:	2100      	movs	r1, #0
 800501a:	4805      	ldr	r0, [pc, #20]	@ (8005030 <MX_I2C1_Init+0x74>)
 800501c:	f005 fb97 	bl	800a74e <HAL_I2CEx_ConfigDigitalFilter>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8005026:	f000 fb1b 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800502a:	bf00      	nop
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000424 	.word	0x20000424
 8005034:	40005400 	.word	0x40005400
 8005038:	005086ff 	.word	0x005086ff

0800503c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8005040:	4b1b      	ldr	r3, [pc, #108]	@ (80050b0 <MX_I2C3_Init+0x74>)
 8005042:	4a1c      	ldr	r2, [pc, #112]	@ (80050b4 <MX_I2C3_Init+0x78>)
 8005044:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x005086FF;
 8005046:	4b1a      	ldr	r3, [pc, #104]	@ (80050b0 <MX_I2C3_Init+0x74>)
 8005048:	4a1b      	ldr	r2, [pc, #108]	@ (80050b8 <MX_I2C3_Init+0x7c>)
 800504a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800504c:	4b18      	ldr	r3, [pc, #96]	@ (80050b0 <MX_I2C3_Init+0x74>)
 800504e:	2200      	movs	r2, #0
 8005050:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005052:	4b17      	ldr	r3, [pc, #92]	@ (80050b0 <MX_I2C3_Init+0x74>)
 8005054:	2201      	movs	r2, #1
 8005056:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005058:	4b15      	ldr	r3, [pc, #84]	@ (80050b0 <MX_I2C3_Init+0x74>)
 800505a:	2200      	movs	r2, #0
 800505c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800505e:	4b14      	ldr	r3, [pc, #80]	@ (80050b0 <MX_I2C3_Init+0x74>)
 8005060:	2200      	movs	r2, #0
 8005062:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005064:	4b12      	ldr	r3, [pc, #72]	@ (80050b0 <MX_I2C3_Init+0x74>)
 8005066:	2200      	movs	r2, #0
 8005068:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800506a:	4b11      	ldr	r3, [pc, #68]	@ (80050b0 <MX_I2C3_Init+0x74>)
 800506c:	2200      	movs	r2, #0
 800506e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005070:	4b0f      	ldr	r3, [pc, #60]	@ (80050b0 <MX_I2C3_Init+0x74>)
 8005072:	2200      	movs	r2, #0
 8005074:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8005076:	480e      	ldr	r0, [pc, #56]	@ (80050b0 <MX_I2C3_Init+0x74>)
 8005078:	f002 ff98 	bl	8007fac <HAL_I2C_Init>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8005082:	f000 faed 	bl	8005660 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005086:	2100      	movs	r1, #0
 8005088:	4809      	ldr	r0, [pc, #36]	@ (80050b0 <MX_I2C3_Init+0x74>)
 800508a:	f005 fb15 	bl	800a6b8 <HAL_I2CEx_ConfigAnalogFilter>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d001      	beq.n	8005098 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8005094:	f000 fae4 	bl	8005660 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8005098:	2100      	movs	r1, #0
 800509a:	4805      	ldr	r0, [pc, #20]	@ (80050b0 <MX_I2C3_Init+0x74>)
 800509c:	f005 fb57 	bl	800a74e <HAL_I2CEx_ConfigDigitalFilter>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d001      	beq.n	80050aa <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80050a6:	f000 fadb 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80050aa:	bf00      	nop
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	20000478 	.word	0x20000478
 80050b4:	40007800 	.word	0x40007800
 80050b8:	005086ff 	.word	0x005086ff

080050bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b0a0      	sub	sp, #128	@ 0x80
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050c4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	605a      	str	r2, [r3, #4]
 80050ce:	609a      	str	r2, [r3, #8]
 80050d0:	60da      	str	r2, [r3, #12]
 80050d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80050d4:	f107 0318 	add.w	r3, r7, #24
 80050d8:	2254      	movs	r2, #84	@ 0x54
 80050da:	2100      	movs	r1, #0
 80050dc:	4618      	mov	r0, r3
 80050de:	f00b fcb8 	bl	8010a52 <memset>
  if(i2cHandle->Instance==I2C1)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a4e      	ldr	r2, [pc, #312]	@ (8005220 <HAL_I2C_MspInit+0x164>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d147      	bne.n	800517c <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80050ec:	2340      	movs	r3, #64	@ 0x40
 80050ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80050f0:	2300      	movs	r3, #0
 80050f2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80050f4:	f107 0318 	add.w	r3, r7, #24
 80050f8:	4618      	mov	r0, r3
 80050fa:	f006 f957 	bl	800b3ac <HAL_RCCEx_PeriphCLKConfig>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005104:	f000 faac 	bl	8005660 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005108:	4b46      	ldr	r3, [pc, #280]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 800510a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800510c:	4a45      	ldr	r2, [pc, #276]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 800510e:	f043 0302 	orr.w	r3, r3, #2
 8005112:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005114:	4b43      	ldr	r3, [pc, #268]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 8005116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	617b      	str	r3, [r7, #20]
 800511e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005120:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005124:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005126:	2312      	movs	r3, #18
 8005128:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800512a:	2301      	movs	r3, #1
 800512c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800512e:	2300      	movs	r3, #0
 8005130:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005132:	2304      	movs	r3, #4
 8005134:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005136:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800513a:	4619      	mov	r1, r3
 800513c:	483a      	ldr	r0, [pc, #232]	@ (8005228 <HAL_I2C_MspInit+0x16c>)
 800513e:	f002 fd83 	bl	8007c48 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005142:	4b38      	ldr	r3, [pc, #224]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 8005144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005146:	4a37      	ldr	r2, [pc, #220]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 8005148:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800514c:	6593      	str	r3, [r2, #88]	@ 0x58
 800514e:	4b35      	ldr	r3, [pc, #212]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 8005150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005152:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005156:	613b      	str	r3, [r7, #16]
 8005158:	693b      	ldr	r3, [r7, #16]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800515a:	2200      	movs	r2, #0
 800515c:	2100      	movs	r1, #0
 800515e:	201f      	movs	r0, #31
 8005160:	f002 fa67 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005164:	201f      	movs	r0, #31
 8005166:	f002 fa7e 	bl	8007666 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800516a:	2200      	movs	r2, #0
 800516c:	2100      	movs	r1, #0
 800516e:	2020      	movs	r0, #32
 8005170:	f002 fa5f 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005174:	2020      	movs	r0, #32
 8005176:	f002 fa76 	bl	8007666 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800517a:	e04c      	b.n	8005216 <HAL_I2C_MspInit+0x15a>
  else if(i2cHandle->Instance==I2C3)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a2a      	ldr	r2, [pc, #168]	@ (800522c <HAL_I2C_MspInit+0x170>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d147      	bne.n	8005216 <HAL_I2C_MspInit+0x15a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8005186:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800518a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800518c:	2300      	movs	r3, #0
 800518e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005190:	f107 0318 	add.w	r3, r7, #24
 8005194:	4618      	mov	r0, r3
 8005196:	f006 f909 	bl	800b3ac <HAL_RCCEx_PeriphCLKConfig>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <HAL_I2C_MspInit+0xe8>
      Error_Handler();
 80051a0:	f000 fa5e 	bl	8005660 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80051a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 80051a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 80051aa:	f043 0304 	orr.w	r3, r3, #4
 80051ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051b0:	4b1c      	ldr	r3, [pc, #112]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 80051b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	60fb      	str	r3, [r7, #12]
 80051ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80051bc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80051c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051c2:	2312      	movs	r3, #18
 80051c4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ca:	2300      	movs	r3, #0
 80051cc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80051ce:	2308      	movs	r3, #8
 80051d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80051d2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80051d6:	4619      	mov	r1, r3
 80051d8:	4815      	ldr	r0, [pc, #84]	@ (8005230 <HAL_I2C_MspInit+0x174>)
 80051da:	f002 fd35 	bl	8007c48 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80051de:	4b11      	ldr	r3, [pc, #68]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 80051e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e2:	4a10      	ldr	r2, [pc, #64]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 80051e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80051e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005224 <HAL_I2C_MspInit+0x168>)
 80051ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80051f2:	60bb      	str	r3, [r7, #8]
 80051f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80051f6:	2200      	movs	r2, #0
 80051f8:	2100      	movs	r1, #0
 80051fa:	205c      	movs	r0, #92	@ 0x5c
 80051fc:	f002 fa19 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8005200:	205c      	movs	r0, #92	@ 0x5c
 8005202:	f002 fa30 	bl	8007666 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8005206:	2200      	movs	r2, #0
 8005208:	2100      	movs	r1, #0
 800520a:	205d      	movs	r0, #93	@ 0x5d
 800520c:	f002 fa11 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8005210:	205d      	movs	r0, #93	@ 0x5d
 8005212:	f002 fa28 	bl	8007666 <HAL_NVIC_EnableIRQ>
}
 8005216:	bf00      	nop
 8005218:	3780      	adds	r7, #128	@ 0x80
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	40005400 	.word	0x40005400
 8005224:	40021000 	.word	0x40021000
 8005228:	48000400 	.word	0x48000400
 800522c:	40007800 	.word	0x40007800
 8005230:	48000800 	.word	0x48000800

08005234 <HAL_I2C_MemRxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Callback per gestire il completamento della ricezione I2C
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
    // Verifica che l'interrupt provenga dal bus del giroscopio (I2C3)
    if (hi2c->Instance == I2C3)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a06      	ldr	r2, [pc, #24]	@ (800525c <HAL_I2C_MemRxCpltCallback+0x28>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d105      	bne.n	8005252 <HAL_I2C_MemRxCpltCallback+0x1e>
    {
        // Chiama la funzione di elaborazione dati del driver
        MPU6050_Yaw_RxCpltCallback(hi2c);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f001 f9d2 	bl	80065f0 <MPU6050_Yaw_RxCpltCallback>
        
        // Segnala al main loop che i dati sono pronti
        gyro_done = 1;
 800524c:	4b04      	ldr	r3, [pc, #16]	@ (8005260 <HAL_I2C_MemRxCpltCallback+0x2c>)
 800524e:	2201      	movs	r2, #1
 8005250:	701a      	strb	r2, [r3, #0]
    }
}
 8005252:	bf00      	nop
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40007800 	.word	0x40007800
 8005260:	200004f0 	.word	0x200004f0

08005264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b08e      	sub	sp, #56	@ 0x38
 8005268:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800526a:	f002 f874 	bl	8007356 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800526e:	f000 f9b7 	bl	80055e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005272:	f7ff fe1b 	bl	8004eac <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8005276:	f000 fdf3 	bl	8005e60 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 800527a:	f000 fe3b 	bl	8005ef4 <MX_USART2_UART_Init>
  MX_CRC_Init();
 800527e:	f7ff fdd3 	bl	8004e28 <MX_CRC_Init>
  MX_I2C1_Init();
 8005282:	f7ff fe9b 	bl	8004fbc <MX_I2C1_Init>
  MX_TIM2_Init();
 8005286:	f000 fc63 	bl	8005b50 <MX_TIM2_Init>
  MX_TIM1_Init();
 800528a:	f000 fba9 	bl	80059e0 <MX_TIM1_Init>
  MX_I2C3_Init();
 800528e:	f7ff fed5 	bl	800503c <MX_I2C3_Init>
  MX_TIM7_Init();
 8005292:	f000 fcc7 	bl	8005c24 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	// --- 1. CONFIGURAZIONE PERIFERICHE ---
	setComunicationHandler(&hlpuart1);
 8005296:	48a7      	ldr	r0, [pc, #668]	@ (8005534 <main+0x2d0>)
 8005298:	f001 fb88 	bl	80069ac <setComunicationHandler>
#if VERBOSE_DEBUG
	setPrinterHandler(&huart2); // Imposta UART per debug
 800529c:	48a6      	ldr	r0, [pc, #664]	@ (8005538 <main+0x2d4>)
 800529e:	f001 fc83 	bl	8006ba8 <setPrinterHandler>
	clearScreen();
 80052a2:	f001 fcd7 	bl	8006c54 <clearScreen>
#endif
	PRINT_DBG("BEGIN B2 INIT...\r\n");
 80052a6:	48a5      	ldr	r0, [pc, #660]	@ (800553c <main+0x2d8>)
 80052a8:	f001 fcc9 	bl	8006c3e <printMsg_impl>

	// Init Modello Simulink
	Board2_U.continua = 0;
 80052ac:	49a4      	ldr	r1, [pc, #656]	@ (8005540 <main+0x2dc>)
 80052ae:	f04f 0200 	mov.w	r2, #0
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	e9c1 2306 	strd	r2, r3, [r1, #24]
	Board2_initialize();
 80052ba:	f7ff fb2d 	bl	8004918 <Board2_initialize>

	// Init Sonar
	if (Sonar_InitAll() == 1) {
 80052be:	f001 fadb 	bl	8006878 <Sonar_InitAll>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d102      	bne.n	80052ce <main+0x6a>
		PRINT_DBG("ERROR SONAR INIT\r\n");
 80052c8:	489e      	ldr	r0, [pc, #632]	@ (8005544 <main+0x2e0>)
 80052ca:	f001 fcb8 	bl	8006c3e <printMsg_impl>
	}
	StartSonarTimer();
 80052ce:	f001 fb0f 	bl	80068f0 <StartSonarTimer>

	// Init Gyroscope (IMU)
	if (MPU6050_Init(&hi2c3) == 1) {
 80052d2:	489d      	ldr	r0, [pc, #628]	@ (8005548 <main+0x2e4>)
 80052d4:	f001 f8c0 	bl	8006458 <MPU6050_Init>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d102      	bne.n	80052e4 <main+0x80>
		PRINT_DBG("ERROR GYRO INIT\r\n");
 80052de:	489b      	ldr	r0, [pc, #620]	@ (800554c <main+0x2e8>)
 80052e0:	f001 fcad 	bl	8006c3e <printMsg_impl>
//		MotorControl_SetReferenceRPM(&motors[i], 0);
//		MotorControl_OpenLoopActuate(&motors[i]);
//	}

	// --- 2. VARIABILI DI CONFIGURAZIONE TEST ---
	uint8_t use_real_sensors = 0;
 80052e4:	2300      	movs	r3, #0
 80052e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t blocking_step_mode = 0;
 80052ea:	2300      	movs	r3, #0
 80052ec:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t use_sonar = 1; // Default attivo
 80052f0:	2301      	movs	r3, #1
 80052f2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	flow_control_flag = 0;
 80052f6:	4b96      	ldr	r3, [pc, #600]	@ (8005550 <main+0x2ec>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	701a      	strb	r2, [r3, #0]
	switch (WHAT_TO_TEST) {
	case TEST_SONAR:
		SonarTest();
		break;
	case TEST_GYROSCOPE:
		GyroscopeTest();
 80052fc:	f001 fbfa 	bl	8006af4 <GyroscopeTest>
		break;
 8005300:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

        // 1. INPUT (Sensori o Dummy)
        if (use_real_sensors) {
 8005302:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 80a5 	beq.w	8005456 <main+0x1f2>
            // --- JOYSTICK ---
            // Avvia ricezione e attendi completamento
            PadReceiver_Request();
 800530c:	f001 fa64 	bl	80067d8 <PadReceiver_Request>
            uint32_t startTickPad = HAL_GetTick();
 8005310:	f002 f886 	bl	8007420 <HAL_GetTick>
 8005314:	6338      	str	r0, [r7, #48]	@ 0x30
            while (!PadReceiver_IsDone()); // attesa attiva
 8005316:	bf00      	nop
 8005318:	f001 fa82 	bl	8006820 <PadReceiver_IsDone>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d0fa      	beq.n	8005318 <main+0xb4>
            PadReceiver_Read(&Board2_U.remoteController);
 8005322:	488c      	ldr	r0, [pc, #560]	@ (8005554 <main+0x2f0>)
 8005324:	f001 fa8e 	bl	8006844 <PadReceiver_Read>

            // --- GYRO ---
            gyro_done = 0; // Reset flag prima di avviare
 8005328:	4b8b      	ldr	r3, [pc, #556]	@ (8005558 <main+0x2f4>)
 800532a:	2200      	movs	r2, #0
 800532c:	701a      	strb	r2, [r3, #0]
            MPU6050_Read_Yaw_IT(&hi2c3, &MPU6050_Yaw);
 800532e:	498b      	ldr	r1, [pc, #556]	@ (800555c <main+0x2f8>)
 8005330:	4885      	ldr	r0, [pc, #532]	@ (8005548 <main+0x2e4>)
 8005332:	f001 f941 	bl	80065b8 <MPU6050_Read_Yaw_IT>
            
            // Attesa con Timeout di 50ms
            uint32_t startTickGyro = HAL_GetTick();
 8005336:	f002 f873 	bl	8007420 <HAL_GetTick>
 800533a:	62f8      	str	r0, [r7, #44]	@ 0x2c
            while (!gyro_done && (HAL_GetTick() - startTickGyro < 50));
 800533c:	bf00      	nop
 800533e:	4b86      	ldr	r3, [pc, #536]	@ (8005558 <main+0x2f4>)
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	d106      	bne.n	8005356 <main+0xf2>
 8005348:	f002 f86a 	bl	8007420 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b31      	cmp	r3, #49	@ 0x31
 8005354:	d9f3      	bls.n	800533e <main+0xda>

            // Se timer scade, si prende l'ultimo valore valido
            Board2_U.gyroscope = (double)MPU6050_Yaw.KalmanAngleZ;
 8005356:	4b81      	ldr	r3, [pc, #516]	@ (800555c <main+0x2f8>)
 8005358:	8b1b      	ldrh	r3, [r3, #24]
 800535a:	4618      	mov	r0, r3
 800535c:	f7fb f8fa 	bl	8000554 <__aeabi_ui2d>
 8005360:	4602      	mov	r2, r0
 8005362:	460b      	mov	r3, r1
 8005364:	4610      	mov	r0, r2
 8005366:	4619      	mov	r1, r3
 8005368:	f7fb fc66 	bl	8000c38 <__aeabi_d2f>
 800536c:	4603      	mov	r3, r0
 800536e:	4a74      	ldr	r2, [pc, #464]	@ (8005540 <main+0x2dc>)
 8005370:	6093      	str	r3, [r2, #8]

            // --- SONAR ---
            if (use_sonar) {
 8005372:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005376:	2b00      	cmp	r3, #0
 8005378:	d065      	beq.n	8005446 <main+0x1e2>
                // Timeout per ogni singolo sensore (ms)
                // 30ms  sufficiente per ~5 metri
                const uint32_t SONAR_TIMEOUT = 30; 
 800537a:	231e      	movs	r3, #30
 800537c:	62bb      	str	r3, [r7, #40]	@ 0x28
                uint32_t startTick;

                // 1. LEFT
                sonarLeft_done = 0;
 800537e:	4b78      	ldr	r3, [pc, #480]	@ (8005560 <main+0x2fc>)
 8005380:	2200      	movs	r2, #0
 8005382:	701a      	strb	r2, [r3, #0]
                hcsr04_trigger(&sonarLeft);
 8005384:	4877      	ldr	r0, [pc, #476]	@ (8005564 <main+0x300>)
 8005386:	f000 ffba 	bl	80062fe <hcsr04_trigger>
                startTick = HAL_GetTick();
 800538a:	f002 f849 	bl	8007420 <HAL_GetTick>
 800538e:	6278      	str	r0, [r7, #36]	@ 0x24
                while (!sonarLeft_done && (HAL_GetTick() - startTick < SONAR_TIMEOUT));
 8005390:	bf00      	nop
 8005392:	4b73      	ldr	r3, [pc, #460]	@ (8005560 <main+0x2fc>)
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b00      	cmp	r3, #0
 800539a:	d107      	bne.n	80053ac <main+0x148>
 800539c:	f002 f840 	bl	8007420 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d8f2      	bhi.n	8005392 <main+0x12e>

                // 2. FRONT
                sonarFront_done = 0;
 80053ac:	4b6e      	ldr	r3, [pc, #440]	@ (8005568 <main+0x304>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	701a      	strb	r2, [r3, #0]
                hcsr04_trigger(&sonarFront);
 80053b2:	486e      	ldr	r0, [pc, #440]	@ (800556c <main+0x308>)
 80053b4:	f000 ffa3 	bl	80062fe <hcsr04_trigger>
                startTick = HAL_GetTick();
 80053b8:	f002 f832 	bl	8007420 <HAL_GetTick>
 80053bc:	6278      	str	r0, [r7, #36]	@ 0x24
                while (!sonarFront_done && (HAL_GetTick() - startTick < SONAR_TIMEOUT));
 80053be:	bf00      	nop
 80053c0:	4b69      	ldr	r3, [pc, #420]	@ (8005568 <main+0x304>)
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d107      	bne.n	80053da <main+0x176>
 80053ca:	f002 f829 	bl	8007420 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d8f2      	bhi.n	80053c0 <main+0x15c>

                // 3. RIGHT
                sonarRight_done = 0;
 80053da:	4b65      	ldr	r3, [pc, #404]	@ (8005570 <main+0x30c>)
 80053dc:	2200      	movs	r2, #0
 80053de:	701a      	strb	r2, [r3, #0]
                hcsr04_trigger(&sonarRight);
 80053e0:	4864      	ldr	r0, [pc, #400]	@ (8005574 <main+0x310>)
 80053e2:	f000 ff8c 	bl	80062fe <hcsr04_trigger>
                startTick = HAL_GetTick();
 80053e6:	f002 f81b 	bl	8007420 <HAL_GetTick>
 80053ea:	6278      	str	r0, [r7, #36]	@ 0x24
                while (!sonarRight_done && (HAL_GetTick() - startTick < SONAR_TIMEOUT));
 80053ec:	bf00      	nop
 80053ee:	4b60      	ldr	r3, [pc, #384]	@ (8005570 <main+0x30c>)
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d107      	bne.n	8005408 <main+0x1a4>
 80053f8:	f002 f812 	bl	8007420 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005404:	429a      	cmp	r2, r3
 8005406:	d8f2      	bhi.n	80053ee <main+0x18a>

                Board2_U.sonar = (BUS_Sonar ) { sonarLeft.distance,
 8005408:	4b56      	ldr	r3, [pc, #344]	@ (8005564 <main+0x300>)
 800540a:	edd3 7a06 	vldr	s15, [r3, #24]
 800540e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005412:	ee17 3a90 	vmov	r3, s15
 8005416:	b298      	uxth	r0, r3
                                sonarFront.distance, sonarRight.distance };
 8005418:	4b54      	ldr	r3, [pc, #336]	@ (800556c <main+0x308>)
 800541a:	edd3 7a06 	vldr	s15, [r3, #24]
                Board2_U.sonar = (BUS_Sonar ) { sonarLeft.distance,
 800541e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005422:	ee17 3a90 	vmov	r3, s15
 8005426:	b299      	uxth	r1, r3
                                sonarFront.distance, sonarRight.distance };
 8005428:	4b52      	ldr	r3, [pc, #328]	@ (8005574 <main+0x310>)
 800542a:	edd3 7a06 	vldr	s15, [r3, #24]
                Board2_U.sonar = (BUS_Sonar ) { sonarLeft.distance,
 800542e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005432:	ee17 3a90 	vmov	r3, s15
 8005436:	b29a      	uxth	r2, r3
 8005438:	4b41      	ldr	r3, [pc, #260]	@ (8005540 <main+0x2dc>)
 800543a:	8018      	strh	r0, [r3, #0]
 800543c:	4b40      	ldr	r3, [pc, #256]	@ (8005540 <main+0x2dc>)
 800543e:	8059      	strh	r1, [r3, #2]
 8005440:	4b3f      	ldr	r3, [pc, #252]	@ (8005540 <main+0x2dc>)
 8005442:	809a      	strh	r2, [r3, #4]
 8005444:	e01a      	b.n	800547c <main+0x218>
            } else {
                // Dummy Values se sonar disattivato
                Board2_U.sonar = (BUS_Sonar ) { 400, 400, 400 };
 8005446:	4b3e      	ldr	r3, [pc, #248]	@ (8005540 <main+0x2dc>)
 8005448:	4a4b      	ldr	r2, [pc, #300]	@ (8005578 <main+0x314>)
 800544a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800544e:	6018      	str	r0, [r3, #0]
 8005450:	3304      	adds	r3, #4
 8005452:	8019      	strh	r1, [r3, #0]
 8005454:	e012      	b.n	800547c <main+0x218>
            }

        } else {
            // --- DUMMY ---
            // Simuliamo ostacoli o quiete
            Board2_U.sonar = (BUS_Sonar ) { 400, 400, 400 }; // Lontano ostacoli
 8005456:	4b3a      	ldr	r3, [pc, #232]	@ (8005540 <main+0x2dc>)
 8005458:	4a47      	ldr	r2, [pc, #284]	@ (8005578 <main+0x314>)
 800545a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800545e:	6018      	str	r0, [r3, #0]
 8005460:	3304      	adds	r3, #4
 8005462:	8019      	strh	r1, [r3, #0]
            Board2_U.gyroscope = (Gyroscope) 32.3f;
 8005464:	4b36      	ldr	r3, [pc, #216]	@ (8005540 <main+0x2dc>)
 8005466:	4a45      	ldr	r2, [pc, #276]	@ (800557c <main+0x318>)
 8005468:	609a      	str	r2, [r3, #8]
            Board2_U.remoteController = (BUS_RemoteController ) { 0, 30, 0 };
 800546a:	4b35      	ldr	r3, [pc, #212]	@ (8005540 <main+0x2dc>)
 800546c:	2200      	movs	r2, #0
 800546e:	819a      	strh	r2, [r3, #12]
 8005470:	4b33      	ldr	r3, [pc, #204]	@ (8005540 <main+0x2dc>)
 8005472:	221e      	movs	r2, #30
 8005474:	81da      	strh	r2, [r3, #14]
 8005476:	4b32      	ldr	r3, [pc, #200]	@ (8005540 <main+0x2dc>)
 8005478:	2200      	movs	r2, #0
 800547a:	821a      	strh	r2, [r3, #16]
        }

		// 2. CHECK STOP/PAUSA
		if (blocking_step_mode == 0) {
 800547c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005480:	2b00      	cmp	r3, #0
 8005482:	d116      	bne.n	80054b2 <main+0x24e>
			//HAL_Delay(TIME_TO_WAIT_BEFORE_RESTART);
			if (flow_control_flag == 1) {
 8005484:	4b32      	ldr	r3, [pc, #200]	@ (8005550 <main+0x2ec>)
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	b2db      	uxtb	r3, r3
 800548a:	2b01      	cmp	r3, #1
 800548c:	d111      	bne.n	80054b2 <main+0x24e>
				PRINT_DBG("--- B2 PAUSED ---\r\n");
 800548e:	483c      	ldr	r0, [pc, #240]	@ (8005580 <main+0x31c>)
 8005490:	f001 fbd5 	bl	8006c3e <printMsg_impl>
				flow_control_flag = 0;
 8005494:	4b2e      	ldr	r3, [pc, #184]	@ (8005550 <main+0x2ec>)
 8005496:	2200      	movs	r2, #0
 8005498:	701a      	strb	r2, [r3, #0]
				while (flow_control_flag == 0) {
 800549a:	bf00      	nop
 800549c:	4b2c      	ldr	r3, [pc, #176]	@ (8005550 <main+0x2ec>)
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d0fa      	beq.n	800549c <main+0x238>
					//HAL_Delay(50);
				}
				PRINT_DBG("--- B2 RESUMED ---\r\n");
 80054a6:	4837      	ldr	r0, [pc, #220]	@ (8005584 <main+0x320>)
 80054a8:	f001 fbc9 	bl	8006c3e <printMsg_impl>
				flow_control_flag = 0;
 80054ac:	4b28      	ldr	r3, [pc, #160]	@ (8005550 <main+0x2ec>)
 80054ae:	2200      	movs	r2, #0
 80054b0:	701a      	strb	r2, [r3, #0]
			}
		}

		PRINT_DBG("INIZIO COMUNICAZIONE B2 \r\n");
 80054b2:	4835      	ldr	r0, [pc, #212]	@ (8005588 <main+0x324>)
 80054b4:	f001 fbc3 	bl	8006c3e <printMsg_impl>

		// 3. MODEL STEP
		do {
			Board2_step();
 80054b8:	f7fe fef6 	bl	80042a8 <Board2_step>
		} while (Board2_DW.is_ExchangeDecision != Board2_IN_Execution);
 80054bc:	4b33      	ldr	r3, [pc, #204]	@ (800558c <main+0x328>)
 80054be:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d1f8      	bne.n	80054b8 <main+0x254>

		// 4. Gestione LED debug per emergenze

		// Se la SA non  NONE sta rilevando qualcosa che impedisce di eseguire l'azione
		if (Board2_DW.board2Decision.safeAction != SA_NONE) {
 80054c6:	4b31      	ldr	r3, [pc, #196]	@ (800558c <main+0x328>)
 80054c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00d      	beq.n	80054ec <main+0x288>
			// Subito accendo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 80054d0:	2201      	movs	r2, #1
 80054d2:	2180      	movs	r1, #128	@ 0x80
 80054d4:	482e      	ldr	r0, [pc, #184]	@ (8005590 <main+0x32c>)
 80054d6:	f002 fd51 	bl	8007f7c <HAL_GPIO_WritePin>
			// Avvio il timer che fa il toggle con la ISR
			if (htim7.State == HAL_TIM_STATE_READY) {
 80054da:	4b2e      	ldr	r3, [pc, #184]	@ (8005594 <main+0x330>)
 80054dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d102      	bne.n	80054ec <main+0x288>
				HAL_TIM_Base_Start_IT(&htim7);
 80054e6:	482b      	ldr	r0, [pc, #172]	@ (8005594 <main+0x330>)
 80054e8:	f006 fa76 	bl	800b9d8 <HAL_TIM_Base_Start_IT>
			}
		}

		// Se la SA non  NONE non sta rilevando qualcosa che impedisce di eseguire l'azione
		// Per pu comunque star eseguendo un azione di emergenza iniziata
		if (Board2_DW.board2Decision.safeAction == SA_NONE) {
 80054ec:	4b27      	ldr	r3, [pc, #156]	@ (800558c <main+0x328>)
 80054ee:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10e      	bne.n	8005514 <main+0x2b0>
			// Subito spengo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_RESET);
 80054f6:	2200      	movs	r2, #0
 80054f8:	2180      	movs	r1, #128	@ 0x80
 80054fa:	4825      	ldr	r0, [pc, #148]	@ (8005590 <main+0x32c>)
 80054fc:	f002 fd3e 	bl	8007f7c <HAL_GPIO_WritePin>
			// Fermo il timer che fa il toggle con la ISR
			if (htim7.Instance->CR1 & TIM_CR1_CEN) {
 8005500:	4b24      	ldr	r3, [pc, #144]	@ (8005594 <main+0x330>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <main+0x2b0>
				HAL_TIM_Base_Stop_IT(&htim7);
 800550e:	4821      	ldr	r0, [pc, #132]	@ (8005594 <main+0x330>)
 8005510:	f006 fada 	bl	800bac8 <HAL_TIM_Base_Stop_IT>
			}
		}

		// 5. Per permettere al modello di ripartire
		Board2_U.continua = (Board2_U.continua == 0) ? 1 : 0;
 8005514:	4b0a      	ldr	r3, [pc, #40]	@ (8005540 <main+0x2dc>)
 8005516:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800551a:	f04f 0200 	mov.w	r2, #0
 800551e:	f04f 0300 	mov.w	r3, #0
 8005522:	f7fb faf9 	bl	8000b18 <__aeabi_dcmpeq>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d037      	beq.n	800559c <main+0x338>
 800552c:	f04f 0200 	mov.w	r2, #0
 8005530:	4b19      	ldr	r3, [pc, #100]	@ (8005598 <main+0x334>)
 8005532:	e037      	b.n	80055a4 <main+0x340>
 8005534:	200005dc 	.word	0x200005dc
 8005538:	20000670 	.word	0x20000670
 800553c:	08014228 	.word	0x08014228
 8005540:	20000350 	.word	0x20000350
 8005544:	0801423c 	.word	0x0801423c
 8005548:	20000478 	.word	0x20000478
 800554c:	08014250 	.word	0x08014250
 8005550:	200004cf 	.word	0x200004cf
 8005554:	2000035c 	.word	0x2000035c
 8005558:	200004f0 	.word	0x200004f0
 800555c:	200004d0 	.word	0x200004d0
 8005560:	200004cc 	.word	0x200004cc
 8005564:	20000728 	.word	0x20000728
 8005568:	200004cd 	.word	0x200004cd
 800556c:	20000744 	.word	0x20000744
 8005570:	200004ce 	.word	0x200004ce
 8005574:	20000760 	.word	0x20000760
 8005578:	080142ac 	.word	0x080142ac
 800557c:	42013333 	.word	0x42013333
 8005580:	08014264 	.word	0x08014264
 8005584:	08014278 	.word	0x08014278
 8005588:	08014290 	.word	0x08014290
 800558c:	20000280 	.word	0x20000280
 8005590:	48000400 	.word	0x48000400
 8005594:	20000590 	.word	0x20000590
 8005598:	3ff00000 	.word	0x3ff00000
 800559c:	f04f 0200 	mov.w	r2, #0
 80055a0:	f04f 0300 	mov.w	r3, #0
 80055a4:	490b      	ldr	r1, [pc, #44]	@ (80055d4 <main+0x370>)
 80055a6:	e9c1 2306 	strd	r2, r3, [r1, #24]

#if VERBOSE_DEBUG
		printGlobalState(&(Board2_B.board2GlobalState));
 80055aa:	480b      	ldr	r0, [pc, #44]	@ (80055d8 <main+0x374>)
 80055ac:	f001 fcaa 	bl	8006f04 <printGlobalState>
		printDecision(&(Board2_DW.board2Decision));
 80055b0:	480a      	ldr	r0, [pc, #40]	@ (80055dc <main+0x378>)
 80055b2:	f001 fe5b 	bl	800726c <printDecision>
		 Inseriamo un delay per simulare il tempo di stampa. */
		//HAL_Delay(TIME_TO_WAIT_BEFORE_RESTART);
#endif

		// 6. ATTESA (Solo per RESTART)
		if (blocking_step_mode == 1) {
 80055b6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	f47f aea1 	bne.w	8005302 <main+0x9e>
#if VERBOSE_DEBUG
			uint8_t dummy;
			HAL_UART_Receive(getPrinterHandler(), &dummy, 1, HAL_MAX_DELAY);
 80055c0:	f001 fb04 	bl	8006bcc <getPrinterHandler>
 80055c4:	1cf9      	adds	r1, r7, #3
 80055c6:	f04f 33ff 	mov.w	r3, #4294967295
 80055ca:	2201      	movs	r2, #1
 80055cc:	f007 ff0c 	bl	800d3e8 <HAL_UART_Receive>
        if (use_real_sensors) {
 80055d0:	e697      	b.n	8005302 <main+0x9e>
 80055d2:	bf00      	nop
 80055d4:	20000350 	.word	0x20000350
 80055d8:	20000250 	.word	0x20000250
 80055dc:	200002bc 	.word	0x200002bc

080055e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b094      	sub	sp, #80	@ 0x50
 80055e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80055e6:	f107 0318 	add.w	r3, r7, #24
 80055ea:	2238      	movs	r2, #56	@ 0x38
 80055ec:	2100      	movs	r1, #0
 80055ee:	4618      	mov	r0, r3
 80055f0:	f00b fa2f 	bl	8010a52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80055f4:	1d3b      	adds	r3, r7, #4
 80055f6:	2200      	movs	r2, #0
 80055f8:	601a      	str	r2, [r3, #0]
 80055fa:	605a      	str	r2, [r3, #4]
 80055fc:	609a      	str	r2, [r3, #8]
 80055fe:	60da      	str	r2, [r3, #12]
 8005600:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005602:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005606:	f005 f8ef 	bl	800a7e8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800560a:	2302      	movs	r3, #2
 800560c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800560e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005612:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005614:	2340      	movs	r3, #64	@ 0x40
 8005616:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005618:	2300      	movs	r3, #0
 800561a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800561c:	f107 0318 	add.w	r3, r7, #24
 8005620:	4618      	mov	r0, r3
 8005622:	f005 f995 	bl	800a950 <HAL_RCC_OscConfig>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d001      	beq.n	8005630 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800562c:	f000 f818 	bl	8005660 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005630:	230f      	movs	r3, #15
 8005632:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8005634:	2301      	movs	r3, #1
 8005636:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800563c:	2300      	movs	r3, #0
 800563e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005640:	2300      	movs	r3, #0
 8005642:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005644:	1d3b      	adds	r3, r7, #4
 8005646:	2100      	movs	r1, #0
 8005648:	4618      	mov	r0, r3
 800564a:	f005 fc93 	bl	800af74 <HAL_RCC_ClockConfig>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8005654:	f000 f804 	bl	8005660 <Error_Handler>
  }
}
 8005658:	bf00      	nop
 800565a:	3750      	adds	r7, #80	@ 0x50
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005664:	b672      	cpsid	i
}
 8005666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005668:	bf00      	nop
 800566a:	e7fd      	b.n	8005668 <Error_Handler+0x8>

0800566c <rtIsInfF>:
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
 8005676:	4b0e      	ldr	r3, [pc, #56]	@ (80056b0 <rtIsInfF+0x44>)
 8005678:	edd3 7a00 	vldr	s15, [r3]
 800567c:	ed97 7a01 	vldr	s14, [r7, #4]
 8005680:	eeb4 7a67 	vcmp.f32	s14, s15
 8005684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005688:	d009      	beq.n	800569e <rtIsInfF+0x32>
 800568a:	4b0a      	ldr	r3, [pc, #40]	@ (80056b4 <rtIsInfF+0x48>)
 800568c:	edd3 7a00 	vldr	s15, [r3]
 8005690:	ed97 7a01 	vldr	s14, [r7, #4]
 8005694:	eeb4 7a67 	vcmp.f32	s14, s15
 8005698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800569c:	d101      	bne.n	80056a2 <rtIsInfF+0x36>
 800569e:	2301      	movs	r3, #1
 80056a0:	e000      	b.n	80056a4 <rtIsInfF+0x38>
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	20000000 	.word	0x20000000
 80056b4:	20000004 	.word	0x20000004

080056b8 <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 80056c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80056c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80056ca:	eeb4 7a67 	vcmp.f32	s14, s15
 80056ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d2:	d701      	bvc.n	80056d8 <rtIsNaNF+0x20>
 80056d4:	2301      	movs	r3, #1
 80056d6:	e000      	b.n	80056da <rtIsNaNF+0x22>
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
	...

080056e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056ee:	4b0f      	ldr	r3, [pc, #60]	@ (800572c <HAL_MspInit+0x44>)
 80056f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056f2:	4a0e      	ldr	r2, [pc, #56]	@ (800572c <HAL_MspInit+0x44>)
 80056f4:	f043 0301 	orr.w	r3, r3, #1
 80056f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80056fa:	4b0c      	ldr	r3, [pc, #48]	@ (800572c <HAL_MspInit+0x44>)
 80056fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	607b      	str	r3, [r7, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005706:	4b09      	ldr	r3, [pc, #36]	@ (800572c <HAL_MspInit+0x44>)
 8005708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800570a:	4a08      	ldr	r2, [pc, #32]	@ (800572c <HAL_MspInit+0x44>)
 800570c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005710:	6593      	str	r3, [r2, #88]	@ 0x58
 8005712:	4b06      	ldr	r3, [pc, #24]	@ (800572c <HAL_MspInit+0x44>)
 8005714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800571a:	603b      	str	r3, [r7, #0]
 800571c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800571e:	f005 f907 	bl	800a930 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005722:	bf00      	nop
 8005724:	3708      	adds	r7, #8
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	40021000 	.word	0x40021000

08005730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005730:	b480      	push	{r7}
 8005732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005734:	bf00      	nop
 8005736:	e7fd      	b.n	8005734 <NMI_Handler+0x4>

08005738 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800573c:	bf00      	nop
 800573e:	e7fd      	b.n	800573c <HardFault_Handler+0x4>

08005740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005744:	bf00      	nop
 8005746:	e7fd      	b.n	8005744 <MemManage_Handler+0x4>

08005748 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005748:	b480      	push	{r7}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800574c:	bf00      	nop
 800574e:	e7fd      	b.n	800574c <BusFault_Handler+0x4>

08005750 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <UsageFault_Handler+0x4>

08005758 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800575c:	bf00      	nop
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005766:	b480      	push	{r7}
 8005768:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800576a:	bf00      	nop
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005778:	bf00      	nop
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005786:	f001 fe39 	bl	80073fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800578a:	bf00      	nop
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005794:	4802      	ldr	r0, [pc, #8]	@ (80057a0 <TIM2_IRQHandler+0x10>)
 8005796:	f006 fb79 	bl	800be8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800579a:	bf00      	nop
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	20000544 	.word	0x20000544

080057a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80057a8:	4802      	ldr	r0, [pc, #8]	@ (80057b4 <I2C1_EV_IRQHandler+0x10>)
 80057aa:	f002 ffbf 	bl	800872c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80057ae:	bf00      	nop
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	20000424 	.word	0x20000424

080057b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80057bc:	4802      	ldr	r0, [pc, #8]	@ (80057c8 <I2C1_ER_IRQHandler+0x10>)
 80057be:	f002 ffcf 	bl	8008760 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80057c2:	bf00      	nop
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20000424 	.word	0x20000424

080057cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80057d0:	4802      	ldr	r0, [pc, #8]	@ (80057dc <USART2_IRQHandler+0x10>)
 80057d2:	f007 ffb1 	bl	800d738 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80057d6:	bf00      	nop
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	20000670 	.word	0x20000670

080057e0 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80057e4:	4802      	ldr	r0, [pc, #8]	@ (80057f0 <TIM7_DAC_IRQHandler+0x10>)
 80057e6:	f006 fb51 	bl	800be8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 80057ea:	bf00      	nop
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	20000590 	.word	0x20000590

080057f4 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80057f8:	4802      	ldr	r0, [pc, #8]	@ (8005804 <LPUART1_IRQHandler+0x10>)
 80057fa:	f007 ff9d 	bl	800d738 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80057fe:	bf00      	nop
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	200005dc 	.word	0x200005dc

08005808 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 800580c:	4802      	ldr	r0, [pc, #8]	@ (8005818 <I2C3_EV_IRQHandler+0x10>)
 800580e:	f002 ff8d 	bl	800872c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8005812:	bf00      	nop
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	20000478 	.word	0x20000478

0800581c <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8005820:	4802      	ldr	r0, [pc, #8]	@ (800582c <I2C3_ER_IRQHandler+0x10>)
 8005822:	f002 ff9d 	bl	8008760 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8005826:	bf00      	nop
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20000478 	.word	0x20000478

08005830 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005830:	b480      	push	{r7}
 8005832:	af00      	add	r7, sp, #0
  return 1;
 8005834:	2301      	movs	r3, #1
}
 8005836:	4618      	mov	r0, r3
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <_kill>:

int _kill(int pid, int sig)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800584a:	f00b f955 	bl	8010af8 <__errno>
 800584e:	4603      	mov	r3, r0
 8005850:	2216      	movs	r2, #22
 8005852:	601a      	str	r2, [r3, #0]
  return -1;
 8005854:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005858:	4618      	mov	r0, r3
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <_exit>:

void _exit (int status)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005868:	f04f 31ff 	mov.w	r1, #4294967295
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f7ff ffe7 	bl	8005840 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005872:	bf00      	nop
 8005874:	e7fd      	b.n	8005872 <_exit+0x12>

08005876 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	b086      	sub	sp, #24
 800587a:	af00      	add	r7, sp, #0
 800587c:	60f8      	str	r0, [r7, #12]
 800587e:	60b9      	str	r1, [r7, #8]
 8005880:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005882:	2300      	movs	r3, #0
 8005884:	617b      	str	r3, [r7, #20]
 8005886:	e00a      	b.n	800589e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005888:	f3af 8000 	nop.w
 800588c:	4601      	mov	r1, r0
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	1c5a      	adds	r2, r3, #1
 8005892:	60ba      	str	r2, [r7, #8]
 8005894:	b2ca      	uxtb	r2, r1
 8005896:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	3301      	adds	r3, #1
 800589c:	617b      	str	r3, [r7, #20]
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	dbf0      	blt.n	8005888 <_read+0x12>
  }

  return len;
 80058a6:	687b      	ldr	r3, [r7, #4]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058bc:	2300      	movs	r3, #0
 80058be:	617b      	str	r3, [r7, #20]
 80058c0:	e009      	b.n	80058d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	1c5a      	adds	r2, r3, #1
 80058c6:	60ba      	str	r2, [r7, #8]
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	3301      	adds	r3, #1
 80058d4:	617b      	str	r3, [r7, #20]
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	429a      	cmp	r2, r3
 80058dc:	dbf1      	blt.n	80058c2 <_write+0x12>
  }
  return len;
 80058de:	687b      	ldr	r3, [r7, #4]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3718      	adds	r7, #24
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <_close>:

int _close(int file)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80058f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005910:	605a      	str	r2, [r3, #4]
  return 0;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <_isatty>:

int _isatty(int file)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005928:	2301      	movs	r3, #1
}
 800592a:	4618      	mov	r0, r3
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005936:	b480      	push	{r7}
 8005938:	b085      	sub	sp, #20
 800593a:	af00      	add	r7, sp, #0
 800593c:	60f8      	str	r0, [r7, #12]
 800593e:	60b9      	str	r1, [r7, #8]
 8005940:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005958:	4a14      	ldr	r2, [pc, #80]	@ (80059ac <_sbrk+0x5c>)
 800595a:	4b15      	ldr	r3, [pc, #84]	@ (80059b0 <_sbrk+0x60>)
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005964:	4b13      	ldr	r3, [pc, #76]	@ (80059b4 <_sbrk+0x64>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d102      	bne.n	8005972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800596c:	4b11      	ldr	r3, [pc, #68]	@ (80059b4 <_sbrk+0x64>)
 800596e:	4a12      	ldr	r2, [pc, #72]	@ (80059b8 <_sbrk+0x68>)
 8005970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005972:	4b10      	ldr	r3, [pc, #64]	@ (80059b4 <_sbrk+0x64>)
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4413      	add	r3, r2
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	429a      	cmp	r2, r3
 800597e:	d207      	bcs.n	8005990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005980:	f00b f8ba 	bl	8010af8 <__errno>
 8005984:	4603      	mov	r3, r0
 8005986:	220c      	movs	r2, #12
 8005988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800598a:	f04f 33ff 	mov.w	r3, #4294967295
 800598e:	e009      	b.n	80059a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005990:	4b08      	ldr	r3, [pc, #32]	@ (80059b4 <_sbrk+0x64>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005996:	4b07      	ldr	r3, [pc, #28]	@ (80059b4 <_sbrk+0x64>)
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4413      	add	r3, r2
 800599e:	4a05      	ldr	r2, [pc, #20]	@ (80059b4 <_sbrk+0x64>)
 80059a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80059a2:	68fb      	ldr	r3, [r7, #12]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3718      	adds	r7, #24
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	20020000 	.word	0x20020000
 80059b0:	00000400 	.word	0x00000400
 80059b4:	200004f4 	.word	0x200004f4
 80059b8:	200008e0 	.word	0x200008e0

080059bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80059bc:	b480      	push	{r7}
 80059be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80059c0:	4b06      	ldr	r3, [pc, #24]	@ (80059dc <SystemInit+0x20>)
 80059c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c6:	4a05      	ldr	r2, [pc, #20]	@ (80059dc <SystemInit+0x20>)
 80059c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80059cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80059d0:	bf00      	nop
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	e000ed00 	.word	0xe000ed00

080059e0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b098      	sub	sp, #96	@ 0x60
 80059e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059e6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80059ea:	2200      	movs	r2, #0
 80059ec:	601a      	str	r2, [r3, #0]
 80059ee:	605a      	str	r2, [r3, #4]
 80059f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80059f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80059f6:	2200      	movs	r2, #0
 80059f8:	601a      	str	r2, [r3, #0]
 80059fa:	605a      	str	r2, [r3, #4]
 80059fc:	609a      	str	r2, [r3, #8]
 80059fe:	60da      	str	r2, [r3, #12]
 8005a00:	611a      	str	r2, [r3, #16]
 8005a02:	615a      	str	r2, [r3, #20]
 8005a04:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005a06:	1d3b      	adds	r3, r7, #4
 8005a08:	2234      	movs	r2, #52	@ 0x34
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f00b f820 	bl	8010a52 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005a12:	4b4d      	ldr	r3, [pc, #308]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a14:	4a4d      	ldr	r2, [pc, #308]	@ (8005b4c <MX_TIM1_Init+0x16c>)
 8005a16:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005a18:	4b4b      	ldr	r3, [pc, #300]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a1e:	4b4a      	ldr	r3, [pc, #296]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a20:	2200      	movs	r2, #0
 8005a22:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8005a24:	4b48      	ldr	r3, [pc, #288]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a26:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005a2a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a2c:	4b46      	ldr	r3, [pc, #280]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005a32:	4b45      	ldr	r3, [pc, #276]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a38:	4b43      	ldr	r3, [pc, #268]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005a3e:	4842      	ldr	r0, [pc, #264]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a40:	f006 f871 	bl	800bb26 <HAL_TIM_PWM_Init>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8005a4a:	f7ff fe09 	bl	8005660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005a52:	2300      	movs	r3, #0
 8005a54:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a56:	2300      	movs	r3, #0
 8005a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005a5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4839      	ldr	r0, [pc, #228]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a62:	f007 fa73 	bl	800cf4c <HAL_TIMEx_MasterConfigSynchronization>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8005a6c:	f7ff fdf8 	bl	8005660 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a70:	2360      	movs	r3, #96	@ 0x60
 8005a72:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 757;
 8005a74:	f240 23f5 	movw	r3, #757	@ 0x2f5
 8005a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a82:	2300      	movs	r3, #0
 8005a84:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005a86:	2300      	movs	r3, #0
 8005a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a8e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005a92:	2200      	movs	r2, #0
 8005a94:	4619      	mov	r1, r3
 8005a96:	482c      	ldr	r0, [pc, #176]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005a98:	f006 fbe4 	bl	800c264 <HAL_TIM_PWM_ConfigChannel>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d001      	beq.n	8005aa6 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8005aa2:	f7ff fddd 	bl	8005660 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005aa6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005aaa:	2204      	movs	r2, #4
 8005aac:	4619      	mov	r1, r3
 8005aae:	4826      	ldr	r0, [pc, #152]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005ab0:	f006 fbd8 	bl	800c264 <HAL_TIM_PWM_ConfigChannel>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8005aba:	f7ff fdd1 	bl	8005660 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005abe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005ac2:	2208      	movs	r2, #8
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	4820      	ldr	r0, [pc, #128]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005ac8:	f006 fbcc 	bl	800c264 <HAL_TIM_PWM_ConfigChannel>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8005ad2:	f7ff fdc5 	bl	8005660 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005ad6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005ada:	220c      	movs	r2, #12
 8005adc:	4619      	mov	r1, r3
 8005ade:	481a      	ldr	r0, [pc, #104]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005ae0:	f006 fbc0 	bl	800c264 <HAL_TIM_PWM_ConfigChannel>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8005aea:	f7ff fdb9 	bl	8005660 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005aee:	2300      	movs	r3, #0
 8005af0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005af2:	2300      	movs	r3, #0
 8005af4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005af6:	2300      	movs	r3, #0
 8005af8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005b02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005b06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005b10:	2300      	movs	r3, #0
 8005b12:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005b14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005b22:	2300      	movs	r3, #0
 8005b24:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005b26:	1d3b      	adds	r3, r7, #4
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4807      	ldr	r0, [pc, #28]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005b2c:	f007 faa4 	bl	800d078 <HAL_TIMEx_ConfigBreakDeadTime>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8005b36:	f7ff fd93 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005b3a:	4803      	ldr	r0, [pc, #12]	@ (8005b48 <MX_TIM1_Init+0x168>)
 8005b3c:	f000 f93a 	bl	8005db4 <HAL_TIM_MspPostInit>

}
 8005b40:	bf00      	nop
 8005b42:	3760      	adds	r7, #96	@ 0x60
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	200004f8 	.word	0x200004f8
 8005b4c:	40012c00 	.word	0x40012c00

08005b50 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b088      	sub	sp, #32
 8005b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b56:	f107 0314 	add.w	r3, r7, #20
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	605a      	str	r2, [r3, #4]
 8005b60:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005b62:	1d3b      	adds	r3, r7, #4
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	605a      	str	r2, [r3, #4]
 8005b6a:	609a      	str	r2, [r3, #8]
 8005b6c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005b6e:	4b2c      	ldr	r3, [pc, #176]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005b70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005b74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005b76:	4b2a      	ldr	r3, [pc, #168]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b7c:	4b28      	ldr	r3, [pc, #160]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005b7e:	2200      	movs	r2, #0
 8005b80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8005b82:	4b27      	ldr	r3, [pc, #156]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005b84:	f04f 32ff 	mov.w	r2, #4294967295
 8005b88:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b8a:	4b25      	ldr	r3, [pc, #148]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b90:	4b23      	ldr	r3, [pc, #140]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005b92:	2200      	movs	r2, #0
 8005b94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8005b96:	4822      	ldr	r0, [pc, #136]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005b98:	f006 f81c 	bl	800bbd4 <HAL_TIM_IC_Init>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005ba2:	f7ff fd5d 	bl	8005660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005baa:	2300      	movs	r3, #0
 8005bac:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005bae:	f107 0314 	add.w	r3, r7, #20
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	481a      	ldr	r0, [pc, #104]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005bb6:	f007 f9c9 	bl	800cf4c <HAL_TIMEx_MasterConfigSynchronization>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d001      	beq.n	8005bc4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8005bc0:	f7ff fd4e 	bl	8005660 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8005bd4:	1d3b      	adds	r3, r7, #4
 8005bd6:	2204      	movs	r2, #4
 8005bd8:	4619      	mov	r1, r3
 8005bda:	4811      	ldr	r0, [pc, #68]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005bdc:	f006 faa5 	bl	800c12a <HAL_TIM_IC_ConfigChannel>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8005be6:	f7ff fd3b 	bl	8005660 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8005bea:	1d3b      	adds	r3, r7, #4
 8005bec:	2208      	movs	r2, #8
 8005bee:	4619      	mov	r1, r3
 8005bf0:	480b      	ldr	r0, [pc, #44]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005bf2:	f006 fa9a 	bl	800c12a <HAL_TIM_IC_ConfigChannel>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d001      	beq.n	8005c00 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8005bfc:	f7ff fd30 	bl	8005660 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8005c00:	1d3b      	adds	r3, r7, #4
 8005c02:	220c      	movs	r2, #12
 8005c04:	4619      	mov	r1, r3
 8005c06:	4806      	ldr	r0, [pc, #24]	@ (8005c20 <MX_TIM2_Init+0xd0>)
 8005c08:	f006 fa8f 	bl	800c12a <HAL_TIM_IC_ConfigChannel>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8005c12:	f7ff fd25 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005c16:	bf00      	nop
 8005c18:	3720      	adds	r7, #32
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000544 	.word	0x20000544

08005c24 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c2a:	1d3b      	adds	r3, r7, #4
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	605a      	str	r2, [r3, #4]
 8005c32:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005c34:	4b15      	ldr	r3, [pc, #84]	@ (8005c8c <MX_TIM7_Init+0x68>)
 8005c36:	4a16      	ldr	r2, [pc, #88]	@ (8005c90 <MX_TIM7_Init+0x6c>)
 8005c38:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 15999;
 8005c3a:	4b14      	ldr	r3, [pc, #80]	@ (8005c8c <MX_TIM7_Init+0x68>)
 8005c3c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8005c40:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c42:	4b12      	ldr	r3, [pc, #72]	@ (8005c8c <MX_TIM7_Init+0x68>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8005c48:	4b10      	ldr	r3, [pc, #64]	@ (8005c8c <MX_TIM7_Init+0x68>)
 8005c4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005c4e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c50:	4b0e      	ldr	r3, [pc, #56]	@ (8005c8c <MX_TIM7_Init+0x68>)
 8005c52:	2200      	movs	r2, #0
 8005c54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005c56:	480d      	ldr	r0, [pc, #52]	@ (8005c8c <MX_TIM7_Init+0x68>)
 8005c58:	f005 fdf6 	bl	800b848 <HAL_TIM_Base_Init>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8005c62:	f7ff fcfd 	bl	8005660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c66:	2300      	movs	r3, #0
 8005c68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c6e:	1d3b      	adds	r3, r7, #4
 8005c70:	4619      	mov	r1, r3
 8005c72:	4806      	ldr	r0, [pc, #24]	@ (8005c8c <MX_TIM7_Init+0x68>)
 8005c74:	f007 f96a 	bl	800cf4c <HAL_TIMEx_MasterConfigSynchronization>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d001      	beq.n	8005c82 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005c7e:	f7ff fcef 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005c82:	bf00      	nop
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20000590 	.word	0x20000590
 8005c90:	40001400 	.word	0x40001400

08005c94 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8005ccc <HAL_TIM_PWM_MspInit+0x38>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d10b      	bne.n	8005cbe <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8005cd0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005caa:	4a09      	ldr	r2, [pc, #36]	@ (8005cd0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005cac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005cb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8005cb2:	4b07      	ldr	r3, [pc, #28]	@ (8005cd0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005cbe:	bf00      	nop
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	40012c00 	.word	0x40012c00
 8005cd0:	40021000 	.word	0x40021000

08005cd4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b08a      	sub	sp, #40	@ 0x28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cdc:	f107 0314 	add.w	r3, r7, #20
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	605a      	str	r2, [r3, #4]
 8005ce6:	609a      	str	r2, [r3, #8]
 8005ce8:	60da      	str	r2, [r3, #12]
 8005cea:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cf4:	d130      	bne.n	8005d58 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8005d60 <HAL_TIM_IC_MspInit+0x8c>)
 8005cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfa:	4a19      	ldr	r2, [pc, #100]	@ (8005d60 <HAL_TIM_IC_MspInit+0x8c>)
 8005cfc:	f043 0301 	orr.w	r3, r3, #1
 8005d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d02:	4b17      	ldr	r3, [pc, #92]	@ (8005d60 <HAL_TIM_IC_MspInit+0x8c>)
 8005d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d06:	f003 0301 	and.w	r3, r3, #1
 8005d0a:	613b      	str	r3, [r7, #16]
 8005d0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d0e:	4b14      	ldr	r3, [pc, #80]	@ (8005d60 <HAL_TIM_IC_MspInit+0x8c>)
 8005d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d12:	4a13      	ldr	r2, [pc, #76]	@ (8005d60 <HAL_TIM_IC_MspInit+0x8c>)
 8005d14:	f043 0302 	orr.w	r3, r3, #2
 8005d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d1a:	4b11      	ldr	r3, [pc, #68]	@ (8005d60 <HAL_TIM_IC_MspInit+0x8c>)
 8005d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	60fb      	str	r3, [r7, #12]
 8005d24:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = SonarLeftEcho_Pin|SonarRightEcho_Pin|SonarFrontEcho_Pin;
 8005d26:	f640 4308 	movw	r3, #3080	@ 0xc08
 8005d2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d30:	2300      	movs	r3, #0
 8005d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d34:	2300      	movs	r3, #0
 8005d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d3c:	f107 0314 	add.w	r3, r7, #20
 8005d40:	4619      	mov	r1, r3
 8005d42:	4808      	ldr	r0, [pc, #32]	@ (8005d64 <HAL_TIM_IC_MspInit+0x90>)
 8005d44:	f001 ff80 	bl	8007c48 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	201c      	movs	r0, #28
 8005d4e:	f001 fc70 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005d52:	201c      	movs	r0, #28
 8005d54:	f001 fc87 	bl	8007666 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8005d58:	bf00      	nop
 8005d5a:	3728      	adds	r7, #40	@ 0x28
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	40021000 	.word	0x40021000
 8005d64:	48000400 	.word	0x48000400

08005d68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a0d      	ldr	r2, [pc, #52]	@ (8005dac <HAL_TIM_Base_MspInit+0x44>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d113      	bne.n	8005da2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005db0 <HAL_TIM_Base_MspInit+0x48>)
 8005d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8005db0 <HAL_TIM_Base_MspInit+0x48>)
 8005d80:	f043 0320 	orr.w	r3, r3, #32
 8005d84:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d86:	4b0a      	ldr	r3, [pc, #40]	@ (8005db0 <HAL_TIM_Base_MspInit+0x48>)
 8005d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d8a:	f003 0320 	and.w	r3, r3, #32
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8005d92:	2200      	movs	r2, #0
 8005d94:	2100      	movs	r1, #0
 8005d96:	2037      	movs	r0, #55	@ 0x37
 8005d98:	f001 fc4b 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005d9c:	2037      	movs	r0, #55	@ 0x37
 8005d9e:	f001 fc62 	bl	8007666 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005da2:	bf00      	nop
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	40001400 	.word	0x40001400
 8005db0:	40021000 	.word	0x40021000

08005db4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b08a      	sub	sp, #40	@ 0x28
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dbc:	f107 0314 	add.w	r3, r7, #20
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	605a      	str	r2, [r3, #4]
 8005dc6:	609a      	str	r2, [r3, #8]
 8005dc8:	60da      	str	r2, [r3, #12]
 8005dca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a20      	ldr	r2, [pc, #128]	@ (8005e54 <HAL_TIM_MspPostInit+0xa0>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d139      	bne.n	8005e4a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005dd6:	4b20      	ldr	r3, [pc, #128]	@ (8005e58 <HAL_TIM_MspPostInit+0xa4>)
 8005dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dda:	4a1f      	ldr	r2, [pc, #124]	@ (8005e58 <HAL_TIM_MspPostInit+0xa4>)
 8005ddc:	f043 0304 	orr.w	r3, r3, #4
 8005de0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005de2:	4b1d      	ldr	r3, [pc, #116]	@ (8005e58 <HAL_TIM_MspPostInit+0xa4>)
 8005de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005de6:	f003 0304 	and.w	r3, r3, #4
 8005dea:	613b      	str	r3, [r7, #16]
 8005dec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dee:	4b1a      	ldr	r3, [pc, #104]	@ (8005e58 <HAL_TIM_MspPostInit+0xa4>)
 8005df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df2:	4a19      	ldr	r2, [pc, #100]	@ (8005e58 <HAL_TIM_MspPostInit+0xa4>)
 8005df4:	f043 0301 	orr.w	r3, r3, #1
 8005df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005dfa:	4b17      	ldr	r3, [pc, #92]	@ (8005e58 <HAL_TIM_MspPostInit+0xa4>)
 8005dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	60fb      	str	r3, [r7, #12]
 8005e04:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Motor3_Pin|Motor4_Pin;
 8005e06:	230c      	movs	r3, #12
 8005e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e0a:	2302      	movs	r3, #2
 8005e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e12:	2300      	movs	r3, #0
 8005e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005e16:	2302      	movs	r3, #2
 8005e18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e1a:	f107 0314 	add.w	r3, r7, #20
 8005e1e:	4619      	mov	r1, r3
 8005e20:	480e      	ldr	r0, [pc, #56]	@ (8005e5c <HAL_TIM_MspPostInit+0xa8>)
 8005e22:	f001 ff11 	bl	8007c48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor1_Pin|Motor2_Pin;
 8005e26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e30:	2300      	movs	r3, #0
 8005e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e34:	2300      	movs	r3, #0
 8005e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005e38:	2306      	movs	r3, #6
 8005e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e3c:	f107 0314 	add.w	r3, r7, #20
 8005e40:	4619      	mov	r1, r3
 8005e42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e46:	f001 feff 	bl	8007c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005e4a:	bf00      	nop
 8005e4c:	3728      	adds	r7, #40	@ 0x28
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	40012c00 	.word	0x40012c00
 8005e58:	40021000 	.word	0x40021000
 8005e5c:	48000800 	.word	0x48000800

08005e60 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005e64:	4b21      	ldr	r3, [pc, #132]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e66:	4a22      	ldr	r2, [pc, #136]	@ (8005ef0 <MX_LPUART1_UART_Init+0x90>)
 8005e68:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8005e6a:	4b20      	ldr	r3, [pc, #128]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005e70:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005e72:	4b1e      	ldr	r3, [pc, #120]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005e78:	4b1c      	ldr	r3, [pc, #112]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8005e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e80:	2200      	movs	r2, #0
 8005e82:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005e84:	4b19      	ldr	r3, [pc, #100]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e86:	220c      	movs	r2, #12
 8005e88:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e8a:	4b18      	ldr	r3, [pc, #96]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e90:	4b16      	ldr	r3, [pc, #88]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005e96:	4b15      	ldr	r3, [pc, #84]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e9c:	4b13      	ldr	r3, [pc, #76]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005ea2:	4812      	ldr	r0, [pc, #72]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005ea4:	f007 f9c2 	bl	800d22c <HAL_UART_Init>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8005eae:	f7ff fbd7 	bl	8005660 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	480d      	ldr	r0, [pc, #52]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005eb6:	f009 fd40 	bl	800f93a <HAL_UARTEx_SetTxFifoThreshold>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8005ec0:	f7ff fbce 	bl	8005660 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4809      	ldr	r0, [pc, #36]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005ec8:	f009 fd75 	bl	800f9b6 <HAL_UARTEx_SetRxFifoThreshold>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8005ed2:	f7ff fbc5 	bl	8005660 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005ed6:	4805      	ldr	r0, [pc, #20]	@ (8005eec <MX_LPUART1_UART_Init+0x8c>)
 8005ed8:	f009 fcf6 	bl	800f8c8 <HAL_UARTEx_DisableFifoMode>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d001      	beq.n	8005ee6 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8005ee2:	f7ff fbbd 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005ee6:	bf00      	nop
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	200005dc 	.word	0x200005dc
 8005ef0:	40008000 	.word	0x40008000

08005ef4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005ef8:	4b22      	ldr	r3, [pc, #136]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005efa:	4a23      	ldr	r2, [pc, #140]	@ (8005f88 <MX_USART2_UART_Init+0x94>)
 8005efc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005efe:	4b21      	ldr	r3, [pc, #132]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005f04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005f06:	4b1f      	ldr	r3, [pc, #124]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005f12:	4b1c      	ldr	r3, [pc, #112]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005f18:	4b1a      	ldr	r3, [pc, #104]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f1a:	220c      	movs	r2, #12
 8005f1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f1e:	4b19      	ldr	r3, [pc, #100]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f20:	2200      	movs	r2, #0
 8005f22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f24:	4b17      	ldr	r3, [pc, #92]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f2a:	4b16      	ldr	r3, [pc, #88]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005f30:	4b14      	ldr	r3, [pc, #80]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f36:	4b13      	ldr	r3, [pc, #76]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005f3c:	4811      	ldr	r0, [pc, #68]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f3e:	f007 f975 	bl	800d22c <HAL_UART_Init>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005f48:	f7ff fb8a 	bl	8005660 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	480d      	ldr	r0, [pc, #52]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f50:	f009 fcf3 	bl	800f93a <HAL_UARTEx_SetTxFifoThreshold>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d001      	beq.n	8005f5e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005f5a:	f7ff fb81 	bl	8005660 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005f5e:	2100      	movs	r1, #0
 8005f60:	4808      	ldr	r0, [pc, #32]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f62:	f009 fd28 	bl	800f9b6 <HAL_UARTEx_SetRxFifoThreshold>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005f6c:	f7ff fb78 	bl	8005660 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005f70:	4804      	ldr	r0, [pc, #16]	@ (8005f84 <MX_USART2_UART_Init+0x90>)
 8005f72:	f009 fca9 	bl	800f8c8 <HAL_UARTEx_DisableFifoMode>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d001      	beq.n	8005f80 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005f7c:	f7ff fb70 	bl	8005660 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005f80:	bf00      	nop
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	20000670 	.word	0x20000670
 8005f88:	40004400 	.word	0x40004400

08005f8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b0a0      	sub	sp, #128	@ 0x80
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f94:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	605a      	str	r2, [r3, #4]
 8005f9e:	609a      	str	r2, [r3, #8]
 8005fa0:	60da      	str	r2, [r3, #12]
 8005fa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005fa4:	f107 0318 	add.w	r3, r7, #24
 8005fa8:	2254      	movs	r2, #84	@ 0x54
 8005faa:	2100      	movs	r1, #0
 8005fac:	4618      	mov	r0, r3
 8005fae:	f00a fd50 	bl	8010a52 <memset>
  if(uartHandle->Instance==LPUART1)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a4d      	ldr	r2, [pc, #308]	@ (80060ec <HAL_UART_MspInit+0x160>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d14e      	bne.n	800605a <HAL_UART_MspInit+0xce>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005fbc:	2320      	movs	r3, #32
 8005fbe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005fc4:	f107 0318 	add.w	r3, r7, #24
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f005 f9ef 	bl	800b3ac <HAL_RCCEx_PeriphCLKConfig>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005fd4:	f7ff fb44 	bl	8005660 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005fd8:	4b45      	ldr	r3, [pc, #276]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8005fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fdc:	4a44      	ldr	r2, [pc, #272]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8005fde:	f043 0301 	orr.w	r3, r3, #1
 8005fe2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8005fe4:	4b42      	ldr	r3, [pc, #264]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8005fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	617b      	str	r3, [r7, #20]
 8005fee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ff0:	4b3f      	ldr	r3, [pc, #252]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8005ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ff4:	4a3e      	ldr	r2, [pc, #248]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8005ff6:	f043 0304 	orr.w	r3, r3, #4
 8005ffa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ffc:	4b3c      	ldr	r3, [pc, #240]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8005ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006000:	f003 0304 	and.w	r3, r3, #4
 8006004:	613b      	str	r3, [r7, #16]
 8006006:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006008:	2301      	movs	r3, #1
 800600a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800600c:	2302      	movs	r3, #2
 800600e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006010:	2301      	movs	r3, #1
 8006012:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006014:	2300      	movs	r3, #0
 8006016:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8006018:	2308      	movs	r3, #8
 800601a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800601c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8006020:	4619      	mov	r1, r3
 8006022:	4834      	ldr	r0, [pc, #208]	@ (80060f4 <HAL_UART_MspInit+0x168>)
 8006024:	f001 fe10 	bl	8007c48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006028:	2302      	movs	r3, #2
 800602a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800602c:	2302      	movs	r3, #2
 800602e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006030:	2300      	movs	r3, #0
 8006032:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006034:	2300      	movs	r3, #0
 8006036:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8006038:	2308      	movs	r3, #8
 800603a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800603c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8006040:	4619      	mov	r1, r3
 8006042:	482c      	ldr	r0, [pc, #176]	@ (80060f4 <HAL_UART_MspInit+0x168>)
 8006044:	f001 fe00 	bl	8007c48 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8006048:	2200      	movs	r2, #0
 800604a:	2100      	movs	r1, #0
 800604c:	205b      	movs	r0, #91	@ 0x5b
 800604e:	f001 faf0 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8006052:	205b      	movs	r0, #91	@ 0x5b
 8006054:	f001 fb07 	bl	8007666 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006058:	e043      	b.n	80060e2 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a26      	ldr	r2, [pc, #152]	@ (80060f8 <HAL_UART_MspInit+0x16c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d13e      	bne.n	80060e2 <HAL_UART_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006064:	2302      	movs	r3, #2
 8006066:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006068:	2300      	movs	r3, #0
 800606a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800606c:	f107 0318 	add.w	r3, r7, #24
 8006070:	4618      	mov	r0, r3
 8006072:	f005 f99b 	bl	800b3ac <HAL_RCCEx_PeriphCLKConfig>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d001      	beq.n	8006080 <HAL_UART_MspInit+0xf4>
      Error_Handler();
 800607c:	f7ff faf0 	bl	8005660 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006080:	4b1b      	ldr	r3, [pc, #108]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8006082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006084:	4a1a      	ldr	r2, [pc, #104]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 8006086:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800608a:	6593      	str	r3, [r2, #88]	@ 0x58
 800608c:	4b18      	ldr	r3, [pc, #96]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 800608e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006094:	60fb      	str	r3, [r7, #12]
 8006096:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006098:	4b15      	ldr	r3, [pc, #84]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 800609a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800609c:	4a14      	ldr	r2, [pc, #80]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 800609e:	f043 0301 	orr.w	r3, r3, #1
 80060a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80060a4:	4b12      	ldr	r3, [pc, #72]	@ (80060f0 <HAL_UART_MspInit+0x164>)
 80060a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060a8:	f003 0301 	and.w	r3, r3, #1
 80060ac:	60bb      	str	r3, [r7, #8]
 80060ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80060b0:	230c      	movs	r3, #12
 80060b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060b4:	2302      	movs	r3, #2
 80060b6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060b8:	2300      	movs	r3, #0
 80060ba:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060bc:	2300      	movs	r3, #0
 80060be:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80060c0:	2307      	movs	r3, #7
 80060c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060c4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80060c8:	4619      	mov	r1, r3
 80060ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80060ce:	f001 fdbb 	bl	8007c48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80060d2:	2200      	movs	r2, #0
 80060d4:	2100      	movs	r1, #0
 80060d6:	2026      	movs	r0, #38	@ 0x26
 80060d8:	f001 faab 	bl	8007632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80060dc:	2026      	movs	r0, #38	@ 0x26
 80060de:	f001 fac2 	bl	8007666 <HAL_NVIC_EnableIRQ>
}
 80060e2:	bf00      	nop
 80060e4:	3780      	adds	r7, #128	@ 0x80
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40008000 	.word	0x40008000
 80060f0:	40021000 	.word	0x40021000
 80060f4:	48000800 	.word	0x48000800
 80060f8:	40004400 	.word	0x40004400

080060fc <channel_to_it>:
#define SOUND_SPEED_CM_PER_US (0.0343f / 2.0f)  // 0.01715 cm/us
#define TIM2_TICKS_PER_US     (16.0f)           // 16 MHz -> 16 ticks/us
#define TRIG_PULSE_US         (10u)

static inline uint32_t channel_to_it(uint32_t ch)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
    switch (ch) {
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b0c      	cmp	r3, #12
 8006108:	d824      	bhi.n	8006154 <channel_to_it+0x58>
 800610a:	a201      	add	r2, pc, #4	@ (adr r2, 8006110 <channel_to_it+0x14>)
 800610c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006110:	08006145 	.word	0x08006145
 8006114:	08006155 	.word	0x08006155
 8006118:	08006155 	.word	0x08006155
 800611c:	08006155 	.word	0x08006155
 8006120:	08006149 	.word	0x08006149
 8006124:	08006155 	.word	0x08006155
 8006128:	08006155 	.word	0x08006155
 800612c:	08006155 	.word	0x08006155
 8006130:	0800614d 	.word	0x0800614d
 8006134:	08006155 	.word	0x08006155
 8006138:	08006155 	.word	0x08006155
 800613c:	08006155 	.word	0x08006155
 8006140:	08006151 	.word	0x08006151
    case TIM_CHANNEL_1: return TIM_IT_CC1;
 8006144:	2302      	movs	r3, #2
 8006146:	e006      	b.n	8006156 <channel_to_it+0x5a>
    case TIM_CHANNEL_2: return TIM_IT_CC2;
 8006148:	2304      	movs	r3, #4
 800614a:	e004      	b.n	8006156 <channel_to_it+0x5a>
    case TIM_CHANNEL_3: return TIM_IT_CC3;
 800614c:	2308      	movs	r3, #8
 800614e:	e002      	b.n	8006156 <channel_to_it+0x5a>
    case TIM_CHANNEL_4: return TIM_IT_CC4;
 8006150:	2310      	movs	r3, #16
 8006152:	e000      	b.n	8006156 <channel_to_it+0x5a>
    default: return 0;
 8006154:	2300      	movs	r3, #0
    }
}
 8006156:	4618      	mov	r0, r3
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop

08006164 <delay_ticks>:

// Busy-wait in ticks using the timer counter itself (works with wrap because unsigned subtraction).
static inline void delay_ticks(TIM_HandleTypeDef *htim, uint32_t ticks)
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
    uint32_t start = __HAL_TIM_GET_COUNTER(htim);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006174:	60fb      	str	r3, [r7, #12]
    while ((uint32_t)(__HAL_TIM_GET_COUNTER(htim) - start) < ticks) { }
 8006176:	bf00      	nop
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	429a      	cmp	r2, r3
 8006186:	d8f7      	bhi.n	8006178 <delay_ticks+0x14>
}
 8006188:	bf00      	nop
 800618a:	bf00      	nop
 800618c:	3714      	adds	r7, #20
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <hcsr04_init>:
}

int8_t hcsr04_init(hcsr04_t *sensor,
                   GPIO_TypeDef *trigger, uint16_t pin_trigger,
                   TIM_HandleTypeDef *echo_tim, uint16_t echo_channel)
{
 8006196:	b580      	push	{r7, lr}
 8006198:	b086      	sub	sp, #24
 800619a:	af00      	add	r7, sp, #0
 800619c:	60f8      	str	r0, [r7, #12]
 800619e:	60b9      	str	r1, [r7, #8]
 80061a0:	603b      	str	r3, [r7, #0]
 80061a2:	4613      	mov	r3, r2
 80061a4:	80fb      	strh	r3, [r7, #6]
    if (!sensor || !trigger || !echo_tim) return HCSR04_ERR;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d005      	beq.n	80061b8 <hcsr04_init+0x22>
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d002      	beq.n	80061b8 <hcsr04_init+0x22>
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d102      	bne.n	80061be <hcsr04_init+0x28>
 80061b8:	f04f 33ff 	mov.w	r3, #4294967295
 80061bc:	e09b      	b.n	80062f6 <hcsr04_init+0x160>

    sensor->gpio_port_sensor = trigger;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	601a      	str	r2, [r3, #0]
    sensor->gpio_pin_sensor  = pin_trigger;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	88fa      	ldrh	r2, [r7, #6]
 80061c8:	809a      	strh	r2, [r3, #4]
    sensor->echo_tim         = echo_tim;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	683a      	ldr	r2, [r7, #0]
 80061ce:	609a      	str	r2, [r3, #8]
    sensor->echo_channel     = echo_channel;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	8c3a      	ldrh	r2, [r7, #32]
 80061d4:	819a      	strh	r2, [r3, #12]

    sensor->capture_flag  = 0;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	739a      	strb	r2, [r3, #14]
    sensor->start_counter = 0;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	611a      	str	r2, [r3, #16]
    sensor->end_counter   = 0;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	615a      	str	r2, [r3, #20]
    sensor->distance      = 0.0f;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f04f 0200 	mov.w	r2, #0
 80061ee:	619a      	str	r2, [r3, #24]

    // Trigger pin low
    HAL_GPIO_WritePin(sensor->gpio_port_sensor, sensor->gpio_pin_sensor, GPIO_PIN_RESET);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6818      	ldr	r0, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	889b      	ldrh	r3, [r3, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	4619      	mov	r1, r3
 80061fc:	f001 febe 	bl	8007f7c <HAL_GPIO_WritePin>

    // Start with rising edge capture
    __HAL_TIM_SET_CAPTUREPOLARITY(sensor->echo_tim, sensor->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	899b      	ldrh	r3, [r3, #12]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d10a      	bne.n	800621e <hcsr04_init+0x88>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6a1a      	ldr	r2, [r3, #32]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f022 020a 	bic.w	r2, r2, #10
 800621a:	621a      	str	r2, [r3, #32]
 800621c:	e027      	b.n	800626e <hcsr04_init+0xd8>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	899b      	ldrh	r3, [r3, #12]
 8006222:	2b04      	cmp	r3, #4
 8006224:	d10a      	bne.n	800623c <hcsr04_init+0xa6>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	6a1b      	ldr	r3, [r3, #32]
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	6892      	ldr	r2, [r2, #8]
 8006232:	6812      	ldr	r2, [r2, #0]
 8006234:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006238:	6213      	str	r3, [r2, #32]
 800623a:	e018      	b.n	800626e <hcsr04_init+0xd8>
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	899b      	ldrh	r3, [r3, #12]
 8006240:	2b08      	cmp	r3, #8
 8006242:	d10a      	bne.n	800625a <hcsr04_init+0xc4>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	6892      	ldr	r2, [r2, #8]
 8006250:	6812      	ldr	r2, [r2, #0]
 8006252:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006256:	6213      	str	r3, [r2, #32]
 8006258:	e009      	b.n	800626e <hcsr04_init+0xd8>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	6892      	ldr	r2, [r2, #8]
 8006266:	6812      	ldr	r2, [r2, #0]
 8006268:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800626c:	6213      	str	r3, [r2, #32]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	899b      	ldrh	r3, [r3, #12]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d108      	bne.n	8006288 <hcsr04_init+0xf2>
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6a12      	ldr	r2, [r2, #32]
 8006284:	621a      	str	r2, [r3, #32]
 8006286:	e021      	b.n	80062cc <hcsr04_init+0x136>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	899b      	ldrh	r3, [r3, #12]
 800628c:	2b04      	cmp	r3, #4
 800628e:	d108      	bne.n	80062a2 <hcsr04_init+0x10c>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	6892      	ldr	r2, [r2, #8]
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	6213      	str	r3, [r2, #32]
 80062a0:	e014      	b.n	80062cc <hcsr04_init+0x136>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	899b      	ldrh	r3, [r3, #12]
 80062a6:	2b08      	cmp	r3, #8
 80062a8:	d108      	bne.n	80062bc <hcsr04_init+0x126>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	6892      	ldr	r2, [r2, #8]
 80062b4:	6812      	ldr	r2, [r2, #0]
 80062b6:	6a1b      	ldr	r3, [r3, #32]
 80062b8:	6213      	str	r3, [r2, #32]
 80062ba:	e007      	b.n	80062cc <hcsr04_init+0x136>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68fa      	ldr	r2, [r7, #12]
 80062c4:	6892      	ldr	r2, [r2, #8]
 80062c6:	6812      	ldr	r2, [r2, #0]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	6213      	str	r3, [r2, #32]

    // Make sure channel interrupt is disabled until we trigger
    uint32_t it = channel_to_it(sensor->echo_channel);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	899b      	ldrh	r3, [r3, #12]
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7ff ff13 	bl	80060fc <channel_to_it>
 80062d6:	6178      	str	r0, [r7, #20]
    if (it != 0u) __HAL_TIM_DISABLE_IT(sensor->echo_tim, it);
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00a      	beq.n	80062f4 <hcsr04_init+0x15e>
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68d9      	ldr	r1, [r3, #12]
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	43da      	mvns	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	400a      	ands	r2, r1
 80062f2:	60da      	str	r2, [r3, #12]

    return HCSR04_OK;
 80062f4:	2301      	movs	r3, #1
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3718      	adds	r7, #24
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}

080062fe <hcsr04_trigger>:

int8_t hcsr04_trigger(hcsr04_t *sensor)
{
 80062fe:	b580      	push	{r7, lr}
 8006300:	b084      	sub	sp, #16
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
    if (!sensor) return HCSR04_ERR;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d102      	bne.n	8006312 <hcsr04_trigger+0x14>
 800630c:	f04f 33ff 	mov.w	r3, #4294967295
 8006310:	e09b      	b.n	800644a <hcsr04_trigger+0x14c>

    // Prepare state for a fresh measurement
    sensor->capture_flag = 0;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	739a      	strb	r2, [r3, #14]
    __HAL_TIM_SET_CAPTUREPOLARITY(sensor->echo_tim, sensor->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	899b      	ldrh	r3, [r3, #12]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d10a      	bne.n	8006336 <hcsr04_trigger+0x38>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6a1a      	ldr	r2, [r3, #32]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 020a 	bic.w	r2, r2, #10
 8006332:	621a      	str	r2, [r3, #32]
 8006334:	e027      	b.n	8006386 <hcsr04_trigger+0x88>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	899b      	ldrh	r3, [r3, #12]
 800633a:	2b04      	cmp	r3, #4
 800633c:	d10a      	bne.n	8006354 <hcsr04_trigger+0x56>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6892      	ldr	r2, [r2, #8]
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006350:	6213      	str	r3, [r2, #32]
 8006352:	e018      	b.n	8006386 <hcsr04_trigger+0x88>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	899b      	ldrh	r3, [r3, #12]
 8006358:	2b08      	cmp	r3, #8
 800635a:	d10a      	bne.n	8006372 <hcsr04_trigger+0x74>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6892      	ldr	r2, [r2, #8]
 8006368:	6812      	ldr	r2, [r2, #0]
 800636a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800636e:	6213      	str	r3, [r2, #32]
 8006370:	e009      	b.n	8006386 <hcsr04_trigger+0x88>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	6892      	ldr	r2, [r2, #8]
 800637e:	6812      	ldr	r2, [r2, #0]
 8006380:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006384:	6213      	str	r3, [r2, #32]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	899b      	ldrh	r3, [r3, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d108      	bne.n	80063a0 <hcsr04_trigger+0xa2>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	6a12      	ldr	r2, [r2, #32]
 800639c:	621a      	str	r2, [r3, #32]
 800639e:	e021      	b.n	80063e4 <hcsr04_trigger+0xe6>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	899b      	ldrh	r3, [r3, #12]
 80063a4:	2b04      	cmp	r3, #4
 80063a6:	d108      	bne.n	80063ba <hcsr04_trigger+0xbc>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	6892      	ldr	r2, [r2, #8]
 80063b2:	6812      	ldr	r2, [r2, #0]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	6213      	str	r3, [r2, #32]
 80063b8:	e014      	b.n	80063e4 <hcsr04_trigger+0xe6>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	899b      	ldrh	r3, [r3, #12]
 80063be:	2b08      	cmp	r3, #8
 80063c0:	d108      	bne.n	80063d4 <hcsr04_trigger+0xd6>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	6892      	ldr	r2, [r2, #8]
 80063cc:	6812      	ldr	r2, [r2, #0]
 80063ce:	6a1b      	ldr	r3, [r3, #32]
 80063d0:	6213      	str	r3, [r2, #32]
 80063d2:	e007      	b.n	80063e4 <hcsr04_trigger+0xe6>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6892      	ldr	r2, [r2, #8]
 80063de:	6812      	ldr	r2, [r2, #0]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	6213      	str	r3, [r2, #32]

    // 10us pulse on TRIG (TIM2 @ 16MHz => 160 ticks)
    HAL_GPIO_WritePin(sensor->gpio_port_sensor, sensor->gpio_pin_sensor, GPIO_PIN_SET);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6818      	ldr	r0, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	889b      	ldrh	r3, [r3, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	4619      	mov	r1, r3
 80063f0:	f001 fdc4 	bl	8007f7c <HAL_GPIO_WritePin>
    delay_ticks(sensor->echo_tim, TRIG_PULSE_US * (uint32_t)TIM2_TICKS_PER_US);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	21a0      	movs	r1, #160	@ 0xa0
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7ff feb2 	bl	8006164 <delay_ticks>
    HAL_GPIO_WritePin(sensor->gpio_port_sensor, sensor->gpio_pin_sensor, GPIO_PIN_RESET);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	889b      	ldrh	r3, [r3, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	4619      	mov	r1, r3
 800640c:	f001 fdb6 	bl	8007f7c <HAL_GPIO_WritePin>

    // Enable the correct capture interrupt for this channel
    uint32_t it = channel_to_it(sensor->echo_channel);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	899b      	ldrh	r3, [r3, #12]
 8006414:	4618      	mov	r0, r3
 8006416:	f7ff fe71 	bl	80060fc <channel_to_it>
 800641a:	60f8      	str	r0, [r7, #12]
    if (it == 0u) return HCSR04_ERR;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d102      	bne.n	8006428 <hcsr04_trigger+0x12a>
 8006422:	f04f 33ff 	mov.w	r3, #4294967295
 8006426:	e010      	b.n	800644a <hcsr04_trigger+0x14c>

    __HAL_TIM_CLEAR_IT(sensor->echo_tim, it);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	43d2      	mvns	r2, r2
 8006432:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(sensor->echo_tim, it);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68d9      	ldr	r1, [r3, #12]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	430a      	orrs	r2, r1
 8006446:	60da      	str	r2, [r3, #12]
    return HCSR04_OK;
 8006448:	2301      	movs	r3, #1
}
 800644a:	4618      	mov	r0, r3
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	0000      	movs	r0, r0
 8006454:	0000      	movs	r0, r0
	...

08006458 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8006458:	b5b0      	push	{r4, r5, r7, lr}
 800645a:	b08c      	sub	sp, #48	@ 0x30
 800645c:	af04      	add	r7, sp, #16
 800645e:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8006460:	2364      	movs	r3, #100	@ 0x64
 8006462:	9302      	str	r3, [sp, #8]
 8006464:	2301      	movs	r3, #1
 8006466:	9301      	str	r3, [sp, #4]
 8006468:	f107 0311 	add.w	r3, r7, #17
 800646c:	9300      	str	r3, [sp, #0]
 800646e:	2301      	movs	r3, #1
 8006470:	2275      	movs	r2, #117	@ 0x75
 8006472:	21d0      	movs	r1, #208	@ 0xd0
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f001 ffb9 	bl	80083ec <HAL_I2C_Mem_Read>

    if (check == 104 || check == 112) // 0x68 will be returned by the sensor if everything goes well
 800647a:	7c7b      	ldrb	r3, [r7, #17]
 800647c:	2b68      	cmp	r3, #104	@ 0x68
 800647e:	d003      	beq.n	8006488 <MPU6050_Init+0x30>
 8006480:	7c7b      	ldrb	r3, [r7, #17]
 8006482:	2b70      	cmp	r3, #112	@ 0x70
 8006484:	f040 808b 	bne.w	800659e <MPU6050_Init+0x146>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8006488:	2300      	movs	r3, #0
 800648a:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800648c:	2364      	movs	r3, #100	@ 0x64
 800648e:	9302      	str	r3, [sp, #8]
 8006490:	2301      	movs	r3, #1
 8006492:	9301      	str	r3, [sp, #4]
 8006494:	f107 0310 	add.w	r3, r7, #16
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	2301      	movs	r3, #1
 800649c:	226b      	movs	r2, #107	@ 0x6b
 800649e:	21d0      	movs	r1, #208	@ 0xd0
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f001 fe8f 	bl	80081c4 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80064a6:	2307      	movs	r3, #7
 80064a8:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80064aa:	2364      	movs	r3, #100	@ 0x64
 80064ac:	9302      	str	r3, [sp, #8]
 80064ae:	2301      	movs	r3, #1
 80064b0:	9301      	str	r3, [sp, #4]
 80064b2:	f107 0310 	add.w	r3, r7, #16
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	2301      	movs	r3, #1
 80064ba:	2219      	movs	r2, #25
 80064bc:	21d0      	movs	r1, #208	@ 0xd0
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f001 fe80 	bl	80081c4 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        Data = 0x00;
 80064c4:	2300      	movs	r3, #0
 80064c6:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80064c8:	2364      	movs	r3, #100	@ 0x64
 80064ca:	9302      	str	r3, [sp, #8]
 80064cc:	2301      	movs	r3, #1
 80064ce:	9301      	str	r3, [sp, #4]
 80064d0:	f107 0310 	add.w	r3, r7, #16
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	2301      	movs	r3, #1
 80064d8:	221c      	movs	r2, #28
 80064da:	21d0      	movs	r1, #208	@ 0xd0
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f001 fe71 	bl	80081c4 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        Data = 0x00;
 80064e2:	2300      	movs	r3, #0
 80064e4:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80064e6:	2364      	movs	r3, #100	@ 0x64
 80064e8:	9302      	str	r3, [sp, #8]
 80064ea:	2301      	movs	r3, #1
 80064ec:	9301      	str	r3, [sp, #4]
 80064ee:	f107 0310 	add.w	r3, r7, #16
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	2301      	movs	r3, #1
 80064f6:	221b      	movs	r2, #27
 80064f8:	21d0      	movs	r1, #208	@ 0xd0
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f001 fe62 	bl	80081c4 <HAL_I2C_Mem_Write>

        // --- GYRO Z BIAS CALIBRATION (blocking, a few hundred samples) ---
        {
            const int samples = 500;
 8006500:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8006504:	617b      	str	r3, [r7, #20]
            int32_t sum_gz = 0;
 8006506:	2300      	movs	r3, #0
 8006508:	61fb      	str	r3, [r7, #28]
            uint8_t buf[6];
            for (int i = 0; i < samples; ++i)
 800650a:	2300      	movs	r3, #0
 800650c:	61bb      	str	r3, [r7, #24]
 800650e:	e01f      	b.n	8006550 <MPU6050_Init+0xf8>
            {
                HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, buf, 6, i2c_timeout);
 8006510:	2364      	movs	r3, #100	@ 0x64
 8006512:	9302      	str	r3, [sp, #8]
 8006514:	2306      	movs	r3, #6
 8006516:	9301      	str	r3, [sp, #4]
 8006518:	f107 0308 	add.w	r3, r7, #8
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	2301      	movs	r3, #1
 8006520:	2243      	movs	r2, #67	@ 0x43
 8006522:	21d0      	movs	r1, #208	@ 0xd0
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f001 ff61 	bl	80083ec <HAL_I2C_Mem_Read>
                int16_t gz_raw = (int16_t)(buf[4] << 8 | buf[5]);
 800652a:	7b3b      	ldrb	r3, [r7, #12]
 800652c:	b21b      	sxth	r3, r3
 800652e:	021b      	lsls	r3, r3, #8
 8006530:	b21a      	sxth	r2, r3
 8006532:	7b7b      	ldrb	r3, [r7, #13]
 8006534:	b21b      	sxth	r3, r3
 8006536:	4313      	orrs	r3, r2
 8006538:	827b      	strh	r3, [r7, #18]
                sum_gz += gz_raw;
 800653a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	4413      	add	r3, r2
 8006542:	61fb      	str	r3, [r7, #28]
                HAL_Delay(2); // ~2 ms between reads -> ~1s total for 500 samples
 8006544:	2002      	movs	r0, #2
 8006546:	f000 ff77 	bl	8007438 <HAL_Delay>
            for (int i = 0; i < samples; ++i)
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	3301      	adds	r3, #1
 800654e:	61bb      	str	r3, [r7, #24]
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	429a      	cmp	r2, r3
 8006556:	dbdb      	blt.n	8006510 <MPU6050_Init+0xb8>
            }
            gyroZ_bias = (double)sum_gz / (double)samples / 131.0; // convert to dps
 8006558:	69f8      	ldr	r0, [r7, #28]
 800655a:	f7fa f80b 	bl	8000574 <__aeabi_i2d>
 800655e:	4604      	mov	r4, r0
 8006560:	460d      	mov	r5, r1
 8006562:	6978      	ldr	r0, [r7, #20]
 8006564:	f7fa f806 	bl	8000574 <__aeabi_i2d>
 8006568:	4602      	mov	r2, r0
 800656a:	460b      	mov	r3, r1
 800656c:	4620      	mov	r0, r4
 800656e:	4629      	mov	r1, r5
 8006570:	f7fa f994 	bl	800089c <__aeabi_ddiv>
 8006574:	4602      	mov	r2, r0
 8006576:	460b      	mov	r3, r1
 8006578:	4610      	mov	r0, r2
 800657a:	4619      	mov	r1, r3
 800657c:	a30c      	add	r3, pc, #48	@ (adr r3, 80065b0 <MPU6050_Init+0x158>)
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	f7fa f98b 	bl	800089c <__aeabi_ddiv>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	4907      	ldr	r1, [pc, #28]	@ (80065a8 <MPU6050_Init+0x150>)
 800658c:	e9c1 2300 	strd	r2, r3, [r1]
        }

        timer = HAL_GetTick(); // initialize timer to avoid huge first dt
 8006590:	f000 ff46 	bl	8007420 <HAL_GetTick>
 8006594:	4603      	mov	r3, r0
 8006596:	4a05      	ldr	r2, [pc, #20]	@ (80065ac <MPU6050_Init+0x154>)
 8006598:	6013      	str	r3, [r2, #0]

        return 0;
 800659a:	2300      	movs	r3, #0
 800659c:	e000      	b.n	80065a0 <MPU6050_Init+0x148>
    }
    return 1;
 800659e:	2301      	movs	r3, #1
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3720      	adds	r7, #32
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bdb0      	pop	{r4, r5, r7, pc}
 80065a8:	20000708 	.word	0x20000708
 80065ac:	20000704 	.word	0x20000704
 80065b0:	00000000 	.word	0x00000000
 80065b4:	40606000 	.word	0x40606000

080065b8 <MPU6050_Read_Yaw_IT>:
/**
 * @brief Avvia la lettura dello Yaw in modalit Interrupt.
 *        Non blocca il processore. I calcoli avvengono nella Callback.
 */
void MPU6050_Read_Yaw_IT(I2C_HandleTypeDef *I2Cx, MPU6050_Yaw_t *DataStruct)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af02      	add	r7, sp, #8
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
    // Salviamo il puntatore alla struct per usarlo nella callback
    pYawStruct = DataStruct;
 80065c2:	4a08      	ldr	r2, [pc, #32]	@ (80065e4 <MPU6050_Read_Yaw_IT+0x2c>)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	6013      	str	r3, [r2, #0]

    // Avvia la lettura di 2 byte dal registro Z in modalit interrupt
    // I dati verranno salvati in 'yaw_buffer'
    HAL_I2C_Mem_Read_IT(I2Cx, MPU6050_ADDR, GYRO_ZOUT_H_REG, 1, yaw_buffer, 2);
 80065c8:	2302      	movs	r3, #2
 80065ca:	9301      	str	r3, [sp, #4]
 80065cc:	4b06      	ldr	r3, [pc, #24]	@ (80065e8 <MPU6050_Read_Yaw_IT+0x30>)
 80065ce:	9300      	str	r3, [sp, #0]
 80065d0:	2301      	movs	r3, #1
 80065d2:	2247      	movs	r2, #71	@ 0x47
 80065d4:	21d0      	movs	r1, #208	@ 0xd0
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f002 f822 	bl	8008620 <HAL_I2C_Mem_Read_IT>
}
 80065dc:	bf00      	nop
 80065de:	3708      	adds	r7, #8
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	20000714 	.word	0x20000714
 80065e8:	20000710 	.word	0x20000710
 80065ec:	00000000 	.word	0x00000000

080065f0 <MPU6050_Yaw_RxCpltCallback>:
/**
 * @brief Questa funzione DEVE essere chiamata dall'utente all'interno
 *        di HAL_I2C_MemRxCpltCallback() nel file main.c o i2c.c
 */
void MPU6050_Yaw_RxCpltCallback(I2C_HandleTypeDef *I2Cx)
{
 80065f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
    // Verifica di sicurezza (opzionale: controllare se I2Cx->Instance == I2C_MPU)
    if (pYawStruct != NULL)
 80065f8:	4b55      	ldr	r3, [pc, #340]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f000 809c 	beq.w	800673a <MPU6050_Yaw_RxCpltCallback+0x14a>
    {
        // 1. Ricostruzione dato RAW dal buffer
        pYawStruct->Gyro_Z_RAW = (int16_t)(yaw_buffer[0] << 8 | yaw_buffer[1]);
 8006602:	4b54      	ldr	r3, [pc, #336]	@ (8006754 <MPU6050_Yaw_RxCpltCallback+0x164>)
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	b21b      	sxth	r3, r3
 8006608:	021b      	lsls	r3, r3, #8
 800660a:	b219      	sxth	r1, r3
 800660c:	4b51      	ldr	r3, [pc, #324]	@ (8006754 <MPU6050_Yaw_RxCpltCallback+0x164>)
 800660e:	785b      	ldrb	r3, [r3, #1]
 8006610:	b21a      	sxth	r2, r3
 8006612:	4b4f      	ldr	r3, [pc, #316]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	b212      	sxth	r2, r2
 800661a:	801a      	strh	r2, [r3, #0]

        // 2. Conversione in dps
        pYawStruct->Gz = pYawStruct->Gyro_Z_RAW / 131.0 - gyroZ_bias;
 800661c:	4b4c      	ldr	r3, [pc, #304]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006624:	4618      	mov	r0, r3
 8006626:	f7f9 ffa5 	bl	8000574 <__aeabi_i2d>
 800662a:	a347      	add	r3, pc, #284	@ (adr r3, 8006748 <MPU6050_Yaw_RxCpltCallback+0x158>)
 800662c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006630:	f7fa f934 	bl	800089c <__aeabi_ddiv>
 8006634:	4602      	mov	r2, r0
 8006636:	460b      	mov	r3, r1
 8006638:	4610      	mov	r0, r2
 800663a:	4619      	mov	r1, r3
 800663c:	4b46      	ldr	r3, [pc, #280]	@ (8006758 <MPU6050_Yaw_RxCpltCallback+0x168>)
 800663e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006642:	4c43      	ldr	r4, [pc, #268]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006644:	6824      	ldr	r4, [r4, #0]
 8006646:	f7f9 fe47 	bl	80002d8 <__aeabi_dsub>
 800664a:	4602      	mov	r2, r0
 800664c:	460b      	mov	r3, r1
 800664e:	e9c4 2302 	strd	r2, r3, [r4, #8]

        // 3. Calcolo DT
        double dt = (double)(HAL_GetTick() - timer) / 1000;
 8006652:	f000 fee5 	bl	8007420 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	4b40      	ldr	r3, [pc, #256]	@ (800675c <MPU6050_Yaw_RxCpltCallback+0x16c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	4618      	mov	r0, r3
 8006660:	f7f9 ff78 	bl	8000554 <__aeabi_ui2d>
 8006664:	f04f 0200 	mov.w	r2, #0
 8006668:	4b3d      	ldr	r3, [pc, #244]	@ (8006760 <MPU6050_Yaw_RxCpltCallback+0x170>)
 800666a:	f7fa f917 	bl	800089c <__aeabi_ddiv>
 800666e:	4602      	mov	r2, r0
 8006670:	460b      	mov	r3, r1
 8006672:	e9c7 2302 	strd	r2, r3, [r7, #8]
        timer = HAL_GetTick();
 8006676:	f000 fed3 	bl	8007420 <HAL_GetTick>
 800667a:	4603      	mov	r3, r0
 800667c:	4a37      	ldr	r2, [pc, #220]	@ (800675c <MPU6050_Yaw_RxCpltCallback+0x16c>)
 800667e:	6013      	str	r3, [r2, #0]

        // 4. Integrazione sull'accumulatore double
        pYawStruct->_YawAcc += pYawStruct->Gz * dt;
 8006680:	4b33      	ldr	r3, [pc, #204]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8006688:	4b31      	ldr	r3, [pc, #196]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8006690:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006694:	f7f9 ffd8 	bl	8000648 <__aeabi_dmul>
 8006698:	4602      	mov	r2, r0
 800669a:	460b      	mov	r3, r1
 800669c:	492c      	ldr	r1, [pc, #176]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800669e:	680e      	ldr	r6, [r1, #0]
 80066a0:	4620      	mov	r0, r4
 80066a2:	4629      	mov	r1, r5
 80066a4:	f7f9 fe1a 	bl	80002dc <__adddf3>
 80066a8:	4602      	mov	r2, r0
 80066aa:	460b      	mov	r3, r1
 80066ac:	e9c6 2304 	strd	r2, r3, [r6, #16]

        // 5. Normalizzazione 0-360
        if (pYawStruct->_YawAcc >= 360.0) {
 80066b0:	4b27      	ldr	r3, [pc, #156]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80066b8:	f04f 0200 	mov.w	r2, #0
 80066bc:	4b29      	ldr	r3, [pc, #164]	@ (8006764 <MPU6050_Yaw_RxCpltCallback+0x174>)
 80066be:	f7fa fa49 	bl	8000b54 <__aeabi_dcmpge>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00f      	beq.n	80066e8 <MPU6050_Yaw_RxCpltCallback+0xf8>
            pYawStruct->_YawAcc -= 360.0;
 80066c8:	4b21      	ldr	r3, [pc, #132]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80066d0:	4b1f      	ldr	r3, [pc, #124]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80066d2:	681c      	ldr	r4, [r3, #0]
 80066d4:	f04f 0200 	mov.w	r2, #0
 80066d8:	4b22      	ldr	r3, [pc, #136]	@ (8006764 <MPU6050_Yaw_RxCpltCallback+0x174>)
 80066da:	f7f9 fdfd 	bl	80002d8 <__aeabi_dsub>
 80066de:	4602      	mov	r2, r0
 80066e0:	460b      	mov	r3, r1
 80066e2:	e9c4 2304 	strd	r2, r3, [r4, #16]
 80066e6:	e01b      	b.n	8006720 <MPU6050_Yaw_RxCpltCallback+0x130>
        } else if (pYawStruct->_YawAcc < 0.0) {
 80066e8:	4b19      	ldr	r3, [pc, #100]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80066f0:	f04f 0200 	mov.w	r2, #0
 80066f4:	f04f 0300 	mov.w	r3, #0
 80066f8:	f7fa fa18 	bl	8000b2c <__aeabi_dcmplt>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00e      	beq.n	8006720 <MPU6050_Yaw_RxCpltCallback+0x130>
            pYawStruct->_YawAcc += 360.0;
 8006702:	4b13      	ldr	r3, [pc, #76]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800670a:	4b11      	ldr	r3, [pc, #68]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800670c:	681c      	ldr	r4, [r3, #0]
 800670e:	f04f 0200 	mov.w	r2, #0
 8006712:	4b14      	ldr	r3, [pc, #80]	@ (8006764 <MPU6050_Yaw_RxCpltCallback+0x174>)
 8006714:	f7f9 fde2 	bl	80002dc <__adddf3>
 8006718:	4602      	mov	r2, r0
 800671a:	460b      	mov	r3, r1
 800671c:	e9c4 2304 	strd	r2, r3, [r4, #16]
        }

        // 6. Output finale uint16
        pYawStruct->KalmanAngleZ = (uint16_t)(pYawStruct->_YawAcc);
 8006720:	4b0b      	ldr	r3, [pc, #44]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006728:	4909      	ldr	r1, [pc, #36]	@ (8006750 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800672a:	680c      	ldr	r4, [r1, #0]
 800672c:	4610      	mov	r0, r2
 800672e:	4619      	mov	r1, r3
 8006730:	f7fa fa62 	bl	8000bf8 <__aeabi_d2uiz>
 8006734:	4603      	mov	r3, r0
 8006736:	b29b      	uxth	r3, r3
 8006738:	8323      	strh	r3, [r4, #24]
    }
}
 800673a:	bf00      	nop
 800673c:	3714      	adds	r7, #20
 800673e:	46bd      	mov	sp, r7
 8006740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006742:	bf00      	nop
 8006744:	f3af 8000 	nop.w
 8006748:	00000000 	.word	0x00000000
 800674c:	40606000 	.word	0x40606000
 8006750:	20000714 	.word	0x20000714
 8006754:	20000710 	.word	0x20000710
 8006758:	20000708 	.word	0x20000708
 800675c:	20000704 	.word	0x20000704
 8006760:	408f4000 	.word	0x408f4000
 8006764:	40768000 	.word	0x40768000

08006768 <HAL_I2C_MasterRxCpltCallback>:
static PacketData rx_buffer;   // Buffer di ricezione
static PacketData valid_data;  // Ultimo dato valido
static volatile uint8_t rx_active = 0; // Flag stato ricezione

// Callback ricezione completata
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a09      	ldr	r2, [pc, #36]	@ (800679c <HAL_I2C_MasterRxCpltCallback+0x34>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d109      	bne.n	800678e <HAL_I2C_MasterRxCpltCallback+0x26>
        valid_data = rx_buffer; // Aggiorna dato valido
 800677a:	4b09      	ldr	r3, [pc, #36]	@ (80067a0 <HAL_I2C_MasterRxCpltCallback+0x38>)
 800677c:	4a09      	ldr	r2, [pc, #36]	@ (80067a4 <HAL_I2C_MasterRxCpltCallback+0x3c>)
 800677e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006782:	6018      	str	r0, [r3, #0]
 8006784:	3304      	adds	r3, #4
 8006786:	8019      	strh	r1, [r3, #0]
        rx_active = 0;          // Segnala fine
 8006788:	4b07      	ldr	r3, [pc, #28]	@ (80067a8 <HAL_I2C_MasterRxCpltCallback+0x40>)
 800678a:	2200      	movs	r2, #0
 800678c:	701a      	strb	r2, [r3, #0]
    }
}
 800678e:	bf00      	nop
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	40005400 	.word	0x40005400
 80067a0:	20000720 	.word	0x20000720
 80067a4:	20000718 	.word	0x20000718
 80067a8:	20000726 	.word	0x20000726

080067ac <HAL_I2C_ErrorCallback>:

// Callback errore
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a05      	ldr	r2, [pc, #20]	@ (80067d0 <HAL_I2C_ErrorCallback+0x24>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d102      	bne.n	80067c4 <HAL_I2C_ErrorCallback+0x18>
        // In caso di errore NON aggiorniamo valid_data (mantiene ultimo valore)
        rx_active = 0;          // Segnala fine (per sbloccare il main)
 80067be:	4b05      	ldr	r3, [pc, #20]	@ (80067d4 <HAL_I2C_ErrorCallback+0x28>)
 80067c0:	2200      	movs	r2, #0
 80067c2:	701a      	strb	r2, [r3, #0]
    }
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	40005400 	.word	0x40005400
 80067d4:	20000726 	.word	0x20000726

080067d8 <PadReceiver_Request>:

void PadReceiver_Request(void) {
 80067d8:	b580      	push	{r7, lr}
 80067da:	af00      	add	r7, sp, #0
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY) {
 80067dc:	480d      	ldr	r0, [pc, #52]	@ (8006814 <PadReceiver_Request+0x3c>)
 80067de:	f002 f86a 	bl	80088b6 <HAL_I2C_GetState>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b20      	cmp	r3, #32
 80067e6:	d10f      	bne.n	8006808 <PadReceiver_Request+0x30>
        rx_active = 1;
 80067e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006818 <PadReceiver_Request+0x40>)
 80067ea:	2201      	movs	r2, #1
 80067ec:	701a      	strb	r2, [r3, #0]
        // Avvia ricezione interrupt (Indirizzo 0x60)
        if (HAL_I2C_Master_Receive_IT(&hi2c1, 0x60, (uint8_t*) &rx_buffer, sizeof(PacketData)) != HAL_OK) {
 80067ee:	2306      	movs	r3, #6
 80067f0:	4a0a      	ldr	r2, [pc, #40]	@ (800681c <PadReceiver_Request+0x44>)
 80067f2:	2160      	movs	r1, #96	@ 0x60
 80067f4:	4807      	ldr	r0, [pc, #28]	@ (8006814 <PadReceiver_Request+0x3c>)
 80067f6:	f001 fc75 	bl	80080e4 <HAL_I2C_Master_Receive_IT>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d006      	beq.n	800680e <PadReceiver_Request+0x36>
            rx_active = 0; // Errore avvio, sblocca subito
 8006800:	4b05      	ldr	r3, [pc, #20]	@ (8006818 <PadReceiver_Request+0x40>)
 8006802:	2200      	movs	r2, #0
 8006804:	701a      	strb	r2, [r3, #0]
        }
    } else {
        rx_active = 0; // Periferica occupata
    }
}
 8006806:	e002      	b.n	800680e <PadReceiver_Request+0x36>
        rx_active = 0; // Periferica occupata
 8006808:	4b03      	ldr	r3, [pc, #12]	@ (8006818 <PadReceiver_Request+0x40>)
 800680a:	2200      	movs	r2, #0
 800680c:	701a      	strb	r2, [r3, #0]
}
 800680e:	bf00      	nop
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	20000424 	.word	0x20000424
 8006818:	20000726 	.word	0x20000726
 800681c:	20000718 	.word	0x20000718

08006820 <PadReceiver_IsDone>:

uint8_t PadReceiver_IsDone(void) {
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
    return (rx_active == 0);
 8006824:	4b06      	ldr	r3, [pc, #24]	@ (8006840 <PadReceiver_IsDone+0x20>)
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	b2db      	uxtb	r3, r3
 800682a:	2b00      	cmp	r3, #0
 800682c:	bf0c      	ite	eq
 800682e:	2301      	moveq	r3, #1
 8006830:	2300      	movne	r3, #0
 8006832:	b2db      	uxtb	r3, r3
}
 8006834:	4618      	mov	r0, r3
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	20000726 	.word	0x20000726

08006844 <PadReceiver_Read>:

void PadReceiver_Read(BUS_RemoteController* bus_rc) {
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
    bus_rc->x_lever = valid_data.rx;
 800684c:	4b09      	ldr	r3, [pc, #36]	@ (8006874 <PadReceiver_Read+0x30>)
 800684e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	801a      	strh	r2, [r3, #0]
    bus_rc->y_lever = valid_data.ly;
 8006856:	4b07      	ldr	r3, [pc, #28]	@ (8006874 <PadReceiver_Read+0x30>)
 8006858:	f9b3 2000 	ldrsh.w	r2, [r3]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	805a      	strh	r2, [r3, #2]
    bus_rc->buttons = valid_data.buttons;
 8006860:	4b04      	ldr	r3, [pc, #16]	@ (8006874 <PadReceiver_Read+0x30>)
 8006862:	889a      	ldrh	r2, [r3, #4]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	809a      	strh	r2, [r3, #4]
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	20000720 	.word	0x20000720

08006878 <Sonar_InitAll>:

extern TIM_HandleTypeDef htim2;

hcsr04_t sonarLeft, sonarFront, sonarRight;

uint8_t Sonar_InitAll(void) {
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af02      	add	r7, sp, #8
	if (hcsr04_init(&sonarLeft, SonarLeftTrig_GPIO_Port, SonarLeftTrig_Pin, &htim2,
 800687e:	2308      	movs	r3, #8
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	4b16      	ldr	r3, [pc, #88]	@ (80068dc <Sonar_InitAll+0x64>)
 8006884:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006888:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800688c:	4814      	ldr	r0, [pc, #80]	@ (80068e0 <Sonar_InitAll+0x68>)
 800688e:	f7ff fc82 	bl	8006196 <hcsr04_init>
 8006892:	4603      	mov	r3, r0
 8006894:	2b01      	cmp	r3, #1
 8006896:	d001      	beq.n	800689c <Sonar_InitAll+0x24>
			SONAR_LEFT_CHANNEL) != HCSR04_OK) return 1;
 8006898:	2301      	movs	r3, #1
 800689a:	e01b      	b.n	80068d4 <Sonar_InitAll+0x5c>
	if (hcsr04_init(&sonarFront, SonarFrontTrig_GPIO_Port, SonarFrontTrig_Pin, &htim2,
 800689c:	2304      	movs	r3, #4
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	4b0e      	ldr	r3, [pc, #56]	@ (80068dc <Sonar_InitAll+0x64>)
 80068a2:	2240      	movs	r2, #64	@ 0x40
 80068a4:	490f      	ldr	r1, [pc, #60]	@ (80068e4 <Sonar_InitAll+0x6c>)
 80068a6:	4810      	ldr	r0, [pc, #64]	@ (80068e8 <Sonar_InitAll+0x70>)
 80068a8:	f7ff fc75 	bl	8006196 <hcsr04_init>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d001      	beq.n	80068b6 <Sonar_InitAll+0x3e>
			SONAR_FRONT_CHANNEL) != HCSR04_OK) return 1 ;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e00e      	b.n	80068d4 <Sonar_InitAll+0x5c>
	if (hcsr04_init(&sonarRight, SonarRightTrig_GPIO_Port, SonarRightTrig_Pin, &htim2,
 80068b6:	230c      	movs	r3, #12
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	4b08      	ldr	r3, [pc, #32]	@ (80068dc <Sonar_InitAll+0x64>)
 80068bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80068c0:	4908      	ldr	r1, [pc, #32]	@ (80068e4 <Sonar_InitAll+0x6c>)
 80068c2:	480a      	ldr	r0, [pc, #40]	@ (80068ec <Sonar_InitAll+0x74>)
 80068c4:	f7ff fc67 	bl	8006196 <hcsr04_init>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d001      	beq.n	80068d2 <Sonar_InitAll+0x5a>
			SONAR_RIGHT_CHANNEL) != HCSR04_OK) return 1;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e000      	b.n	80068d4 <Sonar_InitAll+0x5c>
	return 0;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	20000544 	.word	0x20000544
 80068e0:	20000728 	.word	0x20000728
 80068e4:	48000400 	.word	0x48000400
 80068e8:	20000744 	.word	0x20000744
 80068ec:	20000760 	.word	0x20000760

080068f0 <StartSonarTimer>:

void StartSonarTimer(void) {
 80068f0:	b580      	push	{r7, lr}
 80068f2:	af00      	add	r7, sp, #0
    // Avvia il contatore base senza interruzioni di update (non servono per HCSR04 standard)
    HAL_TIM_Base_Start(sonarLeft.echo_tim);
 80068f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006934 <StartSonarTimer+0x44>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	4618      	mov	r0, r3
 80068fa:	f004 fffd 	bl	800b8f8 <HAL_TIM_Base_Start>

    // Avvia i canali di Input Capture MA mantiene le interruzioni DISABILITATE.
    // Sar hcsr04_trigger() ad abilitare l'interrupt specifico "on demand".
    HAL_TIM_IC_Start(sonarLeft.echo_tim, sonarLeft.echo_channel);
 80068fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006934 <StartSonarTimer+0x44>)
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	4a0c      	ldr	r2, [pc, #48]	@ (8006934 <StartSonarTimer+0x44>)
 8006904:	8992      	ldrh	r2, [r2, #12]
 8006906:	4611      	mov	r1, r2
 8006908:	4618      	mov	r0, r3
 800690a:	f005 f9bb 	bl	800bc84 <HAL_TIM_IC_Start>
    HAL_TIM_IC_Start(sonarFront.echo_tim, sonarFront.echo_channel);
 800690e:	4b0a      	ldr	r3, [pc, #40]	@ (8006938 <StartSonarTimer+0x48>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	4a09      	ldr	r2, [pc, #36]	@ (8006938 <StartSonarTimer+0x48>)
 8006914:	8992      	ldrh	r2, [r2, #12]
 8006916:	4611      	mov	r1, r2
 8006918:	4618      	mov	r0, r3
 800691a:	f005 f9b3 	bl	800bc84 <HAL_TIM_IC_Start>
    HAL_TIM_IC_Start(sonarRight.echo_tim, sonarRight.echo_channel);
 800691e:	4b07      	ldr	r3, [pc, #28]	@ (800693c <StartSonarTimer+0x4c>)
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	4a06      	ldr	r2, [pc, #24]	@ (800693c <StartSonarTimer+0x4c>)
 8006924:	8992      	ldrh	r2, [r2, #12]
 8006926:	4611      	mov	r1, r2
 8006928:	4618      	mov	r0, r3
 800692a:	f005 f9ab 	bl	800bc84 <HAL_TIM_IC_Start>
}
 800692e:	bf00      	nop
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	20000728 	.word	0x20000728
 8006938:	20000744 	.word	0x20000744
 800693c:	20000760 	.word	0x20000760

08006940 <computeCRC>:
/* ---------------------------- */

extern CRC_HandleTypeDef hcrc;


void computeCRC(uint8_t* buffer, uint32_t bufferLength){
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
    uint32_t crc;

    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	6879      	ldr	r1, [r7, #4]
 800694e:	4807      	ldr	r0, [pc, #28]	@ (800696c <computeCRC+0x2c>)
 8006950:	f000 ff08 	bl	8007764 <HAL_CRC_Calculate>
 8006954:	4603      	mov	r3, r0
 8006956:	60fb      	str	r3, [r7, #12]
    //crc =  0x41424344; //per rompere la board 1

    memcpy(&(buffer[bufferLength]), &crc, CRC_SIZE);
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	4413      	add	r3, r2
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	601a      	str	r2, [r3, #0]
}
 8006962:	bf00      	nop
 8006964:	3710      	adds	r7, #16
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	20000400 	.word	0x20000400

08006970 <compareCRC>:

uint8_t compareCRC(uint8_t* buffer, uint32_t bufferLength){
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
    uint32_t crc_received;
    memcpy(&crc_received, &(buffer[bufferLength]), CRC_SIZE);
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	4413      	add	r3, r2
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	60bb      	str	r3, [r7, #8]

    uint32_t crc_computed;
    crc_computed = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 8006984:	683a      	ldr	r2, [r7, #0]
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	4807      	ldr	r0, [pc, #28]	@ (80069a8 <compareCRC+0x38>)
 800698a:	f000 feeb 	bl	8007764 <HAL_CRC_Calculate>
 800698e:	60f8      	str	r0, [r7, #12]

        sprintf(msg, "CRC received: 0x%08lX\r\n", crc_received);
        UART_PRINT(msg);
    #endif

    if (crc_computed == crc_received){
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	429a      	cmp	r2, r3
 8006996:	d101      	bne.n	800699c <compareCRC+0x2c>
        return 1;
 8006998:	2301      	movs	r3, #1
 800699a:	e000      	b.n	800699e <compareCRC+0x2e>
    }
    PRINT_DBG("Mismatch\n\r");
    return 0;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3710      	adds	r7, #16
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	20000400 	.word	0x20000400

080069ac <setComunicationHandler>:
static uint8_t received_ack; 	  				// variabile di ricezione per l'ack

static UART_HandleTypeDef *current_handler; 	// Handler comunicazione

/* Handler */
void setComunicationHandler(UART_HandleTypeDef *uart_handler) {
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
    current_handler = uart_handler;
 80069b4:	4a04      	ldr	r2, [pc, #16]	@ (80069c8 <setComunicationHandler+0x1c>)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6013      	str	r3, [r2, #0]
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	20000780 	.word	0x20000780

080069cc <checkRTR>:
}

/* Trasmissione */

//ritorna GPIO_PIN_RESET oppure GPIO_PIN_SET. Rispettivamente 0 o 1.
uint8_t checkRTR(void) {
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(RTR_IN_GPIO_Port, RTR_IN_Pin);
 80069d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80069d4:	4802      	ldr	r0, [pc, #8]	@ (80069e0 <checkRTR+0x14>)
 80069d6:	f001 fab9 	bl	8007f4c <HAL_GPIO_ReadPin>
 80069da:	4603      	mov	r3, r0
}
 80069dc:	4618      	mov	r0, r3
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	48000800 	.word	0x48000800

080069e4 <UART_TransmitIT>:

void UART_TransmitIT(uint8_t *pData, size_t size) {
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
    PRINT_DBG("B2 Transmitted\n\r\r\n");
    //HAL_UART_Transmit(current_handler, pData, size, HAL_MAX_DELAY);
    HAL_UART_Transmit_IT(current_handler, pData, size);
 80069ee:	4b06      	ldr	r3, [pc, #24]	@ (8006a08 <UART_TransmitIT+0x24>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	b292      	uxth	r2, r2
 80069f6:	6879      	ldr	r1, [r7, #4]
 80069f8:	4618      	mov	r0, r3
 80069fa:	f006 fdbd 	bl	800d578 <HAL_UART_Transmit_IT>
}
 80069fe:	bf00      	nop
 8006a00:	3708      	adds	r7, #8
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	20000780 	.word	0x20000780

08006a0c <setRTR>:

/* Ricezione */

void setRTR(void) {
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_SET);
 8006a10:	2201      	movs	r2, #1
 8006a12:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006a16:	4802      	ldr	r0, [pc, #8]	@ (8006a20 <setRTR+0x14>)
 8006a18:	f001 fab0 	bl	8007f7c <HAL_GPIO_WritePin>
}
 8006a1c:	bf00      	nop
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	48000800 	.word	0x48000800

08006a24 <resetRTR>:

void resetRTR() {
 8006a24:	b580      	push	{r7, lr}
 8006a26:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006a2e:	4802      	ldr	r0, [pc, #8]	@ (8006a38 <resetRTR+0x14>)
 8006a30:	f001 faa4 	bl	8007f7c <HAL_GPIO_WritePin>
}
 8006a34:	bf00      	nop
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	48000800 	.word	0x48000800

08006a3c <UART_ReceiveIT>:

void UART_ReceiveIT(uint8_t *pData, size_t size) {
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
    receivedFlag = 0;             //pulisco il falg
 8006a46:	4b0b      	ldr	r3, [pc, #44]	@ (8006a74 <UART_ReceiveIT+0x38>)
 8006a48:	2200      	movs	r2, #0
 8006a4a:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("B2 Wait receive\n\r");

    if (HAL_UART_Receive_IT(current_handler, pData, size) != HAL_OK) {
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <UART_ReceiveIT+0x3c>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	683a      	ldr	r2, [r7, #0]
 8006a52:	b292      	uxth	r2, r2
 8006a54:	6879      	ldr	r1, [r7, #4]
 8006a56:	4618      	mov	r0, r3
 8006a58:	f006 fe22 	bl	800d6a0 <HAL_UART_Receive_IT>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d004      	beq.n	8006a6c <UART_ReceiveIT+0x30>
    	HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 8006a62:	2201      	movs	r2, #1
 8006a64:	2180      	movs	r1, #128	@ 0x80
 8006a66:	4805      	ldr	r0, [pc, #20]	@ (8006a7c <UART_ReceiveIT+0x40>)
 8006a68:	f001 fa88 	bl	8007f7c <HAL_GPIO_WritePin>
        PRINT_DBG("B2 RECEVE_INIT_ERR\n\r");
    }
}
 8006a6c:	bf00      	nop
 8006a6e:	3708      	adds	r7, #8
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	2000077c 	.word	0x2000077c
 8006a78:	20000780 	.word	0x20000780
 8006a7c:	48000400 	.word	0x48000400

08006a80 <hasReceived>:

uint8_t hasReceived(void) {
 8006a80:	b480      	push	{r7}
 8006a82:	af00      	add	r7, sp, #0
    return receivedFlag;
 8006a84:	4b03      	ldr	r3, [pc, #12]	@ (8006a94 <hasReceived+0x14>)
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	b2db      	uxtb	r3, r3
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	2000077c 	.word	0x2000077c

08006a98 <UART_ReceiveAck>:

void UART_ReceiveAck(void) {
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	af00      	add	r7, sp, #0
    received_ack = 0; // Pulizia
 8006a9c:	4b04      	ldr	r3, [pc, #16]	@ (8006ab0 <UART_ReceiveAck+0x18>)
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	701a      	strb	r2, [r3, #0]
    UART_ReceiveIT(&received_ack, 1);
 8006aa2:	2101      	movs	r1, #1
 8006aa4:	4802      	ldr	r0, [pc, #8]	@ (8006ab0 <UART_ReceiveAck+0x18>)
 8006aa6:	f7ff ffc9 	bl	8006a3c <UART_ReceiveIT>
}
 8006aaa:	bf00      	nop
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop
 8006ab0:	2000077d 	.word	0x2000077d

08006ab4 <UART_CheckAck>:

uint8_t UART_CheckAck(void) {
 8006ab4:	b480      	push	{r7}
 8006ab6:	af00      	add	r7, sp, #0
    return received_ack;
 8006ab8:	4b03      	ldr	r3, [pc, #12]	@ (8006ac8 <UART_CheckAck+0x14>)
 8006aba:	781b      	ldrb	r3, [r3, #0]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	2000077d 	.word	0x2000077d

08006acc <UART_SendAck>:

void UART_SendAck(void) {
 8006acc:	b580      	push	{r7, lr}
 8006ace:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &ack, 1);
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	4802      	ldr	r0, [pc, #8]	@ (8006adc <UART_SendAck+0x10>)
 8006ad4:	f7ff ff86 	bl	80069e4 <UART_TransmitIT>
}
 8006ad8:	bf00      	nop
 8006ada:	bd80      	pop	{r7, pc}
 8006adc:	08014778 	.word	0x08014778

08006ae0 <UART_SendNack>:

void UART_SendNack(void) {
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &nack, 1);
 8006ae4:	2101      	movs	r1, #1
 8006ae6:	4802      	ldr	r0, [pc, #8]	@ (8006af0 <UART_SendNack+0x10>)
 8006ae8:	f7ff ff7c 	bl	80069e4 <UART_TransmitIT>
}
 8006aec:	bf00      	nop
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	08014779 	.word	0x08014779

08006af4 <GyroscopeTest>:
uint8_t dummyReceiveGyro;

// Flag gestito in stm32g4xx_it.c (Printer UART Callback)
extern volatile uint8_t flow_control_flag;

void GyroscopeTest(void) {
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b094      	sub	sp, #80	@ 0x50
 8006af8:	af02      	add	r7, sp, #8

    // Abilita interrupt ricezione UART per uscire dal loop alla pressione di un tasto
    // L'interrupt handler in stm32g4xx_it.c imposter flow_control_flag = 1
    HAL_UART_Receive_IT(&huart2, &dummyReceiveGyro, 1);
 8006afa:	2201      	movs	r2, #1
 8006afc:	4920      	ldr	r1, [pc, #128]	@ (8006b80 <GyroscopeTest+0x8c>)
 8006afe:	4821      	ldr	r0, [pc, #132]	@ (8006b84 <GyroscopeTest+0x90>)
 8006b00:	f006 fdce 	bl	800d6a0 <HAL_UART_Receive_IT>
    
    printMsg("\r\n--- START Gyroscope Test ---\r\n");
 8006b04:	4820      	ldr	r0, [pc, #128]	@ (8006b88 <GyroscopeTest+0x94>)
 8006b06:	f000 f89a 	bl	8006c3e <printMsg_impl>
    printMsg("Press any key to exit.\r\n");
 8006b0a:	4820      	ldr	r0, [pc, #128]	@ (8006b8c <GyroscopeTest+0x98>)
 8006b0c:	f000 f897 	bl	8006c3e <printMsg_impl>

    while (1) {
        // Controllo uscita
        if (flow_control_flag) {
 8006b10:	4b1f      	ldr	r3, [pc, #124]	@ (8006b90 <GyroscopeTest+0x9c>)
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d006      	beq.n	8006b28 <GyroscopeTest+0x34>
            flow_control_flag = 0;
 8006b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8006b90 <GyroscopeTest+0x9c>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
            printMsg("\r\n--- END Gyroscope Test ---\r\n");
 8006b20:	481c      	ldr	r0, [pc, #112]	@ (8006b94 <GyroscopeTest+0xa0>)
 8006b22:	f000 f88c 	bl	8006c3e <printMsg_impl>
        printMsg(buf);

        // Delay leggibile (10 Hz)
        HAL_Delay(100);
    }
}
 8006b26:	e028      	b.n	8006b7a <GyroscopeTest+0x86>
        gyro_done = 0;
 8006b28:	4b1b      	ldr	r3, [pc, #108]	@ (8006b98 <GyroscopeTest+0xa4>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	701a      	strb	r2, [r3, #0]
        MPU6050_Read_Yaw_IT(&hi2c3, &MPU6050_Yaw);
 8006b2e:	491b      	ldr	r1, [pc, #108]	@ (8006b9c <GyroscopeTest+0xa8>)
 8006b30:	481b      	ldr	r0, [pc, #108]	@ (8006ba0 <GyroscopeTest+0xac>)
 8006b32:	f7ff fd41 	bl	80065b8 <MPU6050_Read_Yaw_IT>
        uint32_t startTick = HAL_GetTick();
 8006b36:	f000 fc73 	bl	8007420 <HAL_GetTick>
 8006b3a:	6478      	str	r0, [r7, #68]	@ 0x44
        while (!gyro_done && (HAL_GetTick() - startTick < 50));
 8006b3c:	bf00      	nop
 8006b3e:	4b16      	ldr	r3, [pc, #88]	@ (8006b98 <GyroscopeTest+0xa4>)
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d106      	bne.n	8006b56 <GyroscopeTest+0x62>
 8006b48:	f000 fc6a 	bl	8007420 <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	2b31      	cmp	r3, #49	@ 0x31
 8006b54:	d9f3      	bls.n	8006b3e <GyroscopeTest+0x4a>
        sprintf(buf, "YAW (Raw/Angle): %.2f / %u\r\n",
 8006b56:	4b11      	ldr	r3, [pc, #68]	@ (8006b9c <GyroscopeTest+0xa8>)
 8006b58:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
                MPU6050_Yaw.KalmanAngleZ);
 8006b5c:	490f      	ldr	r1, [pc, #60]	@ (8006b9c <GyroscopeTest+0xa8>)
 8006b5e:	8b09      	ldrh	r1, [r1, #24]
        sprintf(buf, "YAW (Raw/Angle): %.2f / %u\r\n",
 8006b60:	1d38      	adds	r0, r7, #4
 8006b62:	9100      	str	r1, [sp, #0]
 8006b64:	490f      	ldr	r1, [pc, #60]	@ (8006ba4 <GyroscopeTest+0xb0>)
 8006b66:	f009 ff0f 	bl	8010988 <siprintf>
        printMsg(buf);
 8006b6a:	1d3b      	adds	r3, r7, #4
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f000 f866 	bl	8006c3e <printMsg_impl>
        HAL_Delay(100);
 8006b72:	2064      	movs	r0, #100	@ 0x64
 8006b74:	f000 fc60 	bl	8007438 <HAL_Delay>
    while (1) {
 8006b78:	e7ca      	b.n	8006b10 <GyroscopeTest+0x1c>
}
 8006b7a:	3748      	adds	r7, #72	@ 0x48
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	20000784 	.word	0x20000784
 8006b84:	20000670 	.word	0x20000670
 8006b88:	080142b4 	.word	0x080142b4
 8006b8c:	080142d8 	.word	0x080142d8
 8006b90:	200004cf 	.word	0x200004cf
 8006b94:	080142f4 	.word	0x080142f4
 8006b98:	200004f0 	.word	0x200004f0
 8006b9c:	200004d0 	.word	0x200004d0
 8006ba0:	20000478 	.word	0x20000478
 8006ba4:	08014314 	.word	0x08014314

08006ba8 <setPrinterHandler>:
/* UART corrente                                      */
/* -------------------------------------------------- */
static UART_HandleTypeDef *current_printer;

void setPrinterHandler(UART_HandleTypeDef *huart)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
    if (huart != NULL) {
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d002      	beq.n	8006bbc <setPrinterHandler+0x14>
        current_printer = huart;
 8006bb6:	4a04      	ldr	r2, [pc, #16]	@ (8006bc8 <setPrinterHandler+0x20>)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6013      	str	r3, [r2, #0]
    }
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr
 8006bc8:	20000788 	.word	0x20000788

08006bcc <getPrinterHandler>:

UART_HandleTypeDef* getPrinterHandler(void) {
 8006bcc:	b480      	push	{r7}
 8006bce:	af00      	add	r7, sp, #0
    return current_printer; // O il nome della variabile statica usata in setPrinter
 8006bd0:	4b03      	ldr	r3, [pc, #12]	@ (8006be0 <getPrinterHandler+0x14>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	20000788 	.word	0x20000788

08006be4 <prv_tx_str>:

/* Utility interna: trasmette una stringa gi pronta */
static void prv_tx_str(const char *s)
{
 8006be4:	b590      	push	{r4, r7, lr}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d011      	beq.n	8006c16 <prv_tx_str+0x32>
    if (current_printer == NULL) return;
 8006bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8006c24 <prv_tx_str+0x40>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00f      	beq.n	8006c1a <prv_tx_str+0x36>

    HAL_UART_Transmit(current_printer, (uint8_t*)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 8006bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8006c24 <prv_tx_str+0x40>)
 8006bfc:	681c      	ldr	r4, [r3, #0]
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f7f9 fb5e 	bl	80002c0 <strlen>
 8006c04:	4603      	mov	r3, r0
 8006c06:	b29a      	uxth	r2, r3
 8006c08:	f04f 33ff 	mov.w	r3, #4294967295
 8006c0c:	6879      	ldr	r1, [r7, #4]
 8006c0e:	4620      	mov	r0, r4
 8006c10:	f006 fb5c 	bl	800d2cc <HAL_UART_Transmit>
 8006c14:	e002      	b.n	8006c1c <prv_tx_str+0x38>
    if (s == NULL) return;
 8006c16:	bf00      	nop
 8006c18:	e000      	b.n	8006c1c <prv_tx_str+0x38>
    if (current_printer == NULL) return;
 8006c1a:	bf00      	nop
}
 8006c1c:	370c      	adds	r7, #12
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd90      	pop	{r4, r7, pc}
 8006c22:	bf00      	nop
 8006c24:	20000788 	.word	0x20000788

08006c28 <uartPrint>:

/* -------------------------------------------------- */
/* Base / low-level                                   */
/* -------------------------------------------------- */
void uartPrint(const char *msg)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
    prv_tx_str(msg);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7ff ffd7 	bl	8006be4 <prv_tx_str>
}
 8006c36:	bf00      	nop
 8006c38:	3708      	adds	r7, #8
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <printMsg_impl>:

void printMsg_impl(const char *pData)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b082      	sub	sp, #8
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
    prv_tx_str(pData);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f7ff ffcc 	bl	8006be4 <prv_tx_str>
}
 8006c4c:	bf00      	nop
 8006c4e:	3708      	adds	r7, #8
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <clearScreen>:

void clearScreen(void)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	af00      	add	r7, sp, #0
    printMsg(CLRSCR);
 8006c58:	4802      	ldr	r0, [pc, #8]	@ (8006c64 <clearScreen+0x10>)
 8006c5a:	f7ff fff0 	bl	8006c3e <printMsg_impl>
}
 8006c5e:	bf00      	nop
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	08014334 	.word	0x08014334

08006c68 <printHeader>:

/* -------------------------------------------------- */
/* Strutture complesse (costruite con elementari)      */
/* -------------------------------------------------- */
void printHeader(const char *title)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
    printMsg(title);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff ffe4 	bl	8006c3e <printMsg_impl>
    printMsg("\r\n");
 8006c76:	4803      	ldr	r0, [pc, #12]	@ (8006c84 <printHeader+0x1c>)
 8006c78:	f7ff ffe1 	bl	8006c3e <printMsg_impl>
}
 8006c7c:	bf00      	nop
 8006c7e:	3708      	adds	r7, #8
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	0801447c 	.word	0x0801447c

08006c88 <printLabel>:

void printLabel(const char *label)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
    printMsg("  ");
 8006c90:	4806      	ldr	r0, [pc, #24]	@ (8006cac <printLabel+0x24>)
 8006c92:	f7ff ffd4 	bl	8006c3e <printMsg_impl>
    printMsg(label);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f7ff ffd1 	bl	8006c3e <printMsg_impl>
    printMsg(": ");
 8006c9c:	4804      	ldr	r0, [pc, #16]	@ (8006cb0 <printLabel+0x28>)
 8006c9e:	f7ff ffce 	bl	8006c3e <printMsg_impl>
}
 8006ca2:	bf00      	nop
 8006ca4:	3708      	adds	r7, #8
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	08014480 	.word	0x08014480
 8006cb0:	08014484 	.word	0x08014484

08006cb4 <printNewLine>:

void printNewLine(void)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	af00      	add	r7, sp, #0
    printMsg("\r\n");
 8006cb8:	4802      	ldr	r0, [pc, #8]	@ (8006cc4 <printNewLine+0x10>)
 8006cba:	f7ff ffc0 	bl	8006c3e <printMsg_impl>
}
 8006cbe:	bf00      	nop
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	0801447c 	.word	0x0801447c

08006cc8 <printMotorSpeeds>:

/* ---- LocalStateB1 ---- */
void printMotorSpeeds(const BUS_Speed *sp)
{
 8006cc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ccc:	b0aa      	sub	sp, #168	@ 0xa8
 8006cce:	af08      	add	r7, sp, #32
 8006cd0:	6078      	str	r0, [r7, #4]
    char msg[128];
    snprintf(msg, sizeof(msg),
             "  Speed: %.2f %.2f %.2f %.2f\r\n",
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
    snprintf(msg, sizeof(msg),
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7f9 fc5e 	bl	8000598 <__aeabi_f2d>
 8006cdc:	4604      	mov	r4, r0
 8006cde:	460d      	mov	r5, r1
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
    snprintf(msg, sizeof(msg),
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f7f9 fc57 	bl	8000598 <__aeabi_f2d>
 8006cea:	4680      	mov	r8, r0
 8006cec:	4689      	mov	r9, r1
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	689b      	ldr	r3, [r3, #8]
    snprintf(msg, sizeof(msg),
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7f9 fc50 	bl	8000598 <__aeabi_f2d>
 8006cf8:	4682      	mov	sl, r0
 8006cfa:	468b      	mov	fp, r1
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68db      	ldr	r3, [r3, #12]
    snprintf(msg, sizeof(msg),
 8006d00:	4618      	mov	r0, r3
 8006d02:	f7f9 fc49 	bl	8000598 <__aeabi_f2d>
 8006d06:	4602      	mov	r2, r0
 8006d08:	460b      	mov	r3, r1
 8006d0a:	f107 0008 	add.w	r0, r7, #8
 8006d0e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006d12:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8006d16:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006d1a:	e9cd 4500 	strd	r4, r5, [sp]
 8006d1e:	4a07      	ldr	r2, [pc, #28]	@ (8006d3c <printMotorSpeeds+0x74>)
 8006d20:	2180      	movs	r1, #128	@ 0x80
 8006d22:	f009 fdfb 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006d26:	f107 0308 	add.w	r3, r7, #8
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7ff ff7c 	bl	8006c28 <uartPrint>
}
 8006d30:	bf00      	nop
 8006d32:	3788      	adds	r7, #136	@ 0x88
 8006d34:	46bd      	mov	sp, r7
 8006d36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d3a:	bf00      	nop
 8006d3c:	08014488 	.word	0x08014488

08006d40 <printTemperature>:

void printTemperature(float t)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b094      	sub	sp, #80	@ 0x50
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[64];
    snprintf(msg, sizeof(msg), "  Temperature: %.2f C\r\n", (double)t);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7f9 fc24 	bl	8000598 <__aeabi_f2d>
 8006d50:	4602      	mov	r2, r0
 8006d52:	460b      	mov	r3, r1
 8006d54:	f107 0008 	add.w	r0, r7, #8
 8006d58:	e9cd 2300 	strd	r2, r3, [sp]
 8006d5c:	4a06      	ldr	r2, [pc, #24]	@ (8006d78 <printTemperature+0x38>)
 8006d5e:	2140      	movs	r1, #64	@ 0x40
 8006d60:	f009 fddc 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006d64:	f107 0308 	add.w	r3, r7, #8
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f7ff ff5d 	bl	8006c28 <uartPrint>
}
 8006d6e:	bf00      	nop
 8006d70:	3748      	adds	r7, #72	@ 0x48
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	080144a8 	.word	0x080144a8

08006d7c <printBattery>:

void printBattery(float b)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b094      	sub	sp, #80	@ 0x50
 8006d80:	af02      	add	r7, sp, #8
 8006d82:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[64];
    snprintf(msg, sizeof(msg), "  Battery: %.2f %%\r\n", (double)b);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7f9 fc06 	bl	8000598 <__aeabi_f2d>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	460b      	mov	r3, r1
 8006d90:	f107 0008 	add.w	r0, r7, #8
 8006d94:	e9cd 2300 	strd	r2, r3, [sp]
 8006d98:	4a06      	ldr	r2, [pc, #24]	@ (8006db4 <printBattery+0x38>)
 8006d9a:	2140      	movs	r1, #64	@ 0x40
 8006d9c:	f009 fdbe 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006da0:	f107 0308 	add.w	r3, r7, #8
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7ff ff3f 	bl	8006c28 <uartPrint>
}
 8006daa:	bf00      	nop
 8006dac:	3748      	adds	r7, #72	@ 0x48
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	080144c0 	.word	0x080144c0

08006db8 <printLocalStateB1>:

void printLocalStateB1(const BUS_LocalStateB1 *s)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d015      	beq.n	8006df2 <printLocalStateB1+0x3a>

    printHeader("LocalStateB1");
 8006dc6:	480d      	ldr	r0, [pc, #52]	@ (8006dfc <printLocalStateB1+0x44>)
 8006dc8:	f7ff ff4e 	bl	8006c68 <printHeader>
    printMotorSpeeds(&s->speed);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff ff7a 	bl	8006cc8 <printMotorSpeeds>
    printTemperature(s->temperature);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	edd3 7a04 	vldr	s15, [r3, #16]
 8006dda:	eeb0 0a67 	vmov.f32	s0, s15
 8006dde:	f7ff ffaf 	bl	8006d40 <printTemperature>
    printBattery(s->batteryLevel);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	edd3 7a05 	vldr	s15, [r3, #20]
 8006de8:	eeb0 0a67 	vmov.f32	s0, s15
 8006dec:	f7ff ffc6 	bl	8006d7c <printBattery>
 8006df0:	e000      	b.n	8006df4 <printLocalStateB1+0x3c>
    if (s == NULL) return;
 8006df2:	bf00      	nop
}
 8006df4:	3708      	adds	r7, #8
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	080144d8 	.word	0x080144d8

08006e00 <printSonar>:

/* ---- LocalStateB2 ---- */
void printSonar(const BUS_Sonar *sn)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b09c      	sub	sp, #112	@ 0x70
 8006e04:	af02      	add	r7, sp, #8
 8006e06:	6078      	str	r0, [r7, #4]
    char msg[96];
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
             sn->left, sn->front, sn->right);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	881b      	ldrh	r3, [r3, #0]
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
 8006e0c:	4619      	mov	r1, r3
             sn->left, sn->front, sn->right);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	885b      	ldrh	r3, [r3, #2]
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
 8006e12:	461a      	mov	r2, r3
             sn->left, sn->front, sn->right);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	889b      	ldrh	r3, [r3, #4]
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
 8006e18:	f107 0008 	add.w	r0, r7, #8
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	9200      	str	r2, [sp, #0]
 8006e20:	460b      	mov	r3, r1
 8006e22:	4a06      	ldr	r2, [pc, #24]	@ (8006e3c <printSonar+0x3c>)
 8006e24:	2160      	movs	r1, #96	@ 0x60
 8006e26:	f009 fd79 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006e2a:	f107 0308 	add.w	r3, r7, #8
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7ff fefa 	bl	8006c28 <uartPrint>
}
 8006e34:	bf00      	nop
 8006e36:	3768      	adds	r7, #104	@ 0x68
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	080144e8 	.word	0x080144e8

08006e40 <printGyroscope>:

void printGyroscope(float g)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b094      	sub	sp, #80	@ 0x50
 8006e44:	af02      	add	r7, sp, #8
 8006e46:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[64];
    snprintf(msg, sizeof(msg), "  Gyroscope: %.2f\r\n", (double)g);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7f9 fba4 	bl	8000598 <__aeabi_f2d>
 8006e50:	4602      	mov	r2, r0
 8006e52:	460b      	mov	r3, r1
 8006e54:	f107 0008 	add.w	r0, r7, #8
 8006e58:	e9cd 2300 	strd	r2, r3, [sp]
 8006e5c:	4a06      	ldr	r2, [pc, #24]	@ (8006e78 <printGyroscope+0x38>)
 8006e5e:	2140      	movs	r1, #64	@ 0x40
 8006e60:	f009 fd5c 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006e64:	f107 0308 	add.w	r3, r7, #8
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7ff fedd 	bl	8006c28 <uartPrint>
}
 8006e6e:	bf00      	nop
 8006e70:	3748      	adds	r7, #72	@ 0x48
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	08014504 	.word	0x08014504

08006e7c <printRemoteController>:

void printRemoteController(const BUS_RemoteController *rc)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b0a4      	sub	sp, #144	@ 0x90
 8006e80:	af02      	add	r7, sp, #8
 8006e82:	6078      	str	r0, [r7, #4]
    char msg[128];
    snprintf(msg, sizeof(msg),
             "  RemoteController: x_lever=%d y_lever=%d buttons=%d\r\n",
             rc->x_lever, rc->y_lever, rc->buttons);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f9b3 3000 	ldrsh.w	r3, [r3]
    snprintf(msg, sizeof(msg),
 8006e8a:	4619      	mov	r1, r3
             rc->x_lever, rc->y_lever, rc->buttons);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    snprintf(msg, sizeof(msg),
 8006e92:	461a      	mov	r2, r3
             rc->x_lever, rc->y_lever, rc->buttons);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	889b      	ldrh	r3, [r3, #4]
    snprintf(msg, sizeof(msg),
 8006e98:	f107 0008 	add.w	r0, r7, #8
 8006e9c:	9301      	str	r3, [sp, #4]
 8006e9e:	9200      	str	r2, [sp, #0]
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	4a06      	ldr	r2, [pc, #24]	@ (8006ebc <printRemoteController+0x40>)
 8006ea4:	2180      	movs	r1, #128	@ 0x80
 8006ea6:	f009 fd39 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006eaa:	f107 0308 	add.w	r3, r7, #8
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f7ff feba 	bl	8006c28 <uartPrint>
}
 8006eb4:	bf00      	nop
 8006eb6:	3788      	adds	r7, #136	@ 0x88
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	08014518 	.word	0x08014518

08006ec0 <printLocalStateB2>:

void printLocalStateB2(const BUS_LocalStateB2 *s)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d013      	beq.n	8006ef6 <printLocalStateB2+0x36>

    printHeader("LocalStateB2");
 8006ece:	480c      	ldr	r0, [pc, #48]	@ (8006f00 <printLocalStateB2+0x40>)
 8006ed0:	f7ff feca 	bl	8006c68 <printHeader>
    printSonar(&s->sonar);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7ff ff92 	bl	8006e00 <printSonar>
    printGyroscope(s->gyroscope);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	edd3 7a02 	vldr	s15, [r3, #8]
 8006ee2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ee6:	f7ff ffab 	bl	8006e40 <printGyroscope>
    printRemoteController(&s->remoteController);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	330c      	adds	r3, #12
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7ff ffc4 	bl	8006e7c <printRemoteController>
 8006ef4:	e000      	b.n	8006ef8 <printLocalStateB2+0x38>
    if (s == NULL) return;
 8006ef6:	bf00      	nop
}
 8006ef8:	3708      	adds	r7, #8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	08014550 	.word	0x08014550

08006f04 <printGlobalState>:

/* ---- GlobalState ---- */
void printGlobalState(const BUS_GlobalState *g)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b082      	sub	sp, #8
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
    if (g == NULL) return;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00c      	beq.n	8006f2c <printGlobalState+0x28>

    printHeader("GlobalState");
 8006f12:	4808      	ldr	r0, [pc, #32]	@ (8006f34 <printGlobalState+0x30>)
 8006f14:	f7ff fea8 	bl	8006c68 <printHeader>
    printLocalStateB1(&g->localStateB1);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7ff ff4c 	bl	8006db8 <printLocalStateB1>
    printLocalStateB2(&g->localStateB2);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	3318      	adds	r3, #24
 8006f24:	4618      	mov	r0, r3
 8006f26:	f7ff ffcb 	bl	8006ec0 <printLocalStateB2>
 8006f2a:	e000      	b.n	8006f2e <printGlobalState+0x2a>
    if (g == NULL) return;
 8006f2c:	bf00      	nop
}
 8006f2e:	3708      	adds	r7, #8
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	08014560 	.word	0x08014560

08006f38 <printSetPoint>:
    printInt(v);
    printNewLine();
}

void printSetPoint(const BUS_SetPoint *sp)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b09c      	sub	sp, #112	@ 0x70
 8006f3c:	af02      	add	r7, sp, #8
 8006f3e:	6078      	str	r0, [r7, #4]
    char msg[96];
    snprintf(msg, sizeof(msg), "  setPoint(Left)=%.3f\r\n", (double)sp->leftAxis);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7f9 fb27 	bl	8000598 <__aeabi_f2d>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	f107 0008 	add.w	r0, r7, #8
 8006f52:	e9cd 2300 	strd	r2, r3, [sp]
 8006f56:	4a10      	ldr	r2, [pc, #64]	@ (8006f98 <printSetPoint+0x60>)
 8006f58:	2160      	movs	r1, #96	@ 0x60
 8006f5a:	f009 fcdf 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006f5e:	f107 0308 	add.w	r3, r7, #8
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7ff fe60 	bl	8006c28 <uartPrint>
    snprintf(msg, sizeof(msg), "  setPoint(Right)=%.3f\r\n", (double)sp->rightAxis);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7f9 fb13 	bl	8000598 <__aeabi_f2d>
 8006f72:	4602      	mov	r2, r0
 8006f74:	460b      	mov	r3, r1
 8006f76:	f107 0008 	add.w	r0, r7, #8
 8006f7a:	e9cd 2300 	strd	r2, r3, [sp]
 8006f7e:	4a07      	ldr	r2, [pc, #28]	@ (8006f9c <printSetPoint+0x64>)
 8006f80:	2160      	movs	r1, #96	@ 0x60
 8006f82:	f009 fccb 	bl	801091c <sniprintf>
    uartPrint(msg);
 8006f86:	f107 0308 	add.w	r3, r7, #8
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7ff fe4c 	bl	8006c28 <uartPrint>
}
 8006f90:	bf00      	nop
 8006f92:	3768      	adds	r7, #104	@ 0x68
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	0801456c 	.word	0x0801456c
 8006f9c:	08014584 	.word	0x08014584

08006fa0 <getStatusWhiteLedName>:

static const char* getStatusWhiteLedName(ENUM_StatusWhiteLed v) {
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006faa:	79fb      	ldrb	r3, [r7, #7]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <getStatusWhiteLedName+0x16>
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d002      	beq.n	8006fba <getStatusWhiteLedName+0x1a>
 8006fb4:	e003      	b.n	8006fbe <getStatusWhiteLedName+0x1e>
        case WHITE_OFF: return "WHITE_OFF";
 8006fb6:	4b05      	ldr	r3, [pc, #20]	@ (8006fcc <getStatusWhiteLedName+0x2c>)
 8006fb8:	e002      	b.n	8006fc0 <getStatusWhiteLedName+0x20>
        case WHITE_ON: return "WHITE_ON";
 8006fba:	4b05      	ldr	r3, [pc, #20]	@ (8006fd0 <getStatusWhiteLedName+0x30>)
 8006fbc:	e000      	b.n	8006fc0 <getStatusWhiteLedName+0x20>
        default: return "UNKNOWN";
 8006fbe:	4b05      	ldr	r3, [pc, #20]	@ (8006fd4 <getStatusWhiteLedName+0x34>)
    }
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr
 8006fcc:	080145a0 	.word	0x080145a0
 8006fd0:	080145ac 	.word	0x080145ac
 8006fd4:	080145b8 	.word	0x080145b8

08006fd8 <getStatusRedLedName>:

static const char* getStatusRedLedName(ENUM_StatusRedLed v) {
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	4603      	mov	r3, r0
 8006fe0:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006fe2:	79fb      	ldrb	r3, [r7, #7]
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d00a      	beq.n	8006ffe <getStatusRedLedName+0x26>
 8006fe8:	2b02      	cmp	r3, #2
 8006fea:	dc0a      	bgt.n	8007002 <getStatusRedLedName+0x2a>
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d002      	beq.n	8006ff6 <getStatusRedLedName+0x1e>
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d002      	beq.n	8006ffa <getStatusRedLedName+0x22>
 8006ff4:	e005      	b.n	8007002 <getStatusRedLedName+0x2a>
        case RED_OFF: return "RED_OFF";
 8006ff6:	4b06      	ldr	r3, [pc, #24]	@ (8007010 <getStatusRedLedName+0x38>)
 8006ff8:	e004      	b.n	8007004 <getStatusRedLedName+0x2c>
        case RED_BLINKING: return "RED_BLINKING";
 8006ffa:	4b06      	ldr	r3, [pc, #24]	@ (8007014 <getStatusRedLedName+0x3c>)
 8006ffc:	e002      	b.n	8007004 <getStatusRedLedName+0x2c>
        case RED_ON: return "RED_ON";
 8006ffe:	4b06      	ldr	r3, [pc, #24]	@ (8007018 <getStatusRedLedName+0x40>)
 8007000:	e000      	b.n	8007004 <getStatusRedLedName+0x2c>
        default: return "UNKNOWN";
 8007002:	4b06      	ldr	r3, [pc, #24]	@ (800701c <getStatusRedLedName+0x44>)
    }
}
 8007004:	4618      	mov	r0, r3
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr
 8007010:	080145c0 	.word	0x080145c0
 8007014:	080145c8 	.word	0x080145c8
 8007018:	080145d8 	.word	0x080145d8
 800701c:	080145b8 	.word	0x080145b8

08007020 <printLeds>:

void printLeds(const BUS_Leds *leds)
{
 8007020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007022:	b0c7      	sub	sp, #284	@ 0x11c
 8007024:	af04      	add	r7, sp, #16
 8007026:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800702a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800702e:	6018      	str	r0, [r3, #0]
    char msg[256];
    snprintf(msg, sizeof(msg),
             "  Leds: White[L=%s R=%s] Red[L=%s R=%s]\r\n",
             getStatusWhiteLedName(leds->white.left),
 8007030:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007034:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	781b      	ldrb	r3, [r3, #0]
    snprintf(msg, sizeof(msg),
 800703c:	4618      	mov	r0, r3
 800703e:	f7ff ffaf 	bl	8006fa0 <getStatusWhiteLedName>
 8007042:	4606      	mov	r6, r0
             getStatusWhiteLedName(leds->white.right),
 8007044:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007048:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	785b      	ldrb	r3, [r3, #1]
    snprintf(msg, sizeof(msg),
 8007050:	4618      	mov	r0, r3
 8007052:	f7ff ffa5 	bl	8006fa0 <getStatusWhiteLedName>
 8007056:	4604      	mov	r4, r0
             getStatusRedLedName(leds->red.left),
 8007058:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800705c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	789b      	ldrb	r3, [r3, #2]
    snprintf(msg, sizeof(msg),
 8007064:	4618      	mov	r0, r3
 8007066:	f7ff ffb7 	bl	8006fd8 <getStatusRedLedName>
 800706a:	4605      	mov	r5, r0
             getStatusRedLedName(leds->red.right));
 800706c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007070:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	78db      	ldrb	r3, [r3, #3]
    snprintf(msg, sizeof(msg),
 8007078:	4618      	mov	r0, r3
 800707a:	f7ff ffad 	bl	8006fd8 <getStatusRedLedName>
 800707e:	4603      	mov	r3, r0
 8007080:	f107 0008 	add.w	r0, r7, #8
 8007084:	9302      	str	r3, [sp, #8]
 8007086:	9501      	str	r5, [sp, #4]
 8007088:	9400      	str	r4, [sp, #0]
 800708a:	4633      	mov	r3, r6
 800708c:	4a07      	ldr	r2, [pc, #28]	@ (80070ac <printLeds+0x8c>)
 800708e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007092:	f009 fc43 	bl	801091c <sniprintf>
    uartPrint(msg);
 8007096:	f107 0308 	add.w	r3, r7, #8
 800709a:	4618      	mov	r0, r3
 800709c:	f7ff fdc4 	bl	8006c28 <uartPrint>
}
 80070a0:	bf00      	nop
 80070a2:	f507 7786 	add.w	r7, r7, #268	@ 0x10c
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070aa:	bf00      	nop
 80070ac:	080145e0 	.word	0x080145e0

080070b0 <getActuatorName>:

static const char* getActuatorName(ENUM_Actuator v) {
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 80070ba:	79fb      	ldrb	r3, [r7, #7]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <getActuatorName+0x16>
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d002      	beq.n	80070ca <getActuatorName+0x1a>
 80070c4:	e003      	b.n	80070ce <getActuatorName+0x1e>
        case BOARD1: return "BOARD1";
 80070c6:	4b05      	ldr	r3, [pc, #20]	@ (80070dc <getActuatorName+0x2c>)
 80070c8:	e002      	b.n	80070d0 <getActuatorName+0x20>
        case BOARD2: return "BOARD2";
 80070ca:	4b05      	ldr	r3, [pc, #20]	@ (80070e0 <getActuatorName+0x30>)
 80070cc:	e000      	b.n	80070d0 <getActuatorName+0x20>
        default: return "UNKNOWN";
 80070ce:	4b05      	ldr	r3, [pc, #20]	@ (80070e4 <getActuatorName+0x34>)
    }
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	0801460c 	.word	0x0801460c
 80070e0:	08014614 	.word	0x08014614
 80070e4:	080145b8 	.word	0x080145b8

080070e8 <getUserActionName>:

static const char* getUserActionName(ENUM_UserAction v) {
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	4603      	mov	r3, r0
 80070f0:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 80070f2:	79fb      	ldrb	r3, [r7, #7]
 80070f4:	2b06      	cmp	r3, #6
 80070f6:	d81f      	bhi.n	8007138 <getUserActionName+0x50>
 80070f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007100 <getUserActionName+0x18>)
 80070fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fe:	bf00      	nop
 8007100:	0800711d 	.word	0x0800711d
 8007104:	08007121 	.word	0x08007121
 8007108:	08007125 	.word	0x08007125
 800710c:	08007129 	.word	0x08007129
 8007110:	0800712d 	.word	0x0800712d
 8007114:	08007131 	.word	0x08007131
 8007118:	08007135 	.word	0x08007135
        case UA_NONE: return "UA_NONE";
 800711c:	4b0a      	ldr	r3, [pc, #40]	@ (8007148 <getUserActionName+0x60>)
 800711e:	e00c      	b.n	800713a <getUserActionName+0x52>
        case UA_FORWARD: return "UA_FORWARD";
 8007120:	4b0a      	ldr	r3, [pc, #40]	@ (800714c <getUserActionName+0x64>)
 8007122:	e00a      	b.n	800713a <getUserActionName+0x52>
        case UA_ROTATE_LEFT: return "UA_ROTATE_LEFT";
 8007124:	4b0a      	ldr	r3, [pc, #40]	@ (8007150 <getUserActionName+0x68>)
 8007126:	e008      	b.n	800713a <getUserActionName+0x52>
        case UA_ROTATE_RIGHT: return "UA_ROTATE_RIGHT";
 8007128:	4b0a      	ldr	r3, [pc, #40]	@ (8007154 <getUserActionName+0x6c>)
 800712a:	e006      	b.n	800713a <getUserActionName+0x52>
        case UA_BACKWARD: return "UA_BACKWARD";
 800712c:	4b0a      	ldr	r3, [pc, #40]	@ (8007158 <getUserActionName+0x70>)
 800712e:	e004      	b.n	800713a <getUserActionName+0x52>
        case UA_BRAKING_HARD: return "UA_BRAKING_HARD";
 8007130:	4b0a      	ldr	r3, [pc, #40]	@ (800715c <getUserActionName+0x74>)
 8007132:	e002      	b.n	800713a <getUserActionName+0x52>
        case UA_BRAKING_SMOOTH: return "UA_BRAKING_SMOOTH";
 8007134:	4b0a      	ldr	r3, [pc, #40]	@ (8007160 <getUserActionName+0x78>)
 8007136:	e000      	b.n	800713a <getUserActionName+0x52>
        default: return "UNKNOWN";
 8007138:	4b0a      	ldr	r3, [pc, #40]	@ (8007164 <getUserActionName+0x7c>)
    }
}
 800713a:	4618      	mov	r0, r3
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	0801461c 	.word	0x0801461c
 800714c:	08014624 	.word	0x08014624
 8007150:	08014630 	.word	0x08014630
 8007154:	08014640 	.word	0x08014640
 8007158:	08014650 	.word	0x08014650
 800715c:	0801465c 	.word	0x0801465c
 8007160:	0801466c 	.word	0x0801466c
 8007164:	080145b8 	.word	0x080145b8

08007168 <getRoverActionName>:

static const char* getRoverActionName(ENUM_RoverAction v) {
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	4603      	mov	r3, r0
 8007170:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8007172:	79fb      	ldrb	r3, [r7, #7]
 8007174:	2b06      	cmp	r3, #6
 8007176:	d81d      	bhi.n	80071b4 <getRoverActionName+0x4c>
 8007178:	a201      	add	r2, pc, #4	@ (adr r2, 8007180 <getRoverActionName+0x18>)
 800717a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800717e:	bf00      	nop
 8007180:	0800719d 	.word	0x0800719d
 8007184:	080071a1 	.word	0x080071a1
 8007188:	080071a5 	.word	0x080071a5
 800718c:	080071a9 	.word	0x080071a9
 8007190:	080071b5 	.word	0x080071b5
 8007194:	080071ad 	.word	0x080071ad
 8007198:	080071b1 	.word	0x080071b1
        case RA_IDLE: return "RA_IDLE";
 800719c:	4b09      	ldr	r3, [pc, #36]	@ (80071c4 <getRoverActionName+0x5c>)
 800719e:	e00a      	b.n	80071b6 <getRoverActionName+0x4e>
        case RA_FORWARD: return "RA_FORWARD";
 80071a0:	4b09      	ldr	r3, [pc, #36]	@ (80071c8 <getRoverActionName+0x60>)
 80071a2:	e008      	b.n	80071b6 <getRoverActionName+0x4e>
        case RA_ROTATE_LEFT: return "RA_ROTATE_LEFT";
 80071a4:	4b09      	ldr	r3, [pc, #36]	@ (80071cc <getRoverActionName+0x64>)
 80071a6:	e006      	b.n	80071b6 <getRoverActionName+0x4e>
        case RA_ROTATE_RIGHT: return "RA_ROTATE_RIGHT";
 80071a8:	4b09      	ldr	r3, [pc, #36]	@ (80071d0 <getRoverActionName+0x68>)
 80071aa:	e004      	b.n	80071b6 <getRoverActionName+0x4e>
        case RA_BRAKING_HARD: return "RA_BRAKING_HARD";
 80071ac:	4b09      	ldr	r3, [pc, #36]	@ (80071d4 <getRoverActionName+0x6c>)
 80071ae:	e002      	b.n	80071b6 <getRoverActionName+0x4e>
        case RA_BRAKING_SMOOTH: return "RA_BRAKING_SMOOTH";
 80071b0:	4b09      	ldr	r3, [pc, #36]	@ (80071d8 <getRoverActionName+0x70>)
 80071b2:	e000      	b.n	80071b6 <getRoverActionName+0x4e>
        default: return "UNKNOWN";
 80071b4:	4b09      	ldr	r3, [pc, #36]	@ (80071dc <getRoverActionName+0x74>)
    }
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	08014680 	.word	0x08014680
 80071c8:	08014688 	.word	0x08014688
 80071cc:	08014694 	.word	0x08014694
 80071d0:	080146a4 	.word	0x080146a4
 80071d4:	080146b4 	.word	0x080146b4
 80071d8:	080146c4 	.word	0x080146c4
 80071dc:	080145b8 	.word	0x080145b8

080071e0 <getSafeActionName>:

static const char* getSafeActionName(ENUM_SafeAction v) {
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	4603      	mov	r3, r0
 80071e8:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 80071ea:	79fb      	ldrb	r3, [r7, #7]
 80071ec:	2b04      	cmp	r3, #4
 80071ee:	d817      	bhi.n	8007220 <getSafeActionName+0x40>
 80071f0:	a201      	add	r2, pc, #4	@ (adr r2, 80071f8 <getSafeActionName+0x18>)
 80071f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f6:	bf00      	nop
 80071f8:	0800720d 	.word	0x0800720d
 80071fc:	08007211 	.word	0x08007211
 8007200:	08007215 	.word	0x08007215
 8007204:	08007219 	.word	0x08007219
 8007208:	0800721d 	.word	0x0800721d
        case SA_NONE: return "SA_NONE";
 800720c:	4b08      	ldr	r3, [pc, #32]	@ (8007230 <getSafeActionName+0x50>)
 800720e:	e008      	b.n	8007222 <getSafeActionName+0x42>
        case SA_SWERVE_LEFT: return "SA_SWERVE_LEFT";
 8007210:	4b08      	ldr	r3, [pc, #32]	@ (8007234 <getSafeActionName+0x54>)
 8007212:	e006      	b.n	8007222 <getSafeActionName+0x42>
        case SA_SWERVE_RIGHT: return "SA_SWERVE_RIGHT";
 8007214:	4b08      	ldr	r3, [pc, #32]	@ (8007238 <getSafeActionName+0x58>)
 8007216:	e004      	b.n	8007222 <getSafeActionName+0x42>
        case SA_BRAKING_HARD: return "SA_BRAKING_HARD";
 8007218:	4b08      	ldr	r3, [pc, #32]	@ (800723c <getSafeActionName+0x5c>)
 800721a:	e002      	b.n	8007222 <getSafeActionName+0x42>
        case SA_BRAKING_SMOOTH: return "SA_BRAKING_SMOOTH";
 800721c:	4b08      	ldr	r3, [pc, #32]	@ (8007240 <getSafeActionName+0x60>)
 800721e:	e000      	b.n	8007222 <getSafeActionName+0x42>
        default: return "UNKNOWN";
 8007220:	4b08      	ldr	r3, [pc, #32]	@ (8007244 <getSafeActionName+0x64>)
    }
}
 8007222:	4618      	mov	r0, r3
 8007224:	370c      	adds	r7, #12
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	080146d8 	.word	0x080146d8
 8007234:	080146e0 	.word	0x080146e0
 8007238:	080146f0 	.word	0x080146f0
 800723c:	08014700 	.word	0x08014700
 8007240:	08014710 	.word	0x08014710
 8007244:	080145b8 	.word	0x080145b8

08007248 <printEnumLineStr>:

static void printEnumLineStr(const char *label, const char *v)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
    printLabel(label);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f7ff fd18 	bl	8006c88 <printLabel>
    uartPrint(v);
 8007258:	6838      	ldr	r0, [r7, #0]
 800725a:	f7ff fce5 	bl	8006c28 <uartPrint>
    printNewLine();
 800725e:	f7ff fd29 	bl	8006cb4 <printNewLine>
}
 8007262:	bf00      	nop
 8007264:	3708      	adds	r7, #8
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
	...

0800726c <printDecision>:

void printDecision(const BUS_Decision *d)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d035      	beq.n	80072e6 <printDecision+0x7a>

    printHeader("Decision");
 800727a:	481d      	ldr	r0, [pc, #116]	@ (80072f0 <printDecision+0x84>)
 800727c:	f7ff fcf4 	bl	8006c68 <printHeader>

    printEnumLineStr("actuator",    getActuatorName(d->actuator));
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	4618      	mov	r0, r3
 8007286:	f7ff ff13 	bl	80070b0 <getActuatorName>
 800728a:	4603      	mov	r3, r0
 800728c:	4619      	mov	r1, r3
 800728e:	4819      	ldr	r0, [pc, #100]	@ (80072f4 <printDecision+0x88>)
 8007290:	f7ff ffda 	bl	8007248 <printEnumLineStr>
    printEnumLineStr("userAction",  getUserActionName(d->userAction));
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	785b      	ldrb	r3, [r3, #1]
 8007298:	4618      	mov	r0, r3
 800729a:	f7ff ff25 	bl	80070e8 <getUserActionName>
 800729e:	4603      	mov	r3, r0
 80072a0:	4619      	mov	r1, r3
 80072a2:	4815      	ldr	r0, [pc, #84]	@ (80072f8 <printDecision+0x8c>)
 80072a4:	f7ff ffd0 	bl	8007248 <printEnumLineStr>
    printEnumLineStr("roverAction", getRoverActionName(d->roverAction));
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	789b      	ldrb	r3, [r3, #2]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff ff5b 	bl	8007168 <getRoverActionName>
 80072b2:	4603      	mov	r3, r0
 80072b4:	4619      	mov	r1, r3
 80072b6:	4811      	ldr	r0, [pc, #68]	@ (80072fc <printDecision+0x90>)
 80072b8:	f7ff ffc6 	bl	8007248 <printEnumLineStr>
    printEnumLineStr("safeAction",  getSafeActionName(d->safeAction));
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	78db      	ldrb	r3, [r3, #3]
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7ff ff8d 	bl	80071e0 <getSafeActionName>
 80072c6:	4603      	mov	r3, r0
 80072c8:	4619      	mov	r1, r3
 80072ca:	480d      	ldr	r0, [pc, #52]	@ (8007300 <printDecision+0x94>)
 80072cc:	f7ff ffbc 	bl	8007248 <printEnumLineStr>

    printSetPoint(&d->setPoint);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	3304      	adds	r3, #4
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7ff fe2f 	bl	8006f38 <printSetPoint>
    printLeds(&d->leds);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	330c      	adds	r3, #12
 80072de:	4618      	mov	r0, r3
 80072e0:	f7ff fe9e 	bl	8007020 <printLeds>
 80072e4:	e000      	b.n	80072e8 <printDecision+0x7c>
    if (d == NULL) return;
 80072e6:	bf00      	nop
}
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	08014724 	.word	0x08014724
 80072f4:	08014730 	.word	0x08014730
 80072f8:	0801473c 	.word	0x0801473c
 80072fc:	08014748 	.word	0x08014748
 8007300:	08014754 	.word	0x08014754

08007304 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007304:	480d      	ldr	r0, [pc, #52]	@ (800733c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007306:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007308:	f7fe fb58 	bl	80059bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800730c:	480c      	ldr	r0, [pc, #48]	@ (8007340 <LoopForever+0x6>)
  ldr r1, =_edata
 800730e:	490d      	ldr	r1, [pc, #52]	@ (8007344 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007310:	4a0d      	ldr	r2, [pc, #52]	@ (8007348 <LoopForever+0xe>)
  movs r3, #0
 8007312:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007314:	e002      	b.n	800731c <LoopCopyDataInit>

08007316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800731a:	3304      	adds	r3, #4

0800731c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800731c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800731e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007320:	d3f9      	bcc.n	8007316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007322:	4a0a      	ldr	r2, [pc, #40]	@ (800734c <LoopForever+0x12>)
  ldr r4, =_ebss
 8007324:	4c0a      	ldr	r4, [pc, #40]	@ (8007350 <LoopForever+0x16>)
  movs r3, #0
 8007326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007328:	e001      	b.n	800732e <LoopFillZerobss>

0800732a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800732a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800732c:	3204      	adds	r2, #4

0800732e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800732e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007330:	d3fb      	bcc.n	800732a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007332:	f009 fbe7 	bl	8010b04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007336:	f7fd ff95 	bl	8005264 <main>

0800733a <LoopForever>:

LoopForever:
    b LoopForever
 800733a:	e7fe      	b.n	800733a <LoopForever>
  ldr   r0, =_estack
 800733c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007344:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8007348:	08014bdc 	.word	0x08014bdc
  ldr r2, =_sbss
 800734c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8007350:	200008dc 	.word	0x200008dc

08007354 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007354:	e7fe      	b.n	8007354 <ADC1_2_IRQHandler>

08007356 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b082      	sub	sp, #8
 800735a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800735c:	2300      	movs	r3, #0
 800735e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007360:	2003      	movs	r0, #3
 8007362:	f000 f95b 	bl	800761c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007366:	200f      	movs	r0, #15
 8007368:	f000 f80e 	bl	8007388 <HAL_InitTick>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d002      	beq.n	8007378 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	71fb      	strb	r3, [r7, #7]
 8007376:	e001      	b.n	800737c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007378:	f7fe f9b6 	bl	80056e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800737c:	79fb      	ldrb	r3, [r7, #7]

}
 800737e:	4618      	mov	r0, r3
 8007380:	3708      	adds	r7, #8
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
	...

08007388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007394:	4b16      	ldr	r3, [pc, #88]	@ (80073f0 <HAL_InitTick+0x68>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d022      	beq.n	80073e2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800739c:	4b15      	ldr	r3, [pc, #84]	@ (80073f4 <HAL_InitTick+0x6c>)
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	4b13      	ldr	r3, [pc, #76]	@ (80073f0 <HAL_InitTick+0x68>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80073a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80073ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b0:	4618      	mov	r0, r3
 80073b2:	f000 f966 	bl	8007682 <HAL_SYSTICK_Config>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d10f      	bne.n	80073dc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2b0f      	cmp	r3, #15
 80073c0:	d809      	bhi.n	80073d6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80073c2:	2200      	movs	r2, #0
 80073c4:	6879      	ldr	r1, [r7, #4]
 80073c6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ca:	f000 f932 	bl	8007632 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80073ce:	4a0a      	ldr	r2, [pc, #40]	@ (80073f8 <HAL_InitTick+0x70>)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6013      	str	r3, [r2, #0]
 80073d4:	e007      	b.n	80073e6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	73fb      	strb	r3, [r7, #15]
 80073da:	e004      	b.n	80073e6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	73fb      	strb	r3, [r7, #15]
 80073e0:	e001      	b.n	80073e6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80073e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3710      	adds	r7, #16
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}
 80073f0:	20000010 	.word	0x20000010
 80073f4:	20000008 	.word	0x20000008
 80073f8:	2000000c 	.word	0x2000000c

080073fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80073fc:	b480      	push	{r7}
 80073fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007400:	4b05      	ldr	r3, [pc, #20]	@ (8007418 <HAL_IncTick+0x1c>)
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	4b05      	ldr	r3, [pc, #20]	@ (800741c <HAL_IncTick+0x20>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4413      	add	r3, r2
 800740a:	4a03      	ldr	r2, [pc, #12]	@ (8007418 <HAL_IncTick+0x1c>)
 800740c:	6013      	str	r3, [r2, #0]
}
 800740e:	bf00      	nop
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr
 8007418:	2000078c 	.word	0x2000078c
 800741c:	20000010 	.word	0x20000010

08007420 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007420:	b480      	push	{r7}
 8007422:	af00      	add	r7, sp, #0
  return uwTick;
 8007424:	4b03      	ldr	r3, [pc, #12]	@ (8007434 <HAL_GetTick+0x14>)
 8007426:	681b      	ldr	r3, [r3, #0]
}
 8007428:	4618      	mov	r0, r3
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	2000078c 	.word	0x2000078c

08007438 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007440:	f7ff ffee 	bl	8007420 <HAL_GetTick>
 8007444:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007450:	d004      	beq.n	800745c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007452:	4b09      	ldr	r3, [pc, #36]	@ (8007478 <HAL_Delay+0x40>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	4413      	add	r3, r2
 800745a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800745c:	bf00      	nop
 800745e:	f7ff ffdf 	bl	8007420 <HAL_GetTick>
 8007462:	4602      	mov	r2, r0
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	1ad3      	subs	r3, r2, r3
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	429a      	cmp	r2, r3
 800746c:	d8f7      	bhi.n	800745e <HAL_Delay+0x26>
  {
  }
}
 800746e:	bf00      	nop
 8007470:	bf00      	nop
 8007472:	3710      	adds	r7, #16
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	20000010 	.word	0x20000010

0800747c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f003 0307 	and.w	r3, r3, #7
 800748a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800748c:	4b0c      	ldr	r3, [pc, #48]	@ (80074c0 <__NVIC_SetPriorityGrouping+0x44>)
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007498:	4013      	ands	r3, r2
 800749a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80074a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80074a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80074ae:	4a04      	ldr	r2, [pc, #16]	@ (80074c0 <__NVIC_SetPriorityGrouping+0x44>)
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	60d3      	str	r3, [r2, #12]
}
 80074b4:	bf00      	nop
 80074b6:	3714      	adds	r7, #20
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr
 80074c0:	e000ed00 	.word	0xe000ed00

080074c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80074c4:	b480      	push	{r7}
 80074c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80074c8:	4b04      	ldr	r3, [pc, #16]	@ (80074dc <__NVIC_GetPriorityGrouping+0x18>)
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	0a1b      	lsrs	r3, r3, #8
 80074ce:	f003 0307 	and.w	r3, r3, #7
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	e000ed00 	.word	0xe000ed00

080074e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	4603      	mov	r3, r0
 80074e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80074ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	db0b      	blt.n	800750a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80074f2:	79fb      	ldrb	r3, [r7, #7]
 80074f4:	f003 021f 	and.w	r2, r3, #31
 80074f8:	4907      	ldr	r1, [pc, #28]	@ (8007518 <__NVIC_EnableIRQ+0x38>)
 80074fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074fe:	095b      	lsrs	r3, r3, #5
 8007500:	2001      	movs	r0, #1
 8007502:	fa00 f202 	lsl.w	r2, r0, r2
 8007506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800750a:	bf00      	nop
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr
 8007516:	bf00      	nop
 8007518:	e000e100 	.word	0xe000e100

0800751c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800751c:	b480      	push	{r7}
 800751e:	b083      	sub	sp, #12
 8007520:	af00      	add	r7, sp, #0
 8007522:	4603      	mov	r3, r0
 8007524:	6039      	str	r1, [r7, #0]
 8007526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800752c:	2b00      	cmp	r3, #0
 800752e:	db0a      	blt.n	8007546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	b2da      	uxtb	r2, r3
 8007534:	490c      	ldr	r1, [pc, #48]	@ (8007568 <__NVIC_SetPriority+0x4c>)
 8007536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800753a:	0112      	lsls	r2, r2, #4
 800753c:	b2d2      	uxtb	r2, r2
 800753e:	440b      	add	r3, r1
 8007540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007544:	e00a      	b.n	800755c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	b2da      	uxtb	r2, r3
 800754a:	4908      	ldr	r1, [pc, #32]	@ (800756c <__NVIC_SetPriority+0x50>)
 800754c:	79fb      	ldrb	r3, [r7, #7]
 800754e:	f003 030f 	and.w	r3, r3, #15
 8007552:	3b04      	subs	r3, #4
 8007554:	0112      	lsls	r2, r2, #4
 8007556:	b2d2      	uxtb	r2, r2
 8007558:	440b      	add	r3, r1
 800755a:	761a      	strb	r2, [r3, #24]
}
 800755c:	bf00      	nop
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr
 8007568:	e000e100 	.word	0xe000e100
 800756c:	e000ed00 	.word	0xe000ed00

08007570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007570:	b480      	push	{r7}
 8007572:	b089      	sub	sp, #36	@ 0x24
 8007574:	af00      	add	r7, sp, #0
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	60b9      	str	r1, [r7, #8]
 800757a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f003 0307 	and.w	r3, r3, #7
 8007582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	f1c3 0307 	rsb	r3, r3, #7
 800758a:	2b04      	cmp	r3, #4
 800758c:	bf28      	it	cs
 800758e:	2304      	movcs	r3, #4
 8007590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	3304      	adds	r3, #4
 8007596:	2b06      	cmp	r3, #6
 8007598:	d902      	bls.n	80075a0 <NVIC_EncodePriority+0x30>
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	3b03      	subs	r3, #3
 800759e:	e000      	b.n	80075a2 <NVIC_EncodePriority+0x32>
 80075a0:	2300      	movs	r3, #0
 80075a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80075a4:	f04f 32ff 	mov.w	r2, #4294967295
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	fa02 f303 	lsl.w	r3, r2, r3
 80075ae:	43da      	mvns	r2, r3
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	401a      	ands	r2, r3
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80075b8:	f04f 31ff 	mov.w	r1, #4294967295
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	fa01 f303 	lsl.w	r3, r1, r3
 80075c2:	43d9      	mvns	r1, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80075c8:	4313      	orrs	r3, r2
         );
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3724      	adds	r7, #36	@ 0x24
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
	...

080075d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	3b01      	subs	r3, #1
 80075e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075e8:	d301      	bcc.n	80075ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80075ea:	2301      	movs	r3, #1
 80075ec:	e00f      	b.n	800760e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80075ee:	4a0a      	ldr	r2, [pc, #40]	@ (8007618 <SysTick_Config+0x40>)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	3b01      	subs	r3, #1
 80075f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80075f6:	210f      	movs	r1, #15
 80075f8:	f04f 30ff 	mov.w	r0, #4294967295
 80075fc:	f7ff ff8e 	bl	800751c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007600:	4b05      	ldr	r3, [pc, #20]	@ (8007618 <SysTick_Config+0x40>)
 8007602:	2200      	movs	r2, #0
 8007604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007606:	4b04      	ldr	r3, [pc, #16]	@ (8007618 <SysTick_Config+0x40>)
 8007608:	2207      	movs	r2, #7
 800760a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3708      	adds	r7, #8
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	e000e010 	.word	0xe000e010

0800761c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f7ff ff29 	bl	800747c <__NVIC_SetPriorityGrouping>
}
 800762a:	bf00      	nop
 800762c:	3708      	adds	r7, #8
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b086      	sub	sp, #24
 8007636:	af00      	add	r7, sp, #0
 8007638:	4603      	mov	r3, r0
 800763a:	60b9      	str	r1, [r7, #8]
 800763c:	607a      	str	r2, [r7, #4]
 800763e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007640:	f7ff ff40 	bl	80074c4 <__NVIC_GetPriorityGrouping>
 8007644:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	68b9      	ldr	r1, [r7, #8]
 800764a:	6978      	ldr	r0, [r7, #20]
 800764c:	f7ff ff90 	bl	8007570 <NVIC_EncodePriority>
 8007650:	4602      	mov	r2, r0
 8007652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007656:	4611      	mov	r1, r2
 8007658:	4618      	mov	r0, r3
 800765a:	f7ff ff5f 	bl	800751c <__NVIC_SetPriority>
}
 800765e:	bf00      	nop
 8007660:	3718      	adds	r7, #24
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b082      	sub	sp, #8
 800766a:	af00      	add	r7, sp, #0
 800766c:	4603      	mov	r3, r0
 800766e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007674:	4618      	mov	r0, r3
 8007676:	f7ff ff33 	bl	80074e0 <__NVIC_EnableIRQ>
}
 800767a:	bf00      	nop
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7ff ffa4 	bl	80075d8 <SysTick_Config>
 8007690:	4603      	mov	r3, r0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
	...

0800769c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b082      	sub	sp, #8
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d101      	bne.n	80076ae <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e054      	b.n	8007758 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	7f5b      	ldrb	r3, [r3, #29]
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d105      	bne.n	80076c4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7fd fbd4 	bl	8004e6c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2202      	movs	r2, #2
 80076c8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	791b      	ldrb	r3, [r3, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10c      	bne.n	80076ec <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a22      	ldr	r2, [pc, #136]	@ (8007760 <HAL_CRC_Init+0xc4>)
 80076d8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	689a      	ldr	r2, [r3, #8]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f022 0218 	bic.w	r2, r2, #24
 80076e8:	609a      	str	r2, [r3, #8]
 80076ea:	e00c      	b.n	8007706 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6899      	ldr	r1, [r3, #8]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	461a      	mov	r2, r3
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f94a 	bl	8007990 <HAL_CRCEx_Polynomial_Set>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d001      	beq.n	8007706 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	e028      	b.n	8007758 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	795b      	ldrb	r3, [r3, #5]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d105      	bne.n	800771a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f04f 32ff 	mov.w	r2, #4294967295
 8007716:	611a      	str	r2, [r3, #16]
 8007718:	e004      	b.n	8007724 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	6912      	ldr	r2, [r2, #16]
 8007722:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	695a      	ldr	r2, [r3, #20]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	430a      	orrs	r2, r1
 8007738:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	699a      	ldr	r2, [r3, #24]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	430a      	orrs	r2, r1
 800774e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3708      	adds	r7, #8
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	04c11db7 	.word	0x04c11db7

08007764 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b086      	sub	sp, #24
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8007770:	2300      	movs	r3, #0
 8007772:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2202      	movs	r2, #2
 8007778:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689a      	ldr	r2, [r3, #8]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f042 0201 	orr.w	r2, r2, #1
 8007788:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6a1b      	ldr	r3, [r3, #32]
 800778e:	2b03      	cmp	r3, #3
 8007790:	d006      	beq.n	80077a0 <HAL_CRC_Calculate+0x3c>
 8007792:	2b03      	cmp	r3, #3
 8007794:	d829      	bhi.n	80077ea <HAL_CRC_Calculate+0x86>
 8007796:	2b01      	cmp	r3, #1
 8007798:	d019      	beq.n	80077ce <HAL_CRC_Calculate+0x6a>
 800779a:	2b02      	cmp	r3, #2
 800779c:	d01e      	beq.n	80077dc <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800779e:	e024      	b.n	80077ea <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80077a0:	2300      	movs	r3, #0
 80077a2:	617b      	str	r3, [r7, #20]
 80077a4:	e00a      	b.n	80077bc <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	68ba      	ldr	r2, [r7, #8]
 80077ac:	441a      	add	r2, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6812      	ldr	r2, [r2, #0]
 80077b4:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	3301      	adds	r3, #1
 80077ba:	617b      	str	r3, [r7, #20]
 80077bc:	697a      	ldr	r2, [r7, #20]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d3f0      	bcc.n	80077a6 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	613b      	str	r3, [r7, #16]
      break;
 80077cc:	e00e      	b.n	80077ec <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	68b9      	ldr	r1, [r7, #8]
 80077d2:	68f8      	ldr	r0, [r7, #12]
 80077d4:	f000 f812 	bl	80077fc <CRC_Handle_8>
 80077d8:	6138      	str	r0, [r7, #16]
      break;
 80077da:	e007      	b.n	80077ec <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	68b9      	ldr	r1, [r7, #8]
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 f89b 	bl	800791c <CRC_Handle_16>
 80077e6:	6138      	str	r0, [r7, #16]
      break;
 80077e8:	e000      	b.n	80077ec <HAL_CRC_Calculate+0x88>
      break;
 80077ea:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2201      	movs	r2, #1
 80077f0:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80077f2:	693b      	ldr	r3, [r7, #16]
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3718      	adds	r7, #24
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b089      	sub	sp, #36	@ 0x24
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8007808:	2300      	movs	r3, #0
 800780a:	61fb      	str	r3, [r7, #28]
 800780c:	e023      	b.n	8007856 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	4413      	add	r3, r2
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	3301      	adds	r3, #1
 8007820:	68b9      	ldr	r1, [r7, #8]
 8007822:	440b      	add	r3, r1
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007828:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	3302      	adds	r3, #2
 8007830:	68b9      	ldr	r1, [r7, #8]
 8007832:	440b      	add	r3, r1
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8007838:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800783a:	69fb      	ldr	r3, [r7, #28]
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	3303      	adds	r3, #3
 8007840:	68b9      	ldr	r1, [r7, #8]
 8007842:	440b      	add	r3, r1
 8007844:	781b      	ldrb	r3, [r3, #0]
 8007846:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800784c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800784e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	3301      	adds	r3, #1
 8007854:	61fb      	str	r3, [r7, #28]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	089b      	lsrs	r3, r3, #2
 800785a:	69fa      	ldr	r2, [r7, #28]
 800785c:	429a      	cmp	r2, r3
 800785e:	d3d6      	bcc.n	800780e <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f003 0303 	and.w	r3, r3, #3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d04f      	beq.n	800790a <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f003 0303 	and.w	r3, r3, #3
 8007870:	2b01      	cmp	r3, #1
 8007872:	d107      	bne.n	8007884 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	68ba      	ldr	r2, [r7, #8]
 800787a:	4413      	add	r3, r2
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	6812      	ldr	r2, [r2, #0]
 8007880:	781b      	ldrb	r3, [r3, #0]
 8007882:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f003 0303 	and.w	r3, r3, #3
 800788a:	2b02      	cmp	r3, #2
 800788c:	d117      	bne.n	80078be <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	4413      	add	r3, r2
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	b21b      	sxth	r3, r3
 800789a:	021b      	lsls	r3, r3, #8
 800789c:	b21a      	sxth	r2, r3
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	3301      	adds	r3, #1
 80078a4:	68b9      	ldr	r1, [r7, #8]
 80078a6:	440b      	add	r3, r1
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	b21b      	sxth	r3, r3
 80078ac:	4313      	orrs	r3, r2
 80078ae:	b21b      	sxth	r3, r3
 80078b0:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	8b7a      	ldrh	r2, [r7, #26]
 80078bc:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	2b03      	cmp	r3, #3
 80078c6:	d120      	bne.n	800790a <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	68ba      	ldr	r2, [r7, #8]
 80078ce:	4413      	add	r3, r2
 80078d0:	781b      	ldrb	r3, [r3, #0]
 80078d2:	b21b      	sxth	r3, r3
 80078d4:	021b      	lsls	r3, r3, #8
 80078d6:	b21a      	sxth	r2, r3
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	3301      	adds	r3, #1
 80078de:	68b9      	ldr	r1, [r7, #8]
 80078e0:	440b      	add	r3, r1
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	b21b      	sxth	r3, r3
 80078e6:	4313      	orrs	r3, r2
 80078e8:	b21b      	sxth	r3, r3
 80078ea:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	8b7a      	ldrh	r2, [r7, #26]
 80078f6:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	3302      	adds	r3, #2
 80078fe:	68ba      	ldr	r2, [r7, #8]
 8007900:	4413      	add	r3, r2
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	6812      	ldr	r2, [r2, #0]
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
}
 8007910:	4618      	mov	r0, r3
 8007912:	3724      	adds	r7, #36	@ 0x24
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800791c:	b480      	push	{r7}
 800791e:	b087      	sub	sp, #28
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007928:	2300      	movs	r3, #0
 800792a:	617b      	str	r3, [r7, #20]
 800792c:	e013      	b.n	8007956 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	68ba      	ldr	r2, [r7, #8]
 8007934:	4413      	add	r3, r2
 8007936:	881b      	ldrh	r3, [r3, #0]
 8007938:	041a      	lsls	r2, r3, #16
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	3302      	adds	r3, #2
 8007940:	68b9      	ldr	r1, [r7, #8]
 8007942:	440b      	add	r3, r1
 8007944:	881b      	ldrh	r3, [r3, #0]
 8007946:	4619      	mov	r1, r3
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	430a      	orrs	r2, r1
 800794e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	3301      	adds	r3, #1
 8007954:	617b      	str	r3, [r7, #20]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	085b      	lsrs	r3, r3, #1
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	429a      	cmp	r2, r3
 800795e:	d3e6      	bcc.n	800792e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b00      	cmp	r3, #0
 8007968:	d009      	beq.n	800797e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	4413      	add	r3, r2
 8007978:	881a      	ldrh	r2, [r3, #0]
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681b      	ldr	r3, [r3, #0]
}
 8007984:	4618      	mov	r0, r3
 8007986:	371c      	adds	r7, #28
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8007990:	b480      	push	{r7}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800799c:	2300      	movs	r3, #0
 800799e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80079a0:	231f      	movs	r3, #31
 80079a2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d102      	bne.n	80079b4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	75fb      	strb	r3, [r7, #23]
 80079b2:	e063      	b.n	8007a7c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80079b4:	bf00      	nop
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	1e5a      	subs	r2, r3, #1
 80079ba:	613a      	str	r2, [r7, #16]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d009      	beq.n	80079d4 <HAL_CRCEx_Polynomial_Set+0x44>
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f003 031f 	and.w	r3, r3, #31
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	fa22 f303 	lsr.w	r3, r2, r3
 80079cc:	f003 0301 	and.w	r3, r3, #1
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0f0      	beq.n	80079b6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2b18      	cmp	r3, #24
 80079d8:	d846      	bhi.n	8007a68 <HAL_CRCEx_Polynomial_Set+0xd8>
 80079da:	a201      	add	r2, pc, #4	@ (adr r2, 80079e0 <HAL_CRCEx_Polynomial_Set+0x50>)
 80079dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e0:	08007a6f 	.word	0x08007a6f
 80079e4:	08007a69 	.word	0x08007a69
 80079e8:	08007a69 	.word	0x08007a69
 80079ec:	08007a69 	.word	0x08007a69
 80079f0:	08007a69 	.word	0x08007a69
 80079f4:	08007a69 	.word	0x08007a69
 80079f8:	08007a69 	.word	0x08007a69
 80079fc:	08007a69 	.word	0x08007a69
 8007a00:	08007a5d 	.word	0x08007a5d
 8007a04:	08007a69 	.word	0x08007a69
 8007a08:	08007a69 	.word	0x08007a69
 8007a0c:	08007a69 	.word	0x08007a69
 8007a10:	08007a69 	.word	0x08007a69
 8007a14:	08007a69 	.word	0x08007a69
 8007a18:	08007a69 	.word	0x08007a69
 8007a1c:	08007a69 	.word	0x08007a69
 8007a20:	08007a51 	.word	0x08007a51
 8007a24:	08007a69 	.word	0x08007a69
 8007a28:	08007a69 	.word	0x08007a69
 8007a2c:	08007a69 	.word	0x08007a69
 8007a30:	08007a69 	.word	0x08007a69
 8007a34:	08007a69 	.word	0x08007a69
 8007a38:	08007a69 	.word	0x08007a69
 8007a3c:	08007a69 	.word	0x08007a69
 8007a40:	08007a45 	.word	0x08007a45
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	2b06      	cmp	r3, #6
 8007a48:	d913      	bls.n	8007a72 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8007a4e:	e010      	b.n	8007a72 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	2b07      	cmp	r3, #7
 8007a54:	d90f      	bls.n	8007a76 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8007a5a:	e00c      	b.n	8007a76 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	2b0f      	cmp	r3, #15
 8007a60:	d90b      	bls.n	8007a7a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8007a66:	e008      	b.n	8007a7a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	75fb      	strb	r3, [r7, #23]
        break;
 8007a6c:	e006      	b.n	8007a7c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007a6e:	bf00      	nop
 8007a70:	e004      	b.n	8007a7c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007a72:	bf00      	nop
 8007a74:	e002      	b.n	8007a7c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007a76:	bf00      	nop
 8007a78:	e000      	b.n	8007a7c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007a7a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8007a7c:	7dfb      	ldrb	r3, [r7, #23]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d10d      	bne.n	8007a9e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	f023 0118 	bic.w	r1, r3, #24
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8007a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	371c      	adds	r7, #28
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	d005      	beq.n	8007ad0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2204      	movs	r2, #4
 8007ac8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	73fb      	strb	r3, [r7, #15]
 8007ace:	e037      	b.n	8007b40 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f022 020e 	bic.w	r2, r2, #14
 8007ade:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007aea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007aee:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 0201 	bic.w	r2, r2, #1
 8007afe:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b04:	f003 021f 	and.w	r2, r3, #31
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0c:	2101      	movs	r1, #1
 8007b0e:	fa01 f202 	lsl.w	r2, r1, r2
 8007b12:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b18:	687a      	ldr	r2, [r7, #4]
 8007b1a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007b1c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00c      	beq.n	8007b40 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b34:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007b3e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr

08007b5e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b084      	sub	sp, #16
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d00d      	beq.n	8007b92 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2204      	movs	r2, #4
 8007b7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	73fb      	strb	r3, [r7, #15]
 8007b90:	e047      	b.n	8007c22 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f022 020e 	bic.w	r2, r2, #14
 8007ba0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f022 0201 	bic.w	r2, r2, #1
 8007bb0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007bc0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bc6:	f003 021f 	and.w	r2, r3, #31
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	2101      	movs	r1, #1
 8007bd0:	fa01 f202 	lsl.w	r2, r1, r2
 8007bd4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007bde:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d00c      	beq.n	8007c02 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bf2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007bf6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007c00:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2201      	movs	r2, #1
 8007c06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d003      	beq.n	8007c22 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	4798      	blx	r3
    }
  }
  return status;
 8007c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007c3a:	b2db      	uxtb	r3, r3
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b087      	sub	sp, #28
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007c52:	2300      	movs	r3, #0
 8007c54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007c56:	e15a      	b.n	8007f0e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	fa01 f303 	lsl.w	r3, r1, r3
 8007c64:	4013      	ands	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	f000 814c 	beq.w	8007f08 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	f003 0303 	and.w	r3, r3, #3
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d005      	beq.n	8007c88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007c84:	2b02      	cmp	r3, #2
 8007c86:	d130      	bne.n	8007cea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	005b      	lsls	r3, r3, #1
 8007c92:	2203      	movs	r2, #3
 8007c94:	fa02 f303 	lsl.w	r3, r2, r3
 8007c98:	43db      	mvns	r3, r3
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	68da      	ldr	r2, [r3, #12]
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	005b      	lsls	r3, r3, #1
 8007ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc6:	43db      	mvns	r3, r3
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	4013      	ands	r3, r2
 8007ccc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	091b      	lsrs	r3, r3, #4
 8007cd4:	f003 0201 	and.w	r2, r3, #1
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	fa02 f303 	lsl.w	r3, r2, r3
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	693a      	ldr	r2, [r7, #16]
 8007ce8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	f003 0303 	and.w	r3, r3, #3
 8007cf2:	2b03      	cmp	r3, #3
 8007cf4:	d017      	beq.n	8007d26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	005b      	lsls	r3, r3, #1
 8007d00:	2203      	movs	r2, #3
 8007d02:	fa02 f303 	lsl.w	r3, r2, r3
 8007d06:	43db      	mvns	r3, r3
 8007d08:	693a      	ldr	r2, [r7, #16]
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	689a      	ldr	r2, [r3, #8]
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1a:	693a      	ldr	r2, [r7, #16]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	f003 0303 	and.w	r3, r3, #3
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d123      	bne.n	8007d7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	08da      	lsrs	r2, r3, #3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	3208      	adds	r2, #8
 8007d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	f003 0307 	and.w	r3, r3, #7
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	220f      	movs	r2, #15
 8007d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d4e:	43db      	mvns	r3, r3
 8007d50:	693a      	ldr	r2, [r7, #16]
 8007d52:	4013      	ands	r3, r2
 8007d54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	691a      	ldr	r2, [r3, #16]
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	f003 0307 	and.w	r3, r3, #7
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	fa02 f303 	lsl.w	r3, r2, r3
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	08da      	lsrs	r2, r3, #3
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	3208      	adds	r2, #8
 8007d74:	6939      	ldr	r1, [r7, #16]
 8007d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	005b      	lsls	r3, r3, #1
 8007d84:	2203      	movs	r2, #3
 8007d86:	fa02 f303 	lsl.w	r3, r2, r3
 8007d8a:	43db      	mvns	r3, r3
 8007d8c:	693a      	ldr	r2, [r7, #16]
 8007d8e:	4013      	ands	r3, r2
 8007d90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	f003 0203 	and.w	r2, r3, #3
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	005b      	lsls	r3, r3, #1
 8007d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	693a      	ldr	r2, [r7, #16]
 8007dac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 80a6 	beq.w	8007f08 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007dbc:	4b5b      	ldr	r3, [pc, #364]	@ (8007f2c <HAL_GPIO_Init+0x2e4>)
 8007dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dc0:	4a5a      	ldr	r2, [pc, #360]	@ (8007f2c <HAL_GPIO_Init+0x2e4>)
 8007dc2:	f043 0301 	orr.w	r3, r3, #1
 8007dc6:	6613      	str	r3, [r2, #96]	@ 0x60
 8007dc8:	4b58      	ldr	r3, [pc, #352]	@ (8007f2c <HAL_GPIO_Init+0x2e4>)
 8007dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dcc:	f003 0301 	and.w	r3, r3, #1
 8007dd0:	60bb      	str	r3, [r7, #8]
 8007dd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007dd4:	4a56      	ldr	r2, [pc, #344]	@ (8007f30 <HAL_GPIO_Init+0x2e8>)
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	089b      	lsrs	r3, r3, #2
 8007dda:	3302      	adds	r3, #2
 8007ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007de0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	f003 0303 	and.w	r3, r3, #3
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	220f      	movs	r2, #15
 8007dec:	fa02 f303 	lsl.w	r3, r2, r3
 8007df0:	43db      	mvns	r3, r3
 8007df2:	693a      	ldr	r2, [r7, #16]
 8007df4:	4013      	ands	r3, r2
 8007df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007dfe:	d01f      	beq.n	8007e40 <HAL_GPIO_Init+0x1f8>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a4c      	ldr	r2, [pc, #304]	@ (8007f34 <HAL_GPIO_Init+0x2ec>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d019      	beq.n	8007e3c <HAL_GPIO_Init+0x1f4>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a4b      	ldr	r2, [pc, #300]	@ (8007f38 <HAL_GPIO_Init+0x2f0>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d013      	beq.n	8007e38 <HAL_GPIO_Init+0x1f0>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a4a      	ldr	r2, [pc, #296]	@ (8007f3c <HAL_GPIO_Init+0x2f4>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d00d      	beq.n	8007e34 <HAL_GPIO_Init+0x1ec>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	4a49      	ldr	r2, [pc, #292]	@ (8007f40 <HAL_GPIO_Init+0x2f8>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d007      	beq.n	8007e30 <HAL_GPIO_Init+0x1e8>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a48      	ldr	r2, [pc, #288]	@ (8007f44 <HAL_GPIO_Init+0x2fc>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d101      	bne.n	8007e2c <HAL_GPIO_Init+0x1e4>
 8007e28:	2305      	movs	r3, #5
 8007e2a:	e00a      	b.n	8007e42 <HAL_GPIO_Init+0x1fa>
 8007e2c:	2306      	movs	r3, #6
 8007e2e:	e008      	b.n	8007e42 <HAL_GPIO_Init+0x1fa>
 8007e30:	2304      	movs	r3, #4
 8007e32:	e006      	b.n	8007e42 <HAL_GPIO_Init+0x1fa>
 8007e34:	2303      	movs	r3, #3
 8007e36:	e004      	b.n	8007e42 <HAL_GPIO_Init+0x1fa>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e002      	b.n	8007e42 <HAL_GPIO_Init+0x1fa>
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	e000      	b.n	8007e42 <HAL_GPIO_Init+0x1fa>
 8007e40:	2300      	movs	r3, #0
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	f002 0203 	and.w	r2, r2, #3
 8007e48:	0092      	lsls	r2, r2, #2
 8007e4a:	4093      	lsls	r3, r2
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007e52:	4937      	ldr	r1, [pc, #220]	@ (8007f30 <HAL_GPIO_Init+0x2e8>)
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	089b      	lsrs	r3, r3, #2
 8007e58:	3302      	adds	r3, #2
 8007e5a:	693a      	ldr	r2, [r7, #16]
 8007e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e60:	4b39      	ldr	r3, [pc, #228]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	43db      	mvns	r3, r3
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d003      	beq.n	8007e84 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007e84:	4a30      	ldr	r2, [pc, #192]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	43db      	mvns	r3, r3
 8007e94:	693a      	ldr	r2, [r7, #16]
 8007e96:	4013      	ands	r3, r2
 8007e98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d003      	beq.n	8007eae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007ea6:	693a      	ldr	r2, [r7, #16]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007eae:	4a26      	ldr	r2, [pc, #152]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007eb4:	4b24      	ldr	r3, [pc, #144]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	43db      	mvns	r3, r3
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d003      	beq.n	8007ed8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007ed8:	4a1b      	ldr	r2, [pc, #108]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007ede:	4b1a      	ldr	r3, [pc, #104]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	43db      	mvns	r3, r3
 8007ee8:	693a      	ldr	r2, [r7, #16]
 8007eea:	4013      	ands	r3, r2
 8007eec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d003      	beq.n	8007f02 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007f02:	4a11      	ldr	r2, [pc, #68]	@ (8007f48 <HAL_GPIO_Init+0x300>)
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	681a      	ldr	r2, [r3, #0]
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	fa22 f303 	lsr.w	r3, r2, r3
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f47f ae9d 	bne.w	8007c58 <HAL_GPIO_Init+0x10>
  }
}
 8007f1e:	bf00      	nop
 8007f20:	bf00      	nop
 8007f22:	371c      	adds	r7, #28
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	40021000 	.word	0x40021000
 8007f30:	40010000 	.word	0x40010000
 8007f34:	48000400 	.word	0x48000400
 8007f38:	48000800 	.word	0x48000800
 8007f3c:	48000c00 	.word	0x48000c00
 8007f40:	48001000 	.word	0x48001000
 8007f44:	48001400 	.word	0x48001400
 8007f48:	40010400 	.word	0x40010400

08007f4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b085      	sub	sp, #20
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	460b      	mov	r3, r1
 8007f56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	691a      	ldr	r2, [r3, #16]
 8007f5c:	887b      	ldrh	r3, [r7, #2]
 8007f5e:	4013      	ands	r3, r2
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d002      	beq.n	8007f6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007f64:	2301      	movs	r3, #1
 8007f66:	73fb      	strb	r3, [r7, #15]
 8007f68:	e001      	b.n	8007f6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3714      	adds	r7, #20
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	460b      	mov	r3, r1
 8007f86:	807b      	strh	r3, [r7, #2]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f8c:	787b      	ldrb	r3, [r7, #1]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d003      	beq.n	8007f9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007f92:	887a      	ldrh	r2, [r7, #2]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007f98:	e002      	b.n	8007fa0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007f9a:	887a      	ldrh	r2, [r7, #2]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d101      	bne.n	8007fbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e08d      	b.n	80080da <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d106      	bne.n	8007fd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f7fd f872 	bl	80050bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2224      	movs	r2, #36	@ 0x24
 8007fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f022 0201 	bic.w	r2, r2, #1
 8007fee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007ffc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	689a      	ldr	r2, [r3, #8]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800800c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	68db      	ldr	r3, [r3, #12]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d107      	bne.n	8008026 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	689a      	ldr	r2, [r3, #8]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008022:	609a      	str	r2, [r3, #8]
 8008024:	e006      	b.n	8008034 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	689a      	ldr	r2, [r3, #8]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008032:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	68db      	ldr	r3, [r3, #12]
 8008038:	2b02      	cmp	r3, #2
 800803a:	d108      	bne.n	800804e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	685a      	ldr	r2, [r3, #4]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800804a:	605a      	str	r2, [r3, #4]
 800804c:	e007      	b.n	800805e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	685a      	ldr	r2, [r3, #4]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800805c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	6812      	ldr	r2, [r2, #0]
 8008068:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800806c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008070:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68da      	ldr	r2, [r3, #12]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008080:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	691a      	ldr	r2, [r3, #16]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	695b      	ldr	r3, [r3, #20]
 800808a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	699b      	ldr	r3, [r3, #24]
 8008092:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	430a      	orrs	r2, r1
 800809a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	69d9      	ldr	r1, [r3, #28]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a1a      	ldr	r2, [r3, #32]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	430a      	orrs	r2, r1
 80080aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f042 0201 	orr.w	r2, r2, #1
 80080ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2200      	movs	r2, #0
 80080c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2220      	movs	r2, #32
 80080c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80080d8:	2300      	movs	r3, #0
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3708      	adds	r7, #8
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
	...

080080e4 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b088      	sub	sp, #32
 80080e8:	af02      	add	r7, sp, #8
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	607a      	str	r2, [r7, #4]
 80080ee:	461a      	mov	r2, r3
 80080f0:	460b      	mov	r3, r1
 80080f2:	817b      	strh	r3, [r7, #10]
 80080f4:	4613      	mov	r3, r2
 80080f6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	2b20      	cmp	r3, #32
 8008102:	d153      	bne.n	80081ac <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	699b      	ldr	r3, [r3, #24]
 800810a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800810e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008112:	d101      	bne.n	8008118 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8008114:	2302      	movs	r3, #2
 8008116:	e04a      	b.n	80081ae <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800811e:	2b01      	cmp	r3, #1
 8008120:	d101      	bne.n	8008126 <HAL_I2C_Master_Receive_IT+0x42>
 8008122:	2302      	movs	r3, #2
 8008124:	e043      	b.n	80081ae <HAL_I2C_Master_Receive_IT+0xca>
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2222      	movs	r2, #34	@ 0x22
 8008132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2210      	movs	r2, #16
 800813a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	893a      	ldrh	r2, [r7, #8]
 800814e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	4a19      	ldr	r2, [pc, #100]	@ (80081b8 <HAL_I2C_Master_Receive_IT+0xd4>)
 8008154:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	4a18      	ldr	r2, [pc, #96]	@ (80081bc <HAL_I2C_Master_Receive_IT+0xd8>)
 800815a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008160:	b29b      	uxth	r3, r3
 8008162:	2bff      	cmp	r3, #255	@ 0xff
 8008164:	d906      	bls.n	8008174 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	22ff      	movs	r2, #255	@ 0xff
 800816a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800816c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008170:	617b      	str	r3, [r7, #20]
 8008172:	e007      	b.n	8008184 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008178:	b29a      	uxth	r2, r3
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800817e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008182:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008188:	b2da      	uxtb	r2, r3
 800818a:	8979      	ldrh	r1, [r7, #10]
 800818c:	4b0c      	ldr	r3, [pc, #48]	@ (80081c0 <HAL_I2C_Master_Receive_IT+0xdc>)
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f002 f97c 	bl	800a490 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80081a0:	2102      	movs	r1, #2
 80081a2:	68f8      	ldr	r0, [r7, #12]
 80081a4:	f002 f9a6 	bl	800a4f4 <I2C_Enable_IRQ>

    return HAL_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	e000      	b.n	80081ae <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80081ac:	2302      	movs	r3, #2
  }
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3718      	adds	r7, #24
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop
 80081b8:	ffff0000 	.word	0xffff0000
 80081bc:	080088d3 	.word	0x080088d3
 80081c0:	80002400 	.word	0x80002400

080081c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b088      	sub	sp, #32
 80081c8:	af02      	add	r7, sp, #8
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	4608      	mov	r0, r1
 80081ce:	4611      	mov	r1, r2
 80081d0:	461a      	mov	r2, r3
 80081d2:	4603      	mov	r3, r0
 80081d4:	817b      	strh	r3, [r7, #10]
 80081d6:	460b      	mov	r3, r1
 80081d8:	813b      	strh	r3, [r7, #8]
 80081da:	4613      	mov	r3, r2
 80081dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	2b20      	cmp	r3, #32
 80081e8:	f040 80f9 	bne.w	80083de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80081ec:	6a3b      	ldr	r3, [r7, #32]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d002      	beq.n	80081f8 <HAL_I2C_Mem_Write+0x34>
 80081f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d105      	bne.n	8008204 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80081fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	e0ed      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800820a:	2b01      	cmp	r3, #1
 800820c:	d101      	bne.n	8008212 <HAL_I2C_Mem_Write+0x4e>
 800820e:	2302      	movs	r3, #2
 8008210:	e0e6      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800821a:	f7ff f901 	bl	8007420 <HAL_GetTick>
 800821e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	2319      	movs	r3, #25
 8008226:	2201      	movs	r2, #1
 8008228:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f001 ff6c 	bl	800a10a <I2C_WaitOnFlagUntilTimeout>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d001      	beq.n	800823c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e0d1      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2221      	movs	r2, #33	@ 0x21
 8008240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2240      	movs	r2, #64	@ 0x40
 8008248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6a3a      	ldr	r2, [r7, #32]
 8008256:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800825c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2200      	movs	r2, #0
 8008262:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008264:	88f8      	ldrh	r0, [r7, #6]
 8008266:	893a      	ldrh	r2, [r7, #8]
 8008268:	8979      	ldrh	r1, [r7, #10]
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	9301      	str	r3, [sp, #4]
 800826e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	4603      	mov	r3, r0
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f001 f99d 	bl	80095b4 <I2C_RequestMemoryWrite>
 800827a:	4603      	mov	r3, r0
 800827c:	2b00      	cmp	r3, #0
 800827e:	d005      	beq.n	800828c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008288:	2301      	movs	r3, #1
 800828a:	e0a9      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008290:	b29b      	uxth	r3, r3
 8008292:	2bff      	cmp	r3, #255	@ 0xff
 8008294:	d90e      	bls.n	80082b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	22ff      	movs	r2, #255	@ 0xff
 800829a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082a0:	b2da      	uxtb	r2, r3
 80082a2:	8979      	ldrh	r1, [r7, #10]
 80082a4:	2300      	movs	r3, #0
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f002 f8ef 	bl	800a490 <I2C_TransferConfig>
 80082b2:	e00f      	b.n	80082d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082b8:	b29a      	uxth	r2, r3
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082c2:	b2da      	uxtb	r2, r3
 80082c4:	8979      	ldrh	r1, [r7, #10]
 80082c6:	2300      	movs	r3, #0
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f002 f8de 	bl	800a490 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80082d4:	697a      	ldr	r2, [r7, #20]
 80082d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f001 ff6f 	bl	800a1bc <I2C_WaitOnTXISFlagUntilTimeout>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d001      	beq.n	80082e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e07b      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ec:	781a      	ldrb	r2, [r3, #0]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008302:	b29b      	uxth	r3, r3
 8008304:	3b01      	subs	r3, #1
 8008306:	b29a      	uxth	r2, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008310:	3b01      	subs	r3, #1
 8008312:	b29a      	uxth	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	d034      	beq.n	800838c <HAL_I2C_Mem_Write+0x1c8>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008326:	2b00      	cmp	r3, #0
 8008328:	d130      	bne.n	800838c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	9300      	str	r3, [sp, #0]
 800832e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008330:	2200      	movs	r2, #0
 8008332:	2180      	movs	r1, #128	@ 0x80
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f001 fee8 	bl	800a10a <I2C_WaitOnFlagUntilTimeout>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d001      	beq.n	8008344 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	e04d      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008348:	b29b      	uxth	r3, r3
 800834a:	2bff      	cmp	r3, #255	@ 0xff
 800834c:	d90e      	bls.n	800836c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	22ff      	movs	r2, #255	@ 0xff
 8008352:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008358:	b2da      	uxtb	r2, r3
 800835a:	8979      	ldrh	r1, [r7, #10]
 800835c:	2300      	movs	r3, #0
 800835e:	9300      	str	r3, [sp, #0]
 8008360:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008364:	68f8      	ldr	r0, [r7, #12]
 8008366:	f002 f893 	bl	800a490 <I2C_TransferConfig>
 800836a:	e00f      	b.n	800838c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008370:	b29a      	uxth	r2, r3
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800837a:	b2da      	uxtb	r2, r3
 800837c:	8979      	ldrh	r1, [r7, #10]
 800837e:	2300      	movs	r3, #0
 8008380:	9300      	str	r3, [sp, #0]
 8008382:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f002 f882 	bl	800a490 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008390:	b29b      	uxth	r3, r3
 8008392:	2b00      	cmp	r3, #0
 8008394:	d19e      	bne.n	80082d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008396:	697a      	ldr	r2, [r7, #20]
 8008398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800839a:	68f8      	ldr	r0, [r7, #12]
 800839c:	f001 ff55 	bl	800a24a <I2C_WaitOnSTOPFlagUntilTimeout>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e01a      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2220      	movs	r2, #32
 80083b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	6859      	ldr	r1, [r3, #4]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	4b0a      	ldr	r3, [pc, #40]	@ (80083e8 <HAL_I2C_Mem_Write+0x224>)
 80083be:	400b      	ands	r3, r1
 80083c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2220      	movs	r2, #32
 80083c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80083da:	2300      	movs	r3, #0
 80083dc:	e000      	b.n	80083e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80083de:	2302      	movs	r3, #2
  }
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}
 80083e8:	fe00e800 	.word	0xfe00e800

080083ec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b088      	sub	sp, #32
 80083f0:	af02      	add	r7, sp, #8
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	4608      	mov	r0, r1
 80083f6:	4611      	mov	r1, r2
 80083f8:	461a      	mov	r2, r3
 80083fa:	4603      	mov	r3, r0
 80083fc:	817b      	strh	r3, [r7, #10]
 80083fe:	460b      	mov	r3, r1
 8008400:	813b      	strh	r3, [r7, #8]
 8008402:	4613      	mov	r3, r2
 8008404:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b20      	cmp	r3, #32
 8008410:	f040 80fd 	bne.w	800860e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008414:	6a3b      	ldr	r3, [r7, #32]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d002      	beq.n	8008420 <HAL_I2C_Mem_Read+0x34>
 800841a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800841c:	2b00      	cmp	r3, #0
 800841e:	d105      	bne.n	800842c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008426:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008428:	2301      	movs	r3, #1
 800842a:	e0f1      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008432:	2b01      	cmp	r3, #1
 8008434:	d101      	bne.n	800843a <HAL_I2C_Mem_Read+0x4e>
 8008436:	2302      	movs	r3, #2
 8008438:	e0ea      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008442:	f7fe ffed 	bl	8007420 <HAL_GetTick>
 8008446:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	9300      	str	r3, [sp, #0]
 800844c:	2319      	movs	r3, #25
 800844e:	2201      	movs	r2, #1
 8008450:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	f001 fe58 	bl	800a10a <I2C_WaitOnFlagUntilTimeout>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	d001      	beq.n	8008464 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	e0d5      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2222      	movs	r2, #34	@ 0x22
 8008468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2240      	movs	r2, #64	@ 0x40
 8008470:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6a3a      	ldr	r2, [r7, #32]
 800847e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008484:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800848c:	88f8      	ldrh	r0, [r7, #6]
 800848e:	893a      	ldrh	r2, [r7, #8]
 8008490:	8979      	ldrh	r1, [r7, #10]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	9301      	str	r3, [sp, #4]
 8008496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008498:	9300      	str	r3, [sp, #0]
 800849a:	4603      	mov	r3, r0
 800849c:	68f8      	ldr	r0, [r7, #12]
 800849e:	f001 f8dd 	bl	800965c <I2C_RequestMemoryRead>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d005      	beq.n	80084b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e0ad      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	2bff      	cmp	r3, #255	@ 0xff
 80084bc:	d90e      	bls.n	80084dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	22ff      	movs	r2, #255	@ 0xff
 80084c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084c8:	b2da      	uxtb	r2, r3
 80084ca:	8979      	ldrh	r1, [r7, #10]
 80084cc:	4b52      	ldr	r3, [pc, #328]	@ (8008618 <HAL_I2C_Mem_Read+0x22c>)
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f001 ffdb 	bl	800a490 <I2C_TransferConfig>
 80084da:	e00f      	b.n	80084fc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084e0:	b29a      	uxth	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084ea:	b2da      	uxtb	r2, r3
 80084ec:	8979      	ldrh	r1, [r7, #10]
 80084ee:	4b4a      	ldr	r3, [pc, #296]	@ (8008618 <HAL_I2C_Mem_Read+0x22c>)
 80084f0:	9300      	str	r3, [sp, #0]
 80084f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80084f6:	68f8      	ldr	r0, [r7, #12]
 80084f8:	f001 ffca 	bl	800a490 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008502:	2200      	movs	r2, #0
 8008504:	2104      	movs	r1, #4
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	f001 fdff 	bl	800a10a <I2C_WaitOnFlagUntilTimeout>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d001      	beq.n	8008516 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e07c      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008520:	b2d2      	uxtb	r2, r2
 8008522:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008532:	3b01      	subs	r3, #1
 8008534:	b29a      	uxth	r2, r3
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800853e:	b29b      	uxth	r3, r3
 8008540:	3b01      	subs	r3, #1
 8008542:	b29a      	uxth	r2, r3
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d034      	beq.n	80085bc <HAL_I2C_Mem_Read+0x1d0>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008556:	2b00      	cmp	r3, #0
 8008558:	d130      	bne.n	80085bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008560:	2200      	movs	r2, #0
 8008562:	2180      	movs	r1, #128	@ 0x80
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f001 fdd0 	bl	800a10a <I2C_WaitOnFlagUntilTimeout>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d001      	beq.n	8008574 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e04d      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008578:	b29b      	uxth	r3, r3
 800857a:	2bff      	cmp	r3, #255	@ 0xff
 800857c:	d90e      	bls.n	800859c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	22ff      	movs	r2, #255	@ 0xff
 8008582:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008588:	b2da      	uxtb	r2, r3
 800858a:	8979      	ldrh	r1, [r7, #10]
 800858c:	2300      	movs	r3, #0
 800858e:	9300      	str	r3, [sp, #0]
 8008590:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008594:	68f8      	ldr	r0, [r7, #12]
 8008596:	f001 ff7b 	bl	800a490 <I2C_TransferConfig>
 800859a:	e00f      	b.n	80085bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085a0:	b29a      	uxth	r2, r3
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085aa:	b2da      	uxtb	r2, r3
 80085ac:	8979      	ldrh	r1, [r7, #10]
 80085ae:	2300      	movs	r3, #0
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f001 ff6a 	bl	800a490 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d19a      	bne.n	80084fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085c6:	697a      	ldr	r2, [r7, #20]
 80085c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f001 fe3d 	bl	800a24a <I2C_WaitOnSTOPFlagUntilTimeout>
 80085d0:	4603      	mov	r3, r0
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d001      	beq.n	80085da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e01a      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	2220      	movs	r2, #32
 80085e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	6859      	ldr	r1, [r3, #4]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	4b0b      	ldr	r3, [pc, #44]	@ (800861c <HAL_I2C_Mem_Read+0x230>)
 80085ee:	400b      	ands	r3, r1
 80085f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2220      	movs	r2, #32
 80085f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800860a:	2300      	movs	r3, #0
 800860c:	e000      	b.n	8008610 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800860e:	2302      	movs	r3, #2
  }
}
 8008610:	4618      	mov	r0, r3
 8008612:	3718      	adds	r7, #24
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	80002400 	.word	0x80002400
 800861c:	fe00e800 	.word	0xfe00e800

08008620 <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b086      	sub	sp, #24
 8008624:	af02      	add	r7, sp, #8
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	4608      	mov	r0, r1
 800862a:	4611      	mov	r1, r2
 800862c:	461a      	mov	r2, r3
 800862e:	4603      	mov	r3, r0
 8008630:	817b      	strh	r3, [r7, #10]
 8008632:	460b      	mov	r3, r1
 8008634:	813b      	strh	r3, [r7, #8]
 8008636:	4613      	mov	r3, r2
 8008638:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008640:	b2db      	uxtb	r3, r3
 8008642:	2b20      	cmp	r3, #32
 8008644:	d166      	bne.n	8008714 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d002      	beq.n	8008652 <HAL_I2C_Mem_Read_IT+0x32>
 800864c:	8bbb      	ldrh	r3, [r7, #28]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d105      	bne.n	800865e <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008658:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	e05b      	b.n	8008716 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	699b      	ldr	r3, [r3, #24]
 8008664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008668:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800866c:	d101      	bne.n	8008672 <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 800866e:	2302      	movs	r3, #2
 8008670:	e051      	b.n	8008716 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008678:	2b01      	cmp	r3, #1
 800867a:	d101      	bne.n	8008680 <HAL_I2C_Mem_Read_IT+0x60>
 800867c:	2302      	movs	r3, #2
 800867e:	e04a      	b.n	8008716 <HAL_I2C_Mem_Read_IT+0xf6>
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2222      	movs	r2, #34	@ 0x22
 800868c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2240      	movs	r2, #64	@ 0x40
 8008694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	69ba      	ldr	r2, [r7, #24]
 80086a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	8bba      	ldrh	r2, [r7, #28]
 80086a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	4a1c      	ldr	r2, [pc, #112]	@ (8008720 <HAL_I2C_Mem_Read_IT+0x100>)
 80086ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	4a1c      	ldr	r2, [pc, #112]	@ (8008724 <HAL_I2C_Mem_Read_IT+0x104>)
 80086b4:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80086b6:	897a      	ldrh	r2, [r7, #10]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80086bc:	88fb      	ldrh	r3, [r7, #6]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d109      	bne.n	80086d6 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80086c2:	893b      	ldrh	r3, [r7, #8]
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f04f 32ff 	mov.w	r2, #4294967295
 80086d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80086d4:	e00b      	b.n	80086ee <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80086d6:	893b      	ldrh	r3, [r7, #8]
 80086d8:	0a1b      	lsrs	r3, r3, #8
 80086da:	b29b      	uxth	r3, r3
 80086dc:	b2da      	uxtb	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80086e4:	893b      	ldrh	r3, [r7, #8]
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	461a      	mov	r2, r3
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80086ee:	88fb      	ldrh	r3, [r7, #6]
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	8979      	ldrh	r1, [r7, #10]
 80086f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008728 <HAL_I2C_Mem_Read_IT+0x108>)
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	2300      	movs	r3, #0
 80086fa:	68f8      	ldr	r0, [r7, #12]
 80086fc:	f001 fec8 	bl	800a490 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2200      	movs	r2, #0
 8008704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008708:	2101      	movs	r1, #1
 800870a:	68f8      	ldr	r0, [r7, #12]
 800870c:	f001 fef2 	bl	800a4f4 <I2C_Enable_IRQ>

    return HAL_OK;
 8008710:	2300      	movs	r3, #0
 8008712:	e000      	b.n	8008716 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 8008714:	2302      	movs	r3, #2
  }
}
 8008716:	4618      	mov	r0, r3
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	ffff0000 	.word	0xffff0000
 8008724:	08008b3d 	.word	0x08008b3d
 8008728:	80002000 	.word	0x80002000

0800872c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	699b      	ldr	r3, [r3, #24]
 800873a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008748:	2b00      	cmp	r3, #0
 800874a:	d005      	beq.n	8008758 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	68f9      	ldr	r1, [r7, #12]
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	4798      	blx	r3
  }
}
 8008758:	bf00      	nop
 800875a:	3710      	adds	r7, #16
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	0a1b      	lsrs	r3, r3, #8
 800877c:	f003 0301 	and.w	r3, r3, #1
 8008780:	2b00      	cmp	r3, #0
 8008782:	d010      	beq.n	80087a6 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	09db      	lsrs	r3, r3, #7
 8008788:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00a      	beq.n	80087a6 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008794:	f043 0201 	orr.w	r2, r3, #1
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80087a4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	0a9b      	lsrs	r3, r3, #10
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d010      	beq.n	80087d4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	09db      	lsrs	r3, r3, #7
 80087b6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00a      	beq.n	80087d4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087c2:	f043 0208 	orr.w	r2, r3, #8
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80087d2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	0a5b      	lsrs	r3, r3, #9
 80087d8:	f003 0301 	and.w	r3, r3, #1
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d010      	beq.n	8008802 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	09db      	lsrs	r3, r3, #7
 80087e4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00a      	beq.n	8008802 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087f0:	f043 0202 	orr.w	r2, r3, #2
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008800:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008806:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f003 030b 	and.w	r3, r3, #11
 800880e:	2b00      	cmp	r3, #0
 8008810:	d003      	beq.n	800881a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8008812:	68f9      	ldr	r1, [r7, #12]
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f001 fb1f 	bl	8009e58 <I2C_ITError>
  }
}
 800881a:	bf00      	nop
 800881c:	3718      	adds	r7, #24
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008822:	b480      	push	{r7}
 8008824:	b083      	sub	sp, #12
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800882a:	bf00      	nop
 800882c:	370c      	adds	r7, #12
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr

08008836 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008836:	b480      	push	{r7}
 8008838:	b083      	sub	sp, #12
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800883e:	bf00      	nop
 8008840:	370c      	adds	r7, #12
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800884a:	b480      	push	{r7}
 800884c:	b083      	sub	sp, #12
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008852:	bf00      	nop
 8008854:	370c      	adds	r7, #12
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr

0800885e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800885e:	b480      	push	{r7}
 8008860:	b083      	sub	sp, #12
 8008862:	af00      	add	r7, sp, #0
 8008864:	6078      	str	r0, [r7, #4]
 8008866:	460b      	mov	r3, r1
 8008868:	70fb      	strb	r3, [r7, #3]
 800886a:	4613      	mov	r3, r2
 800886c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800886e:	bf00      	nop
 8008870:	370c      	adds	r7, #12
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr

0800887a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800887a:	b480      	push	{r7}
 800887c:	b083      	sub	sp, #12
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008882:	bf00      	nop
 8008884:	370c      	adds	r7, #12
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr

0800888e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800888e:	b480      	push	{r7}
 8008890:	b083      	sub	sp, #12
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008896:	bf00      	nop
 8008898:	370c      	adds	r7, #12
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr

080088a2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80088a2:	b480      	push	{r7}
 80088a4:	b083      	sub	sp, #12
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80088aa:	bf00      	nop
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088c4:	b2db      	uxtb	r3, r3
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	370c      	adds	r7, #12
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr

080088d2 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b088      	sub	sp, #32
 80088d6:	af02      	add	r7, sp, #8
 80088d8:	60f8      	str	r0, [r7, #12]
 80088da:	60b9      	str	r1, [r7, #8]
 80088dc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d101      	bne.n	80088f0 <I2C_Master_ISR_IT+0x1e>
 80088ec:	2302      	movs	r3, #2
 80088ee:	e120      	b.n	8008b32 <I2C_Master_ISR_IT+0x260>
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	091b      	lsrs	r3, r3, #4
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b00      	cmp	r3, #0
 8008902:	d013      	beq.n	800892c <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	091b      	lsrs	r3, r3, #4
 8008908:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00d      	beq.n	800892c <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2210      	movs	r2, #16
 8008916:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800891c:	f043 0204 	orr.w	r2, r3, #4
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f001 fbae 	bl	800a086 <I2C_Flush_TXDR>
 800892a:	e0ed      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	089b      	lsrs	r3, r3, #2
 8008930:	f003 0301 	and.w	r3, r3, #1
 8008934:	2b00      	cmp	r3, #0
 8008936:	d023      	beq.n	8008980 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	089b      	lsrs	r3, r3, #2
 800893c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008940:	2b00      	cmp	r3, #0
 8008942:	d01d      	beq.n	8008980 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	f023 0304 	bic.w	r3, r3, #4
 800894a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008956:	b2d2      	uxtb	r2, r2
 8008958:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800895e:	1c5a      	adds	r2, r3, #1
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008968:	3b01      	subs	r3, #1
 800896a:	b29a      	uxth	r2, r3
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008974:	b29b      	uxth	r3, r3
 8008976:	3b01      	subs	r3, #1
 8008978:	b29a      	uxth	r2, r3
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800897e:	e0c3      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	099b      	lsrs	r3, r3, #6
 8008984:	f003 0301 	and.w	r3, r3, #1
 8008988:	2b00      	cmp	r3, #0
 800898a:	d12a      	bne.n	80089e2 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	085b      	lsrs	r3, r3, #1
 8008990:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8008994:	2b00      	cmp	r3, #0
 8008996:	d024      	beq.n	80089e2 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	085b      	lsrs	r3, r3, #1
 800899c:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d01e      	beq.n	80089e2 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	f000 80ac 	beq.w	8008b08 <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b4:	781a      	ldrb	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c0:	1c5a      	adds	r2, r3, #1
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089ca:	3b01      	subs	r3, #1
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	3b01      	subs	r3, #1
 80089da:	b29a      	uxth	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80089e0:	e092      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	09db      	lsrs	r3, r3, #7
 80089e6:	f003 0301 	and.w	r3, r3, #1
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d05d      	beq.n	8008aaa <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	099b      	lsrs	r3, r3, #6
 80089f2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d057      	beq.n	8008aaa <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d040      	beq.n	8008a86 <I2C_Master_ISR_IT+0x1b4>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d13c      	bne.n	8008a86 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a18:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	2bff      	cmp	r3, #255	@ 0xff
 8008a22:	d90e      	bls.n	8008a42 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	22ff      	movs	r2, #255	@ 0xff
 8008a28:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a2e:	b2da      	uxtb	r2, r3
 8008a30:	8a79      	ldrh	r1, [r7, #18]
 8008a32:	2300      	movs	r3, #0
 8008a34:	9300      	str	r3, [sp, #0]
 8008a36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f001 fd28 	bl	800a490 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a40:	e032      	b.n	8008aa8 <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a46:	b29a      	uxth	r2, r3
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a50:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008a54:	d00b      	beq.n	8008a6e <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a5a:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008a60:	8a79      	ldrh	r1, [r7, #18]
 8008a62:	2000      	movs	r0, #0
 8008a64:	9000      	str	r0, [sp, #0]
 8008a66:	68f8      	ldr	r0, [r7, #12]
 8008a68:	f001 fd12 	bl	800a490 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a6c:	e01c      	b.n	8008aa8 <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a72:	b2da      	uxtb	r2, r3
 8008a74:	8a79      	ldrh	r1, [r7, #18]
 8008a76:	2300      	movs	r3, #0
 8008a78:	9300      	str	r3, [sp, #0]
 8008a7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f001 fd06 	bl	800a490 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a84:	e010      	b.n	8008aa8 <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a94:	d003      	beq.n	8008a9e <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	f000 feb8 	bl	800980c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008a9c:	e034      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008a9e:	2140      	movs	r1, #64	@ 0x40
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	f001 f9d9 	bl	8009e58 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008aa6:	e02f      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
 8008aa8:	e02e      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	099b      	lsrs	r3, r3, #6
 8008aae:	f003 0301 	and.w	r3, r3, #1
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d028      	beq.n	8008b08 <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	099b      	lsrs	r3, r3, #6
 8008aba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d022      	beq.n	8008b08 <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d119      	bne.n	8008b00 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	685b      	ldr	r3, [r3, #4]
 8008ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ad6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ada:	d015      	beq.n	8008b08 <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008ae4:	d108      	bne.n	8008af8 <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	685a      	ldr	r2, [r3, #4]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008af4:	605a      	str	r2, [r3, #4]
 8008af6:	e007      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f000 fe87 	bl	800980c <I2C_ITMasterSeqCplt>
 8008afe:	e003      	b.n	8008b08 <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008b00:	2140      	movs	r1, #64	@ 0x40
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f001 f9a8 	bl	8009e58 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	095b      	lsrs	r3, r3, #5
 8008b0c:	f003 0301 	and.w	r3, r3, #1
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d009      	beq.n	8008b28 <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	095b      	lsrs	r3, r3, #5
 8008b18:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d003      	beq.n	8008b28 <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008b20:	6979      	ldr	r1, [r7, #20]
 8008b22:	68f8      	ldr	r0, [r7, #12]
 8008b24:	f000 ff0e 	bl	8009944 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3718      	adds	r7, #24
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
	...

08008b3c <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b088      	sub	sp, #32
 8008b40:	af02      	add	r7, sp, #8
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8008b48:	4b93      	ldr	r3, [pc, #588]	@ (8008d98 <I2C_Mem_ISR_IT+0x25c>)
 8008b4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d101      	bne.n	8008b5e <I2C_Mem_ISR_IT+0x22>
 8008b5a:	2302      	movs	r3, #2
 8008b5c:	e118      	b.n	8008d90 <I2C_Mem_ISR_IT+0x254>
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	091b      	lsrs	r3, r3, #4
 8008b6a:	f003 0301 	and.w	r3, r3, #1
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d013      	beq.n	8008b9a <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	091b      	lsrs	r3, r3, #4
 8008b76:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d00d      	beq.n	8008b9a <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2210      	movs	r2, #16
 8008b84:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b8a:	f043 0204 	orr.w	r2, r3, #4
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008b92:	68f8      	ldr	r0, [r7, #12]
 8008b94:	f001 fa77 	bl	800a086 <I2C_Flush_TXDR>
 8008b98:	e0e5      	b.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	089b      	lsrs	r3, r3, #2
 8008b9e:	f003 0301 	and.w	r3, r3, #1
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d023      	beq.n	8008bee <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	089b      	lsrs	r3, r3, #2
 8008baa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d01d      	beq.n	8008bee <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	f023 0304 	bic.w	r3, r3, #4
 8008bb8:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc4:	b2d2      	uxtb	r2, r2
 8008bc6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bcc:	1c5a      	adds	r2, r3, #1
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bd6:	3b01      	subs	r3, #1
 8008bd8:	b29a      	uxth	r2, r3
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008be2:	b29b      	uxth	r3, r3
 8008be4:	3b01      	subs	r3, #1
 8008be6:	b29a      	uxth	r2, r3
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008bec:	e0bb      	b.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	085b      	lsrs	r3, r3, #1
 8008bf2:	f003 0301 	and.w	r3, r3, #1
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d02d      	beq.n	8008c56 <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	085b      	lsrs	r3, r3, #1
 8008bfe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d027      	beq.n	8008c56 <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c0e:	d118      	bne.n	8008c42 <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c14:	781a      	ldrb	r2, [r3, #0]
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c20:	1c5a      	adds	r2, r3, #1
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	b29a      	uxth	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	b29a      	uxth	r2, r3
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8008c40:	e091      	b.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008c4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008c52:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8008c54:	e087      	b.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	09db      	lsrs	r3, r3, #7
 8008c5a:	f003 0301 	and.w	r3, r3, #1
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d03d      	beq.n	8008cde <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	099b      	lsrs	r3, r3, #6
 8008c66:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d037      	beq.n	8008cde <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c72:	b29b      	uxth	r3, r3
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d02c      	beq.n	8008cd2 <I2C_Mem_ISR_IT+0x196>
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d128      	bne.n	8008cd2 <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	2bff      	cmp	r3, #255	@ 0xff
 8008c88:	d910      	bls.n	8008cac <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	22ff      	movs	r2, #255	@ 0xff
 8008c8e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c94:	b299      	uxth	r1, r3
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	9300      	str	r3, [sp, #0]
 8008ca0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ca4:	68f8      	ldr	r0, [r7, #12]
 8008ca6:	f001 fbf3 	bl	800a490 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008caa:	e017      	b.n	8008cdc <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cb0:	b29a      	uxth	r2, r3
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cba:	b299      	uxth	r1, r3
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cc0:	b2da      	uxtb	r2, r3
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008cca:	68f8      	ldr	r0, [r7, #12]
 8008ccc:	f001 fbe0 	bl	800a490 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cd0:	e004      	b.n	8008cdc <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008cd2:	2140      	movs	r1, #64	@ 0x40
 8008cd4:	68f8      	ldr	r0, [r7, #12]
 8008cd6:	f001 f8bf 	bl	8009e58 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008cda:	e044      	b.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
 8008cdc:	e043      	b.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	099b      	lsrs	r3, r3, #6
 8008ce2:	f003 0301 	and.w	r3, r3, #1
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d03d      	beq.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	099b      	lsrs	r3, r3, #6
 8008cee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d037      	beq.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008cf6:	2101      	movs	r1, #1
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f001 fc7f 	bl	800a5fc <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008cfe:	2102      	movs	r1, #2
 8008d00:	68f8      	ldr	r0, [r7, #12]
 8008d02:	f001 fbf7 	bl	800a4f4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b22      	cmp	r3, #34	@ 0x22
 8008d10:	d101      	bne.n	8008d16 <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 8008d12:	4b22      	ldr	r3, [pc, #136]	@ (8008d9c <I2C_Mem_ISR_IT+0x260>)
 8008d14:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	2bff      	cmp	r3, #255	@ 0xff
 8008d1e:	d910      	bls.n	8008d42 <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	22ff      	movs	r2, #255	@ 0xff
 8008d24:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d2a:	b299      	uxth	r1, r3
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d30:	b2da      	uxtb	r2, r3
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	9300      	str	r3, [sp, #0]
 8008d36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f001 fba8 	bl	800a490 <I2C_TransferConfig>
 8008d40:	e011      	b.n	8008d66 <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d46:	b29a      	uxth	r2, r3
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d50:	b299      	uxth	r1, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d56:	b2da      	uxtb	r2, r3
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d60:	68f8      	ldr	r0, [r7, #12]
 8008d62:	f001 fb95 	bl	800a490 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	095b      	lsrs	r3, r3, #5
 8008d6a:	f003 0301 	and.w	r3, r3, #1
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d009      	beq.n	8008d86 <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	095b      	lsrs	r3, r3, #5
 8008d76:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d003      	beq.n	8008d86 <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008d7e:	6939      	ldr	r1, [r7, #16]
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 fddf 	bl	8009944 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008d8e:	2300      	movs	r3, #0
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3718      	adds	r7, #24
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}
 8008d98:	80002000 	.word	0x80002000
 8008d9c:	80002400 	.word	0x80002400

08008da0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b086      	sub	sp, #24
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	60f8      	str	r0, [r7, #12]
 8008da8:	60b9      	str	r1, [r7, #8]
 8008daa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008db0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d101      	bne.n	8008dc4 <I2C_Slave_ISR_IT+0x24>
 8008dc0:	2302      	movs	r3, #2
 8008dc2:	e0ed      	b.n	8008fa0 <I2C_Slave_ISR_IT+0x200>
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	095b      	lsrs	r3, r3, #5
 8008dd0:	f003 0301 	and.w	r3, r3, #1
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00a      	beq.n	8008dee <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	095b      	lsrs	r3, r3, #5
 8008ddc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d004      	beq.n	8008dee <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008de4:	6939      	ldr	r1, [r7, #16]
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f000 fe76 	bl	8009ad8 <I2C_ITSlaveCplt>
 8008dec:	e0d3      	b.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	091b      	lsrs	r3, r3, #4
 8008df2:	f003 0301 	and.w	r3, r3, #1
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d04d      	beq.n	8008e96 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	091b      	lsrs	r3, r3, #4
 8008dfe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d047      	beq.n	8008e96 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d128      	bne.n	8008e62 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	2b28      	cmp	r3, #40	@ 0x28
 8008e1a:	d108      	bne.n	8008e2e <I2C_Slave_ISR_IT+0x8e>
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e22:	d104      	bne.n	8008e2e <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008e24:	6939      	ldr	r1, [r7, #16]
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f000 ffc0 	bl	8009dac <I2C_ITListenCplt>
 8008e2c:	e032      	b.n	8008e94 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	2b29      	cmp	r3, #41	@ 0x29
 8008e38:	d10e      	bne.n	8008e58 <I2C_Slave_ISR_IT+0xb8>
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008e40:	d00a      	beq.n	8008e58 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2210      	movs	r2, #16
 8008e48:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f001 f91b 	bl	800a086 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008e50:	68f8      	ldr	r0, [r7, #12]
 8008e52:	f000 fd18 	bl	8009886 <I2C_ITSlaveSeqCplt>
 8008e56:	e01d      	b.n	8008e94 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	2210      	movs	r2, #16
 8008e5e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008e60:	e096      	b.n	8008f90 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	2210      	movs	r2, #16
 8008e68:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e6e:	f043 0204 	orr.w	r2, r3, #4
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d004      	beq.n	8008e86 <I2C_Slave_ISR_IT+0xe6>
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e82:	f040 8085 	bne.w	8008f90 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	68f8      	ldr	r0, [r7, #12]
 8008e8e:	f000 ffe3 	bl	8009e58 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008e92:	e07d      	b.n	8008f90 <I2C_Slave_ISR_IT+0x1f0>
 8008e94:	e07c      	b.n	8008f90 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	089b      	lsrs	r3, r3, #2
 8008e9a:	f003 0301 	and.w	r3, r3, #1
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d030      	beq.n	8008f04 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	089b      	lsrs	r3, r3, #2
 8008ea6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d02a      	beq.n	8008f04 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d018      	beq.n	8008eea <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec2:	b2d2      	uxtb	r2, r2
 8008ec4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eca:	1c5a      	adds	r2, r3, #1
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	b29a      	uxth	r2, r3
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d14f      	bne.n	8008f94 <I2C_Slave_ISR_IT+0x1f4>
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008efa:	d04b      	beq.n	8008f94 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008efc:	68f8      	ldr	r0, [r7, #12]
 8008efe:	f000 fcc2 	bl	8009886 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008f02:	e047      	b.n	8008f94 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	08db      	lsrs	r3, r3, #3
 8008f08:	f003 0301 	and.w	r3, r3, #1
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00a      	beq.n	8008f26 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	08db      	lsrs	r3, r3, #3
 8008f14:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d004      	beq.n	8008f26 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008f1c:	6939      	ldr	r1, [r7, #16]
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f000 fbf0 	bl	8009704 <I2C_ITAddrCplt>
 8008f24:	e037      	b.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	085b      	lsrs	r3, r3, #1
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d031      	beq.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	085b      	lsrs	r3, r3, #1
 8008f36:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d02b      	beq.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d018      	beq.n	8008f7a <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f4c:	781a      	ldrb	r2, [r3, #0]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f58:	1c5a      	adds	r2, r3, #1
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	3b01      	subs	r3, #1
 8008f66:	b29a      	uxth	r2, r3
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f70:	3b01      	subs	r3, #1
 8008f72:	b29a      	uxth	r2, r3
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008f78:	e00d      	b.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f80:	d002      	beq.n	8008f88 <I2C_Slave_ISR_IT+0x1e8>
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d106      	bne.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008f88:	68f8      	ldr	r0, [r7, #12]
 8008f8a:	f000 fc7c 	bl	8009886 <I2C_ITSlaveSeqCplt>
 8008f8e:	e002      	b.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8008f90:	bf00      	nop
 8008f92:	e000      	b.n	8008f96 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8008f94:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008f9e:	2300      	movs	r3, #0
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3718      	adds	r7, #24
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b088      	sub	sp, #32
 8008fac:	af02      	add	r7, sp, #8
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <I2C_Master_ISR_DMA+0x1a>
 8008fbe:	2302      	movs	r3, #2
 8008fc0:	e0e1      	b.n	8009186 <I2C_Master_ISR_DMA+0x1de>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	091b      	lsrs	r3, r3, #4
 8008fce:	f003 0301 	and.w	r3, r3, #1
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d017      	beq.n	8009006 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	091b      	lsrs	r3, r3, #4
 8008fda:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d011      	beq.n	8009006 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2210      	movs	r2, #16
 8008fe8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fee:	f043 0204 	orr.w	r2, r3, #4
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008ff6:	2120      	movs	r1, #32
 8008ff8:	68f8      	ldr	r0, [r7, #12]
 8008ffa:	f001 fa7b 	bl	800a4f4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f001 f841 	bl	800a086 <I2C_Flush_TXDR>
 8009004:	e0ba      	b.n	800917c <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	09db      	lsrs	r3, r3, #7
 800900a:	f003 0301 	and.w	r3, r3, #1
 800900e:	2b00      	cmp	r3, #0
 8009010:	d072      	beq.n	80090f8 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	099b      	lsrs	r3, r3, #6
 8009016:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800901a:	2b00      	cmp	r3, #0
 800901c:	d06c      	beq.n	80090f8 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800902c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009032:	b29b      	uxth	r3, r3
 8009034:	2b00      	cmp	r3, #0
 8009036:	d04e      	beq.n	80090d6 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	b29b      	uxth	r3, r3
 8009040:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009044:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800904a:	b29b      	uxth	r3, r3
 800904c:	2bff      	cmp	r3, #255	@ 0xff
 800904e:	d906      	bls.n	800905e <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	22ff      	movs	r2, #255	@ 0xff
 8009054:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8009056:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800905a:	617b      	str	r3, [r7, #20]
 800905c:	e010      	b.n	8009080 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009062:	b29a      	uxth	r2, r3
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800906c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009070:	d003      	beq.n	800907a <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009076:	617b      	str	r3, [r7, #20]
 8009078:	e002      	b.n	8009080 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800907a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800907e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009084:	b2da      	uxtb	r2, r3
 8009086:	8a79      	ldrh	r1, [r7, #18]
 8009088:	2300      	movs	r3, #0
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f001 f9fe 	bl	800a490 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009098:	b29a      	uxth	r2, r3
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800909e:	1ad3      	subs	r3, r2, r3
 80090a0:	b29a      	uxth	r2, r3
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	2b22      	cmp	r3, #34	@ 0x22
 80090b0:	d108      	bne.n	80090c4 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80090c0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80090c2:	e05b      	b.n	800917c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80090d2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80090d4:	e052      	b.n	800917c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090e4:	d003      	beq.n	80090ee <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80090e6:	68f8      	ldr	r0, [r7, #12]
 80090e8:	f000 fb90 	bl	800980c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80090ec:	e046      	b.n	800917c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80090ee:	2140      	movs	r1, #64	@ 0x40
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f000 feb1 	bl	8009e58 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80090f6:	e041      	b.n	800917c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	099b      	lsrs	r3, r3, #6
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	2b00      	cmp	r3, #0
 8009102:	d029      	beq.n	8009158 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	099b      	lsrs	r3, r3, #6
 8009108:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800910c:	2b00      	cmp	r3, #0
 800910e:	d023      	beq.n	8009158 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009114:	b29b      	uxth	r3, r3
 8009116:	2b00      	cmp	r3, #0
 8009118:	d119      	bne.n	800914e <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009124:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009128:	d027      	beq.n	800917a <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800912e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009132:	d108      	bne.n	8009146 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	685a      	ldr	r2, [r3, #4]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009142:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009144:	e019      	b.n	800917a <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f000 fb60 	bl	800980c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800914c:	e015      	b.n	800917a <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800914e:	2140      	movs	r1, #64	@ 0x40
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f000 fe81 	bl	8009e58 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009156:	e010      	b.n	800917a <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	095b      	lsrs	r3, r3, #5
 800915c:	f003 0301 	and.w	r3, r3, #1
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00b      	beq.n	800917c <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	095b      	lsrs	r3, r3, #5
 8009168:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800916c:	2b00      	cmp	r3, #0
 800916e:	d005      	beq.n	800917c <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009170:	68b9      	ldr	r1, [r7, #8]
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f000 fbe6 	bl	8009944 <I2C_ITMasterCplt>
 8009178:	e000      	b.n	800917c <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800917a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3718      	adds	r7, #24
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
	...

08009190 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b088      	sub	sp, #32
 8009194:	af02      	add	r7, sp, #8
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800919c:	4b92      	ldr	r3, [pc, #584]	@ (80093e8 <I2C_Mem_ISR_DMA+0x258>)
 800919e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d101      	bne.n	80091ae <I2C_Mem_ISR_DMA+0x1e>
 80091aa:	2302      	movs	r3, #2
 80091ac:	e118      	b.n	80093e0 <I2C_Mem_ISR_DMA+0x250>
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2201      	movs	r2, #1
 80091b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	091b      	lsrs	r3, r3, #4
 80091ba:	f003 0301 	and.w	r3, r3, #1
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d017      	beq.n	80091f2 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	091b      	lsrs	r3, r3, #4
 80091c6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d011      	beq.n	80091f2 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2210      	movs	r2, #16
 80091d4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091da:	f043 0204 	orr.w	r2, r3, #4
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80091e2:	2120      	movs	r1, #32
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f001 f985 	bl	800a4f4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80091ea:	68f8      	ldr	r0, [r7, #12]
 80091ec:	f000 ff4b 	bl	800a086 <I2C_Flush_TXDR>
 80091f0:	e0f1      	b.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	085b      	lsrs	r3, r3, #1
 80091f6:	f003 0301 	and.w	r3, r3, #1
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d00f      	beq.n	800921e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	085b      	lsrs	r3, r3, #1
 8009202:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009206:	2b00      	cmp	r3, #0
 8009208:	d009      	beq.n	800921e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009212:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f04f 32ff 	mov.w	r2, #4294967295
 800921a:	651a      	str	r2, [r3, #80]	@ 0x50
 800921c:	e0db      	b.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	09db      	lsrs	r3, r3, #7
 8009222:	f003 0301 	and.w	r3, r3, #1
 8009226:	2b00      	cmp	r3, #0
 8009228:	d060      	beq.n	80092ec <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	099b      	lsrs	r3, r3, #6
 800922e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009232:	2b00      	cmp	r3, #0
 8009234:	d05a      	beq.n	80092ec <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009236:	2101      	movs	r1, #1
 8009238:	68f8      	ldr	r0, [r7, #12]
 800923a:	f001 f9df 	bl	800a5fc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800923e:	2110      	movs	r1, #16
 8009240:	68f8      	ldr	r0, [r7, #12]
 8009242:	f001 f957 	bl	800a4f4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800924a:	b29b      	uxth	r3, r3
 800924c:	2b00      	cmp	r3, #0
 800924e:	d048      	beq.n	80092e2 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009254:	b29b      	uxth	r3, r3
 8009256:	2bff      	cmp	r3, #255	@ 0xff
 8009258:	d910      	bls.n	800927c <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	22ff      	movs	r2, #255	@ 0xff
 800925e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009264:	b299      	uxth	r1, r3
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800926a:	b2da      	uxtb	r2, r3
 800926c:	2300      	movs	r3, #0
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f001 f90b 	bl	800a490 <I2C_TransferConfig>
 800927a:	e011      	b.n	80092a0 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009280:	b29a      	uxth	r2, r3
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800928a:	b299      	uxth	r1, r3
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009290:	b2da      	uxtb	r2, r3
 8009292:	2300      	movs	r3, #0
 8009294:	9300      	str	r3, [sp, #0]
 8009296:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f001 f8f8 	bl	800a490 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092a4:	b29a      	uxth	r2, r3
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	b29a      	uxth	r2, r3
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	2b22      	cmp	r3, #34	@ 0x22
 80092bc:	d108      	bne.n	80092d0 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80092cc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80092ce:	e082      	b.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80092de:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80092e0:	e079      	b.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80092e2:	2140      	movs	r1, #64	@ 0x40
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f000 fdb7 	bl	8009e58 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80092ea:	e074      	b.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	099b      	lsrs	r3, r3, #6
 80092f0:	f003 0301 	and.w	r3, r3, #1
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d05e      	beq.n	80093b6 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	099b      	lsrs	r3, r3, #6
 80092fc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009300:	2b00      	cmp	r3, #0
 8009302:	d058      	beq.n	80093b6 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009304:	2101      	movs	r1, #1
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f001 f978 	bl	800a5fc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800930c:	2110      	movs	r1, #16
 800930e:	68f8      	ldr	r0, [r7, #12]
 8009310:	f001 f8f0 	bl	800a4f4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800931a:	b2db      	uxtb	r3, r3
 800931c:	2b22      	cmp	r3, #34	@ 0x22
 800931e:	d101      	bne.n	8009324 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8009320:	4b32      	ldr	r3, [pc, #200]	@ (80093ec <I2C_Mem_ISR_DMA+0x25c>)
 8009322:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009328:	b29b      	uxth	r3, r3
 800932a:	2bff      	cmp	r3, #255	@ 0xff
 800932c:	d910      	bls.n	8009350 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	22ff      	movs	r2, #255	@ 0xff
 8009332:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009338:	b299      	uxth	r1, r3
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800933e:	b2da      	uxtb	r2, r3
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009348:	68f8      	ldr	r0, [r7, #12]
 800934a:	f001 f8a1 	bl	800a490 <I2C_TransferConfig>
 800934e:	e011      	b.n	8009374 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009354:	b29a      	uxth	r2, r3
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800935e:	b299      	uxth	r1, r3
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009364:	b2da      	uxtb	r2, r3
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	9300      	str	r3, [sp, #0]
 800936a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800936e:	68f8      	ldr	r0, [r7, #12]
 8009370:	f001 f88e 	bl	800a490 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009378:	b29a      	uxth	r2, r3
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800937e:	1ad3      	subs	r3, r2, r3
 8009380:	b29a      	uxth	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800938c:	b2db      	uxtb	r3, r3
 800938e:	2b22      	cmp	r3, #34	@ 0x22
 8009390:	d108      	bne.n	80093a4 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	681a      	ldr	r2, [r3, #0]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80093a0:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80093a2:	e018      	b.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	681a      	ldr	r2, [r3, #0]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80093b2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80093b4:	e00f      	b.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	095b      	lsrs	r3, r3, #5
 80093ba:	f003 0301 	and.w	r3, r3, #1
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d009      	beq.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	095b      	lsrs	r3, r3, #5
 80093c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d003      	beq.n	80093d6 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80093ce:	68b9      	ldr	r1, [r7, #8]
 80093d0:	68f8      	ldr	r0, [r7, #12]
 80093d2:	f000 fab7 	bl	8009944 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2200      	movs	r2, #0
 80093da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80093de:	2300      	movs	r3, #0
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3718      	adds	r7, #24
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}
 80093e8:	80002000 	.word	0x80002000
 80093ec:	80002400 	.word	0x80002400

080093f0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b088      	sub	sp, #32
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009400:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009402:	2300      	movs	r3, #0
 8009404:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800940c:	2b01      	cmp	r3, #1
 800940e:	d101      	bne.n	8009414 <I2C_Slave_ISR_DMA+0x24>
 8009410:	2302      	movs	r3, #2
 8009412:	e0ca      	b.n	80095aa <I2C_Slave_ISR_DMA+0x1ba>
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2201      	movs	r2, #1
 8009418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	095b      	lsrs	r3, r3, #5
 8009420:	f003 0301 	and.w	r3, r3, #1
 8009424:	2b00      	cmp	r3, #0
 8009426:	d00a      	beq.n	800943e <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	095b      	lsrs	r3, r3, #5
 800942c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009430:	2b00      	cmp	r3, #0
 8009432:	d004      	beq.n	800943e <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009434:	68b9      	ldr	r1, [r7, #8]
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f000 fb4e 	bl	8009ad8 <I2C_ITSlaveCplt>
 800943c:	e0b0      	b.n	80095a0 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	091b      	lsrs	r3, r3, #4
 8009442:	f003 0301 	and.w	r3, r3, #1
 8009446:	2b00      	cmp	r3, #0
 8009448:	f000 809a 	beq.w	8009580 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	091b      	lsrs	r3, r3, #4
 8009450:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009454:	2b00      	cmp	r3, #0
 8009456:	f000 8093 	beq.w	8009580 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	0b9b      	lsrs	r3, r3, #14
 800945e:	f003 0301 	and.w	r3, r3, #1
 8009462:	2b00      	cmp	r3, #0
 8009464:	d105      	bne.n	8009472 <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	0bdb      	lsrs	r3, r3, #15
 800946a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800946e:	2b00      	cmp	r3, #0
 8009470:	d07f      	beq.n	8009572 <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00d      	beq.n	8009496 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	0bdb      	lsrs	r3, r3, #15
 800947e:	f003 0301 	and.w	r3, r3, #1
 8009482:	2b00      	cmp	r3, #0
 8009484:	d007      	beq.n	8009496 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d101      	bne.n	8009496 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8009492:	2301      	movs	r3, #1
 8009494:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00d      	beq.n	80094ba <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	0b9b      	lsrs	r3, r3, #14
 80094a2:	f003 0301 	and.w	r3, r3, #1
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d007      	beq.n	80094ba <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d101      	bne.n	80094ba <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 80094b6:	2301      	movs	r3, #1
 80094b8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d128      	bne.n	8009512 <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	2b28      	cmp	r3, #40	@ 0x28
 80094ca:	d108      	bne.n	80094de <I2C_Slave_ISR_DMA+0xee>
 80094cc:	69bb      	ldr	r3, [r7, #24]
 80094ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80094d2:	d104      	bne.n	80094de <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80094d4:	68b9      	ldr	r1, [r7, #8]
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f000 fc68 	bl	8009dac <I2C_ITListenCplt>
 80094dc:	e048      	b.n	8009570 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	2b29      	cmp	r3, #41	@ 0x29
 80094e8:	d10e      	bne.n	8009508 <I2C_Slave_ISR_DMA+0x118>
 80094ea:	69bb      	ldr	r3, [r7, #24]
 80094ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80094f0:	d00a      	beq.n	8009508 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	2210      	movs	r2, #16
 80094f8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80094fa:	68f8      	ldr	r0, [r7, #12]
 80094fc:	f000 fdc3 	bl	800a086 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009500:	68f8      	ldr	r0, [r7, #12]
 8009502:	f000 f9c0 	bl	8009886 <I2C_ITSlaveSeqCplt>
 8009506:	e033      	b.n	8009570 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2210      	movs	r2, #16
 800950e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009510:	e034      	b.n	800957c <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	2210      	movs	r2, #16
 8009518:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800951e:	f043 0204 	orr.w	r2, r3, #4
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800952c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800952e:	69bb      	ldr	r3, [r7, #24]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d003      	beq.n	800953c <I2C_Slave_ISR_DMA+0x14c>
 8009534:	69bb      	ldr	r3, [r7, #24]
 8009536:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800953a:	d11f      	bne.n	800957c <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800953c:	7dfb      	ldrb	r3, [r7, #23]
 800953e:	2b21      	cmp	r3, #33	@ 0x21
 8009540:	d002      	beq.n	8009548 <I2C_Slave_ISR_DMA+0x158>
 8009542:	7dfb      	ldrb	r3, [r7, #23]
 8009544:	2b29      	cmp	r3, #41	@ 0x29
 8009546:	d103      	bne.n	8009550 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2221      	movs	r2, #33	@ 0x21
 800954c:	631a      	str	r2, [r3, #48]	@ 0x30
 800954e:	e008      	b.n	8009562 <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009550:	7dfb      	ldrb	r3, [r7, #23]
 8009552:	2b22      	cmp	r3, #34	@ 0x22
 8009554:	d002      	beq.n	800955c <I2C_Slave_ISR_DMA+0x16c>
 8009556:	7dfb      	ldrb	r3, [r7, #23]
 8009558:	2b2a      	cmp	r3, #42	@ 0x2a
 800955a:	d102      	bne.n	8009562 <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2222      	movs	r2, #34	@ 0x22
 8009560:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009566:	4619      	mov	r1, r3
 8009568:	68f8      	ldr	r0, [r7, #12]
 800956a:	f000 fc75 	bl	8009e58 <I2C_ITError>
      if (treatdmanack == 1U)
 800956e:	e005      	b.n	800957c <I2C_Slave_ISR_DMA+0x18c>
 8009570:	e004      	b.n	800957c <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2210      	movs	r2, #16
 8009578:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800957a:	e011      	b.n	80095a0 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 800957c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800957e:	e00f      	b.n	80095a0 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	08db      	lsrs	r3, r3, #3
 8009584:	f003 0301 	and.w	r3, r3, #1
 8009588:	2b00      	cmp	r3, #0
 800958a:	d009      	beq.n	80095a0 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	08db      	lsrs	r3, r3, #3
 8009590:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009594:	2b00      	cmp	r3, #0
 8009596:	d003      	beq.n	80095a0 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009598:	68b9      	ldr	r1, [r7, #8]
 800959a:	68f8      	ldr	r0, [r7, #12]
 800959c:	f000 f8b2 	bl	8009704 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80095a8:	2300      	movs	r3, #0
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3720      	adds	r7, #32
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}
	...

080095b4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b086      	sub	sp, #24
 80095b8:	af02      	add	r7, sp, #8
 80095ba:	60f8      	str	r0, [r7, #12]
 80095bc:	4608      	mov	r0, r1
 80095be:	4611      	mov	r1, r2
 80095c0:	461a      	mov	r2, r3
 80095c2:	4603      	mov	r3, r0
 80095c4:	817b      	strh	r3, [r7, #10]
 80095c6:	460b      	mov	r3, r1
 80095c8:	813b      	strh	r3, [r7, #8]
 80095ca:	4613      	mov	r3, r2
 80095cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80095ce:	88fb      	ldrh	r3, [r7, #6]
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	8979      	ldrh	r1, [r7, #10]
 80095d4:	4b20      	ldr	r3, [pc, #128]	@ (8009658 <I2C_RequestMemoryWrite+0xa4>)
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f000 ff57 	bl	800a490 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80095e2:	69fa      	ldr	r2, [r7, #28]
 80095e4:	69b9      	ldr	r1, [r7, #24]
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f000 fde8 	bl	800a1bc <I2C_WaitOnTXISFlagUntilTimeout>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d001      	beq.n	80095f6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80095f2:	2301      	movs	r3, #1
 80095f4:	e02c      	b.n	8009650 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80095f6:	88fb      	ldrh	r3, [r7, #6]
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d105      	bne.n	8009608 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80095fc:	893b      	ldrh	r3, [r7, #8]
 80095fe:	b2da      	uxtb	r2, r3
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	629a      	str	r2, [r3, #40]	@ 0x28
 8009606:	e015      	b.n	8009634 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009608:	893b      	ldrh	r3, [r7, #8]
 800960a:	0a1b      	lsrs	r3, r3, #8
 800960c:	b29b      	uxth	r3, r3
 800960e:	b2da      	uxtb	r2, r3
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009616:	69fa      	ldr	r2, [r7, #28]
 8009618:	69b9      	ldr	r1, [r7, #24]
 800961a:	68f8      	ldr	r0, [r7, #12]
 800961c:	f000 fdce 	bl	800a1bc <I2C_WaitOnTXISFlagUntilTimeout>
 8009620:	4603      	mov	r3, r0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d001      	beq.n	800962a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	e012      	b.n	8009650 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800962a:	893b      	ldrh	r3, [r7, #8]
 800962c:	b2da      	uxtb	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	9300      	str	r3, [sp, #0]
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	2200      	movs	r2, #0
 800963c:	2180      	movs	r1, #128	@ 0x80
 800963e:	68f8      	ldr	r0, [r7, #12]
 8009640:	f000 fd63 	bl	800a10a <I2C_WaitOnFlagUntilTimeout>
 8009644:	4603      	mov	r3, r0
 8009646:	2b00      	cmp	r3, #0
 8009648:	d001      	beq.n	800964e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e000      	b.n	8009650 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	3710      	adds	r7, #16
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}
 8009658:	80002000 	.word	0x80002000

0800965c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b086      	sub	sp, #24
 8009660:	af02      	add	r7, sp, #8
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	4608      	mov	r0, r1
 8009666:	4611      	mov	r1, r2
 8009668:	461a      	mov	r2, r3
 800966a:	4603      	mov	r3, r0
 800966c:	817b      	strh	r3, [r7, #10]
 800966e:	460b      	mov	r3, r1
 8009670:	813b      	strh	r3, [r7, #8]
 8009672:	4613      	mov	r3, r2
 8009674:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009676:	88fb      	ldrh	r3, [r7, #6]
 8009678:	b2da      	uxtb	r2, r3
 800967a:	8979      	ldrh	r1, [r7, #10]
 800967c:	4b20      	ldr	r3, [pc, #128]	@ (8009700 <I2C_RequestMemoryRead+0xa4>)
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	2300      	movs	r3, #0
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	f000 ff04 	bl	800a490 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009688:	69fa      	ldr	r2, [r7, #28]
 800968a:	69b9      	ldr	r1, [r7, #24]
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 fd95 	bl	800a1bc <I2C_WaitOnTXISFlagUntilTimeout>
 8009692:	4603      	mov	r3, r0
 8009694:	2b00      	cmp	r3, #0
 8009696:	d001      	beq.n	800969c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e02c      	b.n	80096f6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800969c:	88fb      	ldrh	r3, [r7, #6]
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d105      	bne.n	80096ae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80096a2:	893b      	ldrh	r3, [r7, #8]
 80096a4:	b2da      	uxtb	r2, r3
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80096ac:	e015      	b.n	80096da <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80096ae:	893b      	ldrh	r3, [r7, #8]
 80096b0:	0a1b      	lsrs	r3, r3, #8
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	b2da      	uxtb	r2, r3
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80096bc:	69fa      	ldr	r2, [r7, #28]
 80096be:	69b9      	ldr	r1, [r7, #24]
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f000 fd7b 	bl	800a1bc <I2C_WaitOnTXISFlagUntilTimeout>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d001      	beq.n	80096d0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80096cc:	2301      	movs	r3, #1
 80096ce:	e012      	b.n	80096f6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80096d0:	893b      	ldrh	r3, [r7, #8]
 80096d2:	b2da      	uxtb	r2, r3
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	69bb      	ldr	r3, [r7, #24]
 80096e0:	2200      	movs	r2, #0
 80096e2:	2140      	movs	r1, #64	@ 0x40
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f000 fd10 	bl	800a10a <I2C_WaitOnFlagUntilTimeout>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d001      	beq.n	80096f4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e000      	b.n	80096f6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	80002000 	.word	0x80002000

08009704 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009714:	b2db      	uxtb	r3, r3
 8009716:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800971a:	2b28      	cmp	r3, #40	@ 0x28
 800971c:	d16a      	bne.n	80097f4 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	0c1b      	lsrs	r3, r3, #16
 8009726:	b2db      	uxtb	r3, r3
 8009728:	f003 0301 	and.w	r3, r3, #1
 800972c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	699b      	ldr	r3, [r3, #24]
 8009734:	0c1b      	lsrs	r3, r3, #16
 8009736:	b29b      	uxth	r3, r3
 8009738:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800973c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	b29b      	uxth	r3, r3
 8009746:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800974a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	b29b      	uxth	r3, r3
 8009754:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009758:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	2b02      	cmp	r3, #2
 8009760:	d138      	bne.n	80097d4 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8009762:	897b      	ldrh	r3, [r7, #10]
 8009764:	09db      	lsrs	r3, r3, #7
 8009766:	b29a      	uxth	r2, r3
 8009768:	89bb      	ldrh	r3, [r7, #12]
 800976a:	4053      	eors	r3, r2
 800976c:	b29b      	uxth	r3, r3
 800976e:	f003 0306 	and.w	r3, r3, #6
 8009772:	2b00      	cmp	r3, #0
 8009774:	d11c      	bne.n	80097b0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8009776:	897b      	ldrh	r3, [r7, #10]
 8009778:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800977e:	1c5a      	adds	r2, r3, #1
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009788:	2b02      	cmp	r3, #2
 800978a:	d13b      	bne.n	8009804 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2208      	movs	r2, #8
 8009798:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80097a2:	89ba      	ldrh	r2, [r7, #12]
 80097a4:	7bfb      	ldrb	r3, [r7, #15]
 80097a6:	4619      	mov	r1, r3
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7ff f858 	bl	800885e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80097ae:	e029      	b.n	8009804 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80097b0:	893b      	ldrh	r3, [r7, #8]
 80097b2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80097b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 ff1f 	bl	800a5fc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80097c6:	89ba      	ldrh	r2, [r7, #12]
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	4619      	mov	r1, r3
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f7ff f846 	bl	800885e <HAL_I2C_AddrCallback>
}
 80097d2:	e017      	b.n	8009804 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80097d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 ff0f 	bl	800a5fc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80097e6:	89ba      	ldrh	r2, [r7, #12]
 80097e8:	7bfb      	ldrb	r3, [r7, #15]
 80097ea:	4619      	mov	r1, r3
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f7ff f836 	bl	800885e <HAL_I2C_AddrCallback>
}
 80097f2:	e007      	b.n	8009804 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2208      	movs	r2, #8
 80097fa:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2200      	movs	r2, #0
 8009800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8009804:	bf00      	nop
 8009806:	3710      	adds	r7, #16
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b082      	sub	sp, #8
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009822:	b2db      	uxtb	r3, r3
 8009824:	2b21      	cmp	r3, #33	@ 0x21
 8009826:	d115      	bne.n	8009854 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2220      	movs	r2, #32
 800982c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2211      	movs	r2, #17
 8009834:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2200      	movs	r2, #0
 800983a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800983c:	2101      	movs	r1, #1
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fedc 	bl	800a5fc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f7fe ffe8 	bl	8008822 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009852:	e014      	b.n	800987e <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2220      	movs	r2, #32
 8009858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2212      	movs	r2, #18
 8009860:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009868:	2102      	movs	r1, #2
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 fec6 	bl	800a5fc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f7fc ff75 	bl	8006768 <HAL_I2C_MasterRxCpltCallback>
}
 800987e:	bf00      	nop
 8009880:	3708      	adds	r7, #8
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}

08009886 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b084      	sub	sp, #16
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2200      	movs	r2, #0
 800989a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	0b9b      	lsrs	r3, r3, #14
 80098a2:	f003 0301 	and.w	r3, r3, #1
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d008      	beq.n	80098bc <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80098b8:	601a      	str	r2, [r3, #0]
 80098ba:	e00d      	b.n	80098d8 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	0bdb      	lsrs	r3, r3, #15
 80098c0:	f003 0301 	and.w	r3, r3, #1
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d007      	beq.n	80098d8 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	681a      	ldr	r2, [r3, #0]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80098d6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	2b29      	cmp	r3, #41	@ 0x29
 80098e2:	d112      	bne.n	800990a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2228      	movs	r2, #40	@ 0x28
 80098e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2221      	movs	r2, #33	@ 0x21
 80098f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80098f2:	2101      	movs	r1, #1
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 fe81 	bl	800a5fc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7fe ff97 	bl	8008836 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009908:	e017      	b.n	800993a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009910:	b2db      	uxtb	r3, r3
 8009912:	2b2a      	cmp	r3, #42	@ 0x2a
 8009914:	d111      	bne.n	800993a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2228      	movs	r2, #40	@ 0x28
 800991a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2222      	movs	r2, #34	@ 0x22
 8009922:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009924:	2102      	movs	r1, #2
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 fe68 	bl	800a5fc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f7fe ff88 	bl	800884a <HAL_I2C_SlaveRxCpltCallback>
}
 800993a:	bf00      	nop
 800993c:	3710      	adds	r7, #16
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
	...

08009944 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b086      	sub	sp, #24
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2220      	movs	r2, #32
 8009958:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009960:	b2db      	uxtb	r3, r3
 8009962:	2b21      	cmp	r3, #33	@ 0x21
 8009964:	d107      	bne.n	8009976 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009966:	2101      	movs	r1, #1
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f000 fe47 	bl	800a5fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2211      	movs	r2, #17
 8009972:	631a      	str	r2, [r3, #48]	@ 0x30
 8009974:	e00c      	b.n	8009990 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800997c:	b2db      	uxtb	r3, r3
 800997e:	2b22      	cmp	r3, #34	@ 0x22
 8009980:	d106      	bne.n	8009990 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009982:	2102      	movs	r1, #2
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 fe39 	bl	800a5fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2212      	movs	r2, #18
 800998e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	6859      	ldr	r1, [r3, #4]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681a      	ldr	r2, [r3, #0]
 800999a:	4b4d      	ldr	r3, [pc, #308]	@ (8009ad0 <I2C_ITMasterCplt+0x18c>)
 800999c:	400b      	ands	r3, r1
 800999e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	4a4a      	ldr	r2, [pc, #296]	@ (8009ad4 <I2C_ITMasterCplt+0x190>)
 80099aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	091b      	lsrs	r3, r3, #4
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d009      	beq.n	80099cc <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2210      	movs	r2, #16
 80099be:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099c4:	f043 0204 	orr.w	r2, r3, #4
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	2b60      	cmp	r3, #96	@ 0x60
 80099d6:	d10b      	bne.n	80099f0 <I2C_ITMasterCplt+0xac>
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	089b      	lsrs	r3, r3, #2
 80099dc:	f003 0301 	and.w	r3, r3, #1
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d005      	beq.n	80099f0 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80099ee:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 fb48 	bl	800a086 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099fa:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a02:	b2db      	uxtb	r3, r3
 8009a04:	2b60      	cmp	r3, #96	@ 0x60
 8009a06:	d002      	beq.n	8009a0e <I2C_ITMasterCplt+0xca>
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d006      	beq.n	8009a1c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a12:	4619      	mov	r1, r3
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fa1f 	bl	8009e58 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009a1a:	e054      	b.n	8009ac6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	2b21      	cmp	r3, #33	@ 0x21
 8009a26:	d124      	bne.n	8009a72 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	2b40      	cmp	r3, #64	@ 0x40
 8009a40:	d10b      	bne.n	8009a5a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f7fe ff1b 	bl	800888e <HAL_I2C_MemTxCpltCallback>
}
 8009a58:	e035      	b.n	8009ac6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7fe fed9 	bl	8008822 <HAL_I2C_MasterTxCpltCallback>
}
 8009a70:	e029      	b.n	8009ac6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b22      	cmp	r3, #34	@ 0x22
 8009a7c:	d123      	bne.n	8009ac6 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2220      	movs	r2, #32
 8009a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	2b40      	cmp	r3, #64	@ 0x40
 8009a96:	d10b      	bne.n	8009ab0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f7fb fbc3 	bl	8005234 <HAL_I2C_MemRxCpltCallback>
}
 8009aae:	e00a      	b.n	8009ac6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f7fc fe51 	bl	8006768 <HAL_I2C_MasterRxCpltCallback>
}
 8009ac6:	bf00      	nop
 8009ac8:	3718      	adds	r7, #24
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop
 8009ad0:	fe00e800 	.word	0xfe00e800
 8009ad4:	ffff0000 	.word	0xffff0000

08009ad8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b086      	sub	sp, #24
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af2:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009afa:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2220      	movs	r2, #32
 8009b02:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009b04:	7afb      	ldrb	r3, [r7, #11]
 8009b06:	2b21      	cmp	r3, #33	@ 0x21
 8009b08:	d002      	beq.n	8009b10 <I2C_ITSlaveCplt+0x38>
 8009b0a:	7afb      	ldrb	r3, [r7, #11]
 8009b0c:	2b29      	cmp	r3, #41	@ 0x29
 8009b0e:	d108      	bne.n	8009b22 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009b10:	f248 0101 	movw	r1, #32769	@ 0x8001
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 fd71 	bl	800a5fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2221      	movs	r2, #33	@ 0x21
 8009b1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b20:	e019      	b.n	8009b56 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009b22:	7afb      	ldrb	r3, [r7, #11]
 8009b24:	2b22      	cmp	r3, #34	@ 0x22
 8009b26:	d002      	beq.n	8009b2e <I2C_ITSlaveCplt+0x56>
 8009b28:	7afb      	ldrb	r3, [r7, #11]
 8009b2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b2c:	d108      	bne.n	8009b40 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009b2e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fd62 	bl	800a5fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2222      	movs	r2, #34	@ 0x22
 8009b3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b3e:	e00a      	b.n	8009b56 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8009b40:	7afb      	ldrb	r3, [r7, #11]
 8009b42:	2b28      	cmp	r3, #40	@ 0x28
 8009b44:	d107      	bne.n	8009b56 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8009b46:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 fd56 	bl	800a5fc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	685a      	ldr	r2, [r3, #4]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b64:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	6859      	ldr	r1, [r3, #4]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	4b8c      	ldr	r3, [pc, #560]	@ (8009da4 <I2C_ITSlaveCplt+0x2cc>)
 8009b72:	400b      	ands	r3, r1
 8009b74:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 fa85 	bl	800a086 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	0b9b      	lsrs	r3, r3, #14
 8009b80:	f003 0301 	and.w	r3, r3, #1
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d013      	beq.n	8009bb0 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009b96:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d020      	beq.n	8009be2 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	b29a      	uxth	r2, r3
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009bae:	e018      	b.n	8009be2 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	0bdb      	lsrs	r3, r3, #15
 8009bb4:	f003 0301 	and.w	r3, r3, #1
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d012      	beq.n	8009be2 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009bca:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d006      	beq.n	8009be2 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	b29a      	uxth	r2, r3
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	089b      	lsrs	r3, r3, #2
 8009be6:	f003 0301 	and.w	r3, r3, #1
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d020      	beq.n	8009c30 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	f023 0304 	bic.w	r3, r3, #4
 8009bf4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c00:	b2d2      	uxtb	r2, r2
 8009c02:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c08:	1c5a      	adds	r2, r3, #1
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d00c      	beq.n	8009c30 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	b29a      	uxth	r2, r3
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	b29a      	uxth	r2, r3
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d005      	beq.n	8009c46 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c3e:	f043 0204 	orr.w	r2, r3, #4
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	091b      	lsrs	r3, r3, #4
 8009c4a:	f003 0301 	and.w	r3, r3, #1
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d04a      	beq.n	8009ce8 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	091b      	lsrs	r3, r3, #4
 8009c56:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d044      	beq.n	8009ce8 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d128      	bne.n	8009cba <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	2b28      	cmp	r3, #40	@ 0x28
 8009c72:	d108      	bne.n	8009c86 <I2C_ITSlaveCplt+0x1ae>
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c7a:	d104      	bne.n	8009c86 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009c7c:	6979      	ldr	r1, [r7, #20]
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f894 	bl	8009dac <I2C_ITListenCplt>
 8009c84:	e030      	b.n	8009ce8 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c8c:	b2db      	uxtb	r3, r3
 8009c8e:	2b29      	cmp	r3, #41	@ 0x29
 8009c90:	d10e      	bne.n	8009cb0 <I2C_ITSlaveCplt+0x1d8>
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009c98:	d00a      	beq.n	8009cb0 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2210      	movs	r2, #16
 8009ca0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 f9ef 	bl	800a086 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f7ff fdec 	bl	8009886 <I2C_ITSlaveSeqCplt>
 8009cae:	e01b      	b.n	8009ce8 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2210      	movs	r2, #16
 8009cb6:	61da      	str	r2, [r3, #28]
 8009cb8:	e016      	b.n	8009ce8 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	2210      	movs	r2, #16
 8009cc0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cc6:	f043 0204 	orr.w	r2, r3, #4
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d003      	beq.n	8009cdc <I2C_ITSlaveCplt+0x204>
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009cda:	d105      	bne.n	8009ce8 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f8b8 	bl	8009e58 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d010      	beq.n	8009d20 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d02:	4619      	mov	r1, r3
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f000 f8a7 	bl	8009e58 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	2b28      	cmp	r3, #40	@ 0x28
 8009d14:	d141      	bne.n	8009d9a <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009d16:	6979      	ldr	r1, [r7, #20]
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 f847 	bl	8009dac <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009d1e:	e03c      	b.n	8009d9a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009d28:	d014      	beq.n	8009d54 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f7ff fdab 	bl	8009886 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	4a1d      	ldr	r2, [pc, #116]	@ (8009da8 <I2C_ITSlaveCplt+0x2d0>)
 8009d34:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2220      	movs	r2, #32
 8009d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2200      	movs	r2, #0
 8009d42:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f7fe fd94 	bl	800887a <HAL_I2C_ListenCpltCallback>
}
 8009d52:	e022      	b.n	8009d9a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	2b22      	cmp	r3, #34	@ 0x22
 8009d5e:	d10e      	bne.n	8009d7e <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2220      	movs	r2, #32
 8009d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f7fe fd67 	bl	800884a <HAL_I2C_SlaveRxCpltCallback>
}
 8009d7c:	e00d      	b.n	8009d9a <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2220      	movs	r2, #32
 8009d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f7fe fd4e 	bl	8008836 <HAL_I2C_SlaveTxCpltCallback>
}
 8009d9a:	bf00      	nop
 8009d9c:	3718      	adds	r7, #24
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}
 8009da2:	bf00      	nop
 8009da4:	fe00e800 	.word	0xfe00e800
 8009da8:	ffff0000 	.word	0xffff0000

08009dac <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b082      	sub	sp, #8
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	4a26      	ldr	r2, [pc, #152]	@ (8009e54 <I2C_ITListenCplt+0xa8>)
 8009dba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2220      	movs	r2, #32
 8009dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	089b      	lsrs	r3, r3, #2
 8009ddc:	f003 0301 	and.w	r3, r3, #1
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d022      	beq.n	8009e2a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dee:	b2d2      	uxtb	r2, r2
 8009df0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d012      	beq.n	8009e2a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	b29a      	uxth	r2, r3
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	3b01      	subs	r3, #1
 8009e18:	b29a      	uxth	r2, r3
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e22:	f043 0204 	orr.w	r2, r3, #4
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009e2a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 fbe4 	bl	800a5fc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2210      	movs	r2, #16
 8009e3a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f7fe fd18 	bl	800887a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009e4a:	bf00      	nop
 8009e4c:	3708      	adds	r7, #8
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	ffff0000 	.word	0xffff0000

08009e58 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b084      	sub	sp, #16
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
 8009e60:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e68:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	4a6d      	ldr	r2, [pc, #436]	@ (800a02c <I2C_ITError+0x1d4>)
 8009e76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	431a      	orrs	r2, r3
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009e8a:	7bfb      	ldrb	r3, [r7, #15]
 8009e8c:	2b28      	cmp	r3, #40	@ 0x28
 8009e8e:	d005      	beq.n	8009e9c <I2C_ITError+0x44>
 8009e90:	7bfb      	ldrb	r3, [r7, #15]
 8009e92:	2b29      	cmp	r3, #41	@ 0x29
 8009e94:	d002      	beq.n	8009e9c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009e96:	7bfb      	ldrb	r3, [r7, #15]
 8009e98:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e9a:	d10b      	bne.n	8009eb4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009e9c:	2103      	movs	r1, #3
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 fbac 	bl	800a5fc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2228      	movs	r2, #40	@ 0x28
 8009ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	4a60      	ldr	r2, [pc, #384]	@ (800a030 <I2C_ITError+0x1d8>)
 8009eb0:	635a      	str	r2, [r3, #52]	@ 0x34
 8009eb2:	e030      	b.n	8009f16 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009eb4:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fb9f 	bl	800a5fc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f000 f8e1 	bl	800a086 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	2b60      	cmp	r3, #96	@ 0x60
 8009ece:	d01f      	beq.n	8009f10 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2220      	movs	r2, #32
 8009ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	699b      	ldr	r3, [r3, #24]
 8009ede:	f003 0320 	and.w	r3, r3, #32
 8009ee2:	2b20      	cmp	r3, #32
 8009ee4:	d114      	bne.n	8009f10 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	699b      	ldr	r3, [r3, #24]
 8009eec:	f003 0310 	and.w	r3, r3, #16
 8009ef0:	2b10      	cmp	r3, #16
 8009ef2:	d109      	bne.n	8009f08 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	2210      	movs	r2, #16
 8009efa:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f00:	f043 0204 	orr.w	r2, r3, #4
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2220      	movs	r2, #32
 8009f0e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f1a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d039      	beq.n	8009f98 <I2C_ITError+0x140>
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	2b11      	cmp	r3, #17
 8009f28:	d002      	beq.n	8009f30 <I2C_ITError+0xd8>
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	2b21      	cmp	r3, #33	@ 0x21
 8009f2e:	d133      	bne.n	8009f98 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f3e:	d107      	bne.n	8009f50 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009f4e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f54:	4618      	mov	r0, r3
 8009f56:	f7fd fe69 	bl	8007c2c <HAL_DMA_GetState>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d017      	beq.n	8009f90 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f64:	4a33      	ldr	r2, [pc, #204]	@ (800a034 <I2C_ITError+0x1dc>)
 8009f66:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7fd fdf2 	bl	8007b5e <HAL_DMA_Abort_IT>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d04d      	beq.n	800a01c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009f8a:	4610      	mov	r0, r2
 8009f8c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009f8e:	e045      	b.n	800a01c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f851 	bl	800a038 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009f96:	e041      	b.n	800a01c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d039      	beq.n	800a014 <I2C_ITError+0x1bc>
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	2b12      	cmp	r3, #18
 8009fa4:	d002      	beq.n	8009fac <I2C_ITError+0x154>
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	2b22      	cmp	r3, #34	@ 0x22
 8009faa:	d133      	bne.n	800a014 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fba:	d107      	bne.n	8009fcc <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	681a      	ldr	r2, [r3, #0]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009fca:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7fd fe2b 	bl	8007c2c <HAL_DMA_GetState>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d017      	beq.n	800a00c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe0:	4a14      	ldr	r2, [pc, #80]	@ (800a034 <I2C_ITError+0x1dc>)
 8009fe2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f7fd fdb4 	bl	8007b5e <HAL_DMA_Abort_IT>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d011      	beq.n	800a020 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a006:	4610      	mov	r0, r2
 800a008:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a00a:	e009      	b.n	800a020 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f000 f813 	bl	800a038 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a012:	e005      	b.n	800a020 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 f80f 	bl	800a038 <I2C_TreatErrorCallback>
  }
}
 800a01a:	e002      	b.n	800a022 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a01c:	bf00      	nop
 800a01e:	e000      	b.n	800a022 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a020:	bf00      	nop
}
 800a022:	bf00      	nop
 800a024:	3710      	adds	r7, #16
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}
 800a02a:	bf00      	nop
 800a02c:	ffff0000 	.word	0xffff0000
 800a030:	08008da1 	.word	0x08008da1
 800a034:	0800a0cf 	.word	0x0800a0cf

0800a038 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b082      	sub	sp, #8
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a046:	b2db      	uxtb	r3, r3
 800a048:	2b60      	cmp	r3, #96	@ 0x60
 800a04a:	d10e      	bne.n	800a06a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2220      	movs	r2, #32
 800a050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2200      	movs	r2, #0
 800a05e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f7fe fc1d 	bl	80088a2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a068:	e009      	b.n	800a07e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2200      	movs	r2, #0
 800a06e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2200      	movs	r2, #0
 800a074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f7fc fb97 	bl	80067ac <HAL_I2C_ErrorCallback>
}
 800a07e:	bf00      	nop
 800a080:	3708      	adds	r7, #8
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}

0800a086 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a086:	b480      	push	{r7}
 800a088:	b083      	sub	sp, #12
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	699b      	ldr	r3, [r3, #24]
 800a094:	f003 0302 	and.w	r3, r3, #2
 800a098:	2b02      	cmp	r3, #2
 800a09a:	d103      	bne.n	800a0a4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	699b      	ldr	r3, [r3, #24]
 800a0aa:	f003 0301 	and.w	r3, r3, #1
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d007      	beq.n	800a0c2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	699a      	ldr	r2, [r3, #24]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f042 0201 	orr.w	r2, r2, #1
 800a0c0:	619a      	str	r2, [r3, #24]
  }
}
 800a0c2:	bf00      	nop
 800a0c4:	370c      	adds	r7, #12
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a0ce:	b580      	push	{r7, lr}
 800a0d0:	b084      	sub	sp, #16
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0da:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d003      	beq.n	800a0ec <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d003      	beq.n	800a0fc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800a0fc:	68f8      	ldr	r0, [r7, #12]
 800a0fe:	f7ff ff9b 	bl	800a038 <I2C_TreatErrorCallback>
}
 800a102:	bf00      	nop
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b084      	sub	sp, #16
 800a10e:	af00      	add	r7, sp, #0
 800a110:	60f8      	str	r0, [r7, #12]
 800a112:	60b9      	str	r1, [r7, #8]
 800a114:	603b      	str	r3, [r7, #0]
 800a116:	4613      	mov	r3, r2
 800a118:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a11a:	e03b      	b.n	800a194 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a11c:	69ba      	ldr	r2, [r7, #24]
 800a11e:	6839      	ldr	r1, [r7, #0]
 800a120:	68f8      	ldr	r0, [r7, #12]
 800a122:	f000 f8d5 	bl	800a2d0 <I2C_IsErrorOccurred>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d001      	beq.n	800a130 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e041      	b.n	800a1b4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a136:	d02d      	beq.n	800a194 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a138:	f7fd f972 	bl	8007420 <HAL_GetTick>
 800a13c:	4602      	mov	r2, r0
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	1ad3      	subs	r3, r2, r3
 800a142:	683a      	ldr	r2, [r7, #0]
 800a144:	429a      	cmp	r2, r3
 800a146:	d302      	bcc.n	800a14e <I2C_WaitOnFlagUntilTimeout+0x44>
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d122      	bne.n	800a194 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	699a      	ldr	r2, [r3, #24]
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	4013      	ands	r3, r2
 800a158:	68ba      	ldr	r2, [r7, #8]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	bf0c      	ite	eq
 800a15e:	2301      	moveq	r3, #1
 800a160:	2300      	movne	r3, #0
 800a162:	b2db      	uxtb	r3, r3
 800a164:	461a      	mov	r2, r3
 800a166:	79fb      	ldrb	r3, [r7, #7]
 800a168:	429a      	cmp	r2, r3
 800a16a:	d113      	bne.n	800a194 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a170:	f043 0220 	orr.w	r2, r3, #32
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2220      	movs	r2, #32
 800a17c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2200      	movs	r2, #0
 800a184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e00f      	b.n	800a1b4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	699a      	ldr	r2, [r3, #24]
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	4013      	ands	r3, r2
 800a19e:	68ba      	ldr	r2, [r7, #8]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	bf0c      	ite	eq
 800a1a4:	2301      	moveq	r3, #1
 800a1a6:	2300      	movne	r3, #0
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	79fb      	ldrb	r3, [r7, #7]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d0b4      	beq.n	800a11c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	60f8      	str	r0, [r7, #12]
 800a1c4:	60b9      	str	r1, [r7, #8]
 800a1c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a1c8:	e033      	b.n	800a232 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a1ca:	687a      	ldr	r2, [r7, #4]
 800a1cc:	68b9      	ldr	r1, [r7, #8]
 800a1ce:	68f8      	ldr	r0, [r7, #12]
 800a1d0:	f000 f87e 	bl	800a2d0 <I2C_IsErrorOccurred>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d001      	beq.n	800a1de <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e031      	b.n	800a242 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e4:	d025      	beq.n	800a232 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1e6:	f7fd f91b 	bl	8007420 <HAL_GetTick>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	1ad3      	subs	r3, r2, r3
 800a1f0:	68ba      	ldr	r2, [r7, #8]
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d302      	bcc.n	800a1fc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a1f6:	68bb      	ldr	r3, [r7, #8]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d11a      	bne.n	800a232 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	699b      	ldr	r3, [r3, #24]
 800a202:	f003 0302 	and.w	r3, r3, #2
 800a206:	2b02      	cmp	r3, #2
 800a208:	d013      	beq.n	800a232 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a20e:	f043 0220 	orr.w	r2, r3, #32
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2220      	movs	r2, #32
 800a21a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2200      	movs	r2, #0
 800a222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2200      	movs	r2, #0
 800a22a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a22e:	2301      	movs	r3, #1
 800a230:	e007      	b.n	800a242 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	699b      	ldr	r3, [r3, #24]
 800a238:	f003 0302 	and.w	r3, r3, #2
 800a23c:	2b02      	cmp	r3, #2
 800a23e:	d1c4      	bne.n	800a1ca <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a240:	2300      	movs	r3, #0
}
 800a242:	4618      	mov	r0, r3
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}

0800a24a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a24a:	b580      	push	{r7, lr}
 800a24c:	b084      	sub	sp, #16
 800a24e:	af00      	add	r7, sp, #0
 800a250:	60f8      	str	r0, [r7, #12]
 800a252:	60b9      	str	r1, [r7, #8]
 800a254:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a256:	e02f      	b.n	800a2b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	68b9      	ldr	r1, [r7, #8]
 800a25c:	68f8      	ldr	r0, [r7, #12]
 800a25e:	f000 f837 	bl	800a2d0 <I2C_IsErrorOccurred>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d001      	beq.n	800a26c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	e02d      	b.n	800a2c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a26c:	f7fd f8d8 	bl	8007420 <HAL_GetTick>
 800a270:	4602      	mov	r2, r0
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	1ad3      	subs	r3, r2, r3
 800a276:	68ba      	ldr	r2, [r7, #8]
 800a278:	429a      	cmp	r2, r3
 800a27a:	d302      	bcc.n	800a282 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d11a      	bne.n	800a2b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	699b      	ldr	r3, [r3, #24]
 800a288:	f003 0320 	and.w	r3, r3, #32
 800a28c:	2b20      	cmp	r3, #32
 800a28e:	d013      	beq.n	800a2b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a294:	f043 0220 	orr.w	r2, r3, #32
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2220      	movs	r2, #32
 800a2a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e007      	b.n	800a2c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	699b      	ldr	r3, [r3, #24]
 800a2be:	f003 0320 	and.w	r3, r3, #32
 800a2c2:	2b20      	cmp	r3, #32
 800a2c4:	d1c8      	bne.n	800a258 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a2c6:	2300      	movs	r3, #0
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3710      	adds	r7, #16
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}

0800a2d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b08a      	sub	sp, #40	@ 0x28
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	699b      	ldr	r3, [r3, #24]
 800a2e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	f003 0310 	and.w	r3, r3, #16
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d068      	beq.n	800a3ce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2210      	movs	r2, #16
 800a302:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a304:	e049      	b.n	800a39a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a30c:	d045      	beq.n	800a39a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a30e:	f7fd f887 	bl	8007420 <HAL_GetTick>
 800a312:	4602      	mov	r2, r0
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	1ad3      	subs	r3, r2, r3
 800a318:	68ba      	ldr	r2, [r7, #8]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d302      	bcc.n	800a324 <I2C_IsErrorOccurred+0x54>
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d13a      	bne.n	800a39a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a32e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a336:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	699b      	ldr	r3, [r3, #24]
 800a33e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a342:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a346:	d121      	bne.n	800a38c <I2C_IsErrorOccurred+0xbc>
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a34e:	d01d      	beq.n	800a38c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a350:	7cfb      	ldrb	r3, [r7, #19]
 800a352:	2b20      	cmp	r3, #32
 800a354:	d01a      	beq.n	800a38c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	685a      	ldr	r2, [r3, #4]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a364:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a366:	f7fd f85b 	bl	8007420 <HAL_GetTick>
 800a36a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a36c:	e00e      	b.n	800a38c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a36e:	f7fd f857 	bl	8007420 <HAL_GetTick>
 800a372:	4602      	mov	r2, r0
 800a374:	69fb      	ldr	r3, [r7, #28]
 800a376:	1ad3      	subs	r3, r2, r3
 800a378:	2b19      	cmp	r3, #25
 800a37a:	d907      	bls.n	800a38c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a37c:	6a3b      	ldr	r3, [r7, #32]
 800a37e:	f043 0320 	orr.w	r3, r3, #32
 800a382:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a38a:	e006      	b.n	800a39a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	699b      	ldr	r3, [r3, #24]
 800a392:	f003 0320 	and.w	r3, r3, #32
 800a396:	2b20      	cmp	r3, #32
 800a398:	d1e9      	bne.n	800a36e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	699b      	ldr	r3, [r3, #24]
 800a3a0:	f003 0320 	and.w	r3, r3, #32
 800a3a4:	2b20      	cmp	r3, #32
 800a3a6:	d003      	beq.n	800a3b0 <I2C_IsErrorOccurred+0xe0>
 800a3a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d0aa      	beq.n	800a306 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a3b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d103      	bne.n	800a3c0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2220      	movs	r2, #32
 800a3be:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a3c0:	6a3b      	ldr	r3, [r7, #32]
 800a3c2:	f043 0304 	orr.w	r3, r3, #4
 800a3c6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	699b      	ldr	r3, [r3, #24]
 800a3d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a3d6:	69bb      	ldr	r3, [r7, #24]
 800a3d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d00b      	beq.n	800a3f8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a3e0:	6a3b      	ldr	r3, [r7, #32]
 800a3e2:	f043 0301 	orr.w	r3, r3, #1
 800a3e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a3f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a3f8:	69bb      	ldr	r3, [r7, #24]
 800a3fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d00b      	beq.n	800a41a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a402:	6a3b      	ldr	r3, [r7, #32]
 800a404:	f043 0308 	orr.w	r3, r3, #8
 800a408:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a412:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a414:	2301      	movs	r3, #1
 800a416:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00b      	beq.n	800a43c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a424:	6a3b      	ldr	r3, [r7, #32]
 800a426:	f043 0302 	orr.w	r3, r3, #2
 800a42a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a434:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a436:	2301      	movs	r3, #1
 800a438:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a43c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a440:	2b00      	cmp	r3, #0
 800a442:	d01c      	beq.n	800a47e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a444:	68f8      	ldr	r0, [r7, #12]
 800a446:	f7ff fe1e 	bl	800a086 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	6859      	ldr	r1, [r3, #4]
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681a      	ldr	r2, [r3, #0]
 800a454:	4b0d      	ldr	r3, [pc, #52]	@ (800a48c <I2C_IsErrorOccurred+0x1bc>)
 800a456:	400b      	ands	r3, r1
 800a458:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a45e:	6a3b      	ldr	r3, [r7, #32]
 800a460:	431a      	orrs	r2, r3
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2220      	movs	r2, #32
 800a46a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2200      	movs	r2, #0
 800a472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a47e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a482:	4618      	mov	r0, r3
 800a484:	3728      	adds	r7, #40	@ 0x28
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	fe00e800 	.word	0xfe00e800

0800a490 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a490:	b480      	push	{r7}
 800a492:	b087      	sub	sp, #28
 800a494:	af00      	add	r7, sp, #0
 800a496:	60f8      	str	r0, [r7, #12]
 800a498:	607b      	str	r3, [r7, #4]
 800a49a:	460b      	mov	r3, r1
 800a49c:	817b      	strh	r3, [r7, #10]
 800a49e:	4613      	mov	r3, r2
 800a4a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a4a2:	897b      	ldrh	r3, [r7, #10]
 800a4a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a4a8:	7a7b      	ldrb	r3, [r7, #9]
 800a4aa:	041b      	lsls	r3, r3, #16
 800a4ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a4b0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a4b6:	6a3b      	ldr	r3, [r7, #32]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4be:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	685a      	ldr	r2, [r3, #4]
 800a4c6:	6a3b      	ldr	r3, [r7, #32]
 800a4c8:	0d5b      	lsrs	r3, r3, #21
 800a4ca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a4ce:	4b08      	ldr	r3, [pc, #32]	@ (800a4f0 <I2C_TransferConfig+0x60>)
 800a4d0:	430b      	orrs	r3, r1
 800a4d2:	43db      	mvns	r3, r3
 800a4d4:	ea02 0103 	and.w	r1, r2, r3
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	697a      	ldr	r2, [r7, #20]
 800a4de:	430a      	orrs	r2, r1
 800a4e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a4e2:	bf00      	nop
 800a4e4:	371c      	adds	r7, #28
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ec:	4770      	bx	lr
 800a4ee:	bf00      	nop
 800a4f0:	03ff63ff 	.word	0x03ff63ff

0800a4f4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b085      	sub	sp, #20
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a500:	2300      	movs	r3, #0
 800a502:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a508:	4a39      	ldr	r2, [pc, #228]	@ (800a5f0 <I2C_Enable_IRQ+0xfc>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d032      	beq.n	800a574 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800a512:	4a38      	ldr	r2, [pc, #224]	@ (800a5f4 <I2C_Enable_IRQ+0x100>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d02d      	beq.n	800a574 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800a51c:	4a36      	ldr	r2, [pc, #216]	@ (800a5f8 <I2C_Enable_IRQ+0x104>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d028      	beq.n	800a574 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a522:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a526:	2b00      	cmp	r3, #0
 800a528:	da03      	bge.n	800a532 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a530:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a532:	887b      	ldrh	r3, [r7, #2]
 800a534:	f003 0301 	and.w	r3, r3, #1
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d003      	beq.n	800a544 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800a542:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a544:	887b      	ldrh	r3, [r7, #2]
 800a546:	f003 0302 	and.w	r3, r3, #2
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d003      	beq.n	800a556 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800a554:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a556:	887b      	ldrh	r3, [r7, #2]
 800a558:	2b10      	cmp	r3, #16
 800a55a:	d103      	bne.n	800a564 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a562:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a564:	887b      	ldrh	r3, [r7, #2]
 800a566:	2b20      	cmp	r3, #32
 800a568:	d133      	bne.n	800a5d2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f043 0320 	orr.w	r3, r3, #32
 800a570:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a572:	e02e      	b.n	800a5d2 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a574:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	da03      	bge.n	800a584 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a582:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a584:	887b      	ldrh	r3, [r7, #2]
 800a586:	f003 0301 	and.w	r3, r3, #1
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d003      	beq.n	800a596 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800a594:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a596:	887b      	ldrh	r3, [r7, #2]
 800a598:	f003 0302 	and.w	r3, r3, #2
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d003      	beq.n	800a5a8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800a5a6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a5a8:	887b      	ldrh	r3, [r7, #2]
 800a5aa:	2b10      	cmp	r3, #16
 800a5ac:	d103      	bne.n	800a5b6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a5b4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a5b6:	887b      	ldrh	r3, [r7, #2]
 800a5b8:	2b20      	cmp	r3, #32
 800a5ba:	d103      	bne.n	800a5c4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a5c2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a5c4:	887b      	ldrh	r3, [r7, #2]
 800a5c6:	2b40      	cmp	r3, #64	@ 0x40
 800a5c8:	d103      	bne.n	800a5d2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5d0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	6819      	ldr	r1, [r3, #0]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	430a      	orrs	r2, r1
 800a5e0:	601a      	str	r2, [r3, #0]
}
 800a5e2:	bf00      	nop
 800a5e4:	3714      	adds	r7, #20
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	08008fa9 	.word	0x08008fa9
 800a5f4:	080093f1 	.word	0x080093f1
 800a5f8:	08009191 	.word	0x08009191

0800a5fc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b085      	sub	sp, #20
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	460b      	mov	r3, r1
 800a606:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a608:	2300      	movs	r3, #0
 800a60a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a60c:	887b      	ldrh	r3, [r7, #2]
 800a60e:	f003 0301 	and.w	r3, r3, #1
 800a612:	2b00      	cmp	r3, #0
 800a614:	d00f      	beq.n	800a636 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800a61c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a624:	b2db      	uxtb	r3, r3
 800a626:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a62a:	2b28      	cmp	r3, #40	@ 0x28
 800a62c:	d003      	beq.n	800a636 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a634:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a636:	887b      	ldrh	r3, [r7, #2]
 800a638:	f003 0302 	and.w	r3, r3, #2
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00f      	beq.n	800a660 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800a646:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a64e:	b2db      	uxtb	r3, r3
 800a650:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a654:	2b28      	cmp	r3, #40	@ 0x28
 800a656:	d003      	beq.n	800a660 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a65e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a660:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a664:	2b00      	cmp	r3, #0
 800a666:	da03      	bge.n	800a670 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a66e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a670:	887b      	ldrh	r3, [r7, #2]
 800a672:	2b10      	cmp	r3, #16
 800a674:	d103      	bne.n	800a67e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a67c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a67e:	887b      	ldrh	r3, [r7, #2]
 800a680:	2b20      	cmp	r3, #32
 800a682:	d103      	bne.n	800a68c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f043 0320 	orr.w	r3, r3, #32
 800a68a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a68c:	887b      	ldrh	r3, [r7, #2]
 800a68e:	2b40      	cmp	r3, #64	@ 0x40
 800a690:	d103      	bne.n	800a69a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a698:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	6819      	ldr	r1, [r3, #0]
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	43da      	mvns	r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	400a      	ands	r2, r1
 800a6aa:	601a      	str	r2, [r3, #0]
}
 800a6ac:	bf00      	nop
 800a6ae:	3714      	adds	r7, #20
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr

0800a6b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	2b20      	cmp	r3, #32
 800a6cc:	d138      	bne.n	800a740 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	d101      	bne.n	800a6dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a6d8:	2302      	movs	r3, #2
 800a6da:	e032      	b.n	800a742 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2224      	movs	r2, #36	@ 0x24
 800a6e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f022 0201 	bic.w	r2, r2, #1
 800a6fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	681a      	ldr	r2, [r3, #0]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a70a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	6819      	ldr	r1, [r3, #0]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	683a      	ldr	r2, [r7, #0]
 800a718:	430a      	orrs	r2, r1
 800a71a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f042 0201 	orr.w	r2, r2, #1
 800a72a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2220      	movs	r2, #32
 800a730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a73c:	2300      	movs	r3, #0
 800a73e:	e000      	b.n	800a742 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a740:	2302      	movs	r3, #2
  }
}
 800a742:	4618      	mov	r0, r3
 800a744:	370c      	adds	r7, #12
 800a746:	46bd      	mov	sp, r7
 800a748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74c:	4770      	bx	lr

0800a74e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a74e:	b480      	push	{r7}
 800a750:	b085      	sub	sp, #20
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
 800a756:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	2b20      	cmp	r3, #32
 800a762:	d139      	bne.n	800a7d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d101      	bne.n	800a772 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a76e:	2302      	movs	r3, #2
 800a770:	e033      	b.n	800a7da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2201      	movs	r2, #1
 800a776:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2224      	movs	r2, #36	@ 0x24
 800a77e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f022 0201 	bic.w	r2, r2, #1
 800a790:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a7a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	021b      	lsls	r3, r3, #8
 800a7a6:	68fa      	ldr	r2, [r7, #12]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	68fa      	ldr	r2, [r7, #12]
 800a7b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	681a      	ldr	r2, [r3, #0]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f042 0201 	orr.w	r2, r2, #1
 800a7c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2220      	movs	r2, #32
 800a7c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	e000      	b.n	800a7da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a7d8:	2302      	movs	r3, #2
  }
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3714      	adds	r7, #20
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e4:	4770      	bx	lr
	...

0800a7e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d141      	bne.n	800a87a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a7f6:	4b4b      	ldr	r3, [pc, #300]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a7fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a802:	d131      	bne.n	800a868 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a804:	4b47      	ldr	r3, [pc, #284]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a806:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a80a:	4a46      	ldr	r2, [pc, #280]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a80c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a810:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a814:	4b43      	ldr	r3, [pc, #268]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a81c:	4a41      	ldr	r2, [pc, #260]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a81e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a822:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a824:	4b40      	ldr	r3, [pc, #256]	@ (800a928 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	2232      	movs	r2, #50	@ 0x32
 800a82a:	fb02 f303 	mul.w	r3, r2, r3
 800a82e:	4a3f      	ldr	r2, [pc, #252]	@ (800a92c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a830:	fba2 2303 	umull	r2, r3, r2, r3
 800a834:	0c9b      	lsrs	r3, r3, #18
 800a836:	3301      	adds	r3, #1
 800a838:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a83a:	e002      	b.n	800a842 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	3b01      	subs	r3, #1
 800a840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a842:	4b38      	ldr	r3, [pc, #224]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a844:	695b      	ldr	r3, [r3, #20]
 800a846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a84a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a84e:	d102      	bne.n	800a856 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d1f2      	bne.n	800a83c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a856:	4b33      	ldr	r3, [pc, #204]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a858:	695b      	ldr	r3, [r3, #20]
 800a85a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a85e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a862:	d158      	bne.n	800a916 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a864:	2303      	movs	r3, #3
 800a866:	e057      	b.n	800a918 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a868:	4b2e      	ldr	r3, [pc, #184]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a86a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a86e:	4a2d      	ldr	r2, [pc, #180]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a870:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a874:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a878:	e04d      	b.n	800a916 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a880:	d141      	bne.n	800a906 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a882:	4b28      	ldr	r3, [pc, #160]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a88a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a88e:	d131      	bne.n	800a8f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a890:	4b24      	ldr	r3, [pc, #144]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a896:	4a23      	ldr	r2, [pc, #140]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a89c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a8a0:	4b20      	ldr	r3, [pc, #128]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a8a8:	4a1e      	ldr	r2, [pc, #120]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a8ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a8b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a928 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	2232      	movs	r2, #50	@ 0x32
 800a8b6:	fb02 f303 	mul.w	r3, r2, r3
 800a8ba:	4a1c      	ldr	r2, [pc, #112]	@ (800a92c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a8bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a8c0:	0c9b      	lsrs	r3, r3, #18
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a8c6:	e002      	b.n	800a8ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	3b01      	subs	r3, #1
 800a8cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a8ce:	4b15      	ldr	r3, [pc, #84]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8d0:	695b      	ldr	r3, [r3, #20]
 800a8d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a8d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8da:	d102      	bne.n	800a8e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d1f2      	bne.n	800a8c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a8e2:	4b10      	ldr	r3, [pc, #64]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a8ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8ee:	d112      	bne.n	800a916 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a8f0:	2303      	movs	r3, #3
 800a8f2:	e011      	b.n	800a918 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a8f4:	4b0b      	ldr	r3, [pc, #44]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8fa:	4a0a      	ldr	r2, [pc, #40]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a900:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a904:	e007      	b.n	800a916 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a906:	4b07      	ldr	r3, [pc, #28]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a90e:	4a05      	ldr	r2, [pc, #20]	@ (800a924 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a910:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a914:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a916:	2300      	movs	r3, #0
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3714      	adds	r7, #20
 800a91c:	46bd      	mov	sp, r7
 800a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a922:	4770      	bx	lr
 800a924:	40007000 	.word	0x40007000
 800a928:	20000008 	.word	0x20000008
 800a92c:	431bde83 	.word	0x431bde83

0800a930 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a930:	b480      	push	{r7}
 800a932:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a934:	4b05      	ldr	r3, [pc, #20]	@ (800a94c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	4a04      	ldr	r2, [pc, #16]	@ (800a94c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a93a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a93e:	6093      	str	r3, [r2, #8]
}
 800a940:	bf00      	nop
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr
 800a94a:	bf00      	nop
 800a94c:	40007000 	.word	0x40007000

0800a950 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b088      	sub	sp, #32
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d101      	bne.n	800a962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a95e:	2301      	movs	r3, #1
 800a960:	e2fe      	b.n	800af60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f003 0301 	and.w	r3, r3, #1
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d075      	beq.n	800aa5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a96e:	4b97      	ldr	r3, [pc, #604]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	f003 030c 	and.w	r3, r3, #12
 800a976:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a978:	4b94      	ldr	r3, [pc, #592]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a97a:	68db      	ldr	r3, [r3, #12]
 800a97c:	f003 0303 	and.w	r3, r3, #3
 800a980:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a982:	69bb      	ldr	r3, [r7, #24]
 800a984:	2b0c      	cmp	r3, #12
 800a986:	d102      	bne.n	800a98e <HAL_RCC_OscConfig+0x3e>
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	2b03      	cmp	r3, #3
 800a98c:	d002      	beq.n	800a994 <HAL_RCC_OscConfig+0x44>
 800a98e:	69bb      	ldr	r3, [r7, #24]
 800a990:	2b08      	cmp	r3, #8
 800a992:	d10b      	bne.n	800a9ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a994:	4b8d      	ldr	r3, [pc, #564]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d05b      	beq.n	800aa58 <HAL_RCC_OscConfig+0x108>
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d157      	bne.n	800aa58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	e2d9      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9b4:	d106      	bne.n	800a9c4 <HAL_RCC_OscConfig+0x74>
 800a9b6:	4b85      	ldr	r3, [pc, #532]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4a84      	ldr	r2, [pc, #528]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a9c0:	6013      	str	r3, [r2, #0]
 800a9c2:	e01d      	b.n	800aa00 <HAL_RCC_OscConfig+0xb0>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	685b      	ldr	r3, [r3, #4]
 800a9c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a9cc:	d10c      	bne.n	800a9e8 <HAL_RCC_OscConfig+0x98>
 800a9ce:	4b7f      	ldr	r3, [pc, #508]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4a7e      	ldr	r2, [pc, #504]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a9d8:	6013      	str	r3, [r2, #0]
 800a9da:	4b7c      	ldr	r3, [pc, #496]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a7b      	ldr	r2, [pc, #492]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a9e4:	6013      	str	r3, [r2, #0]
 800a9e6:	e00b      	b.n	800aa00 <HAL_RCC_OscConfig+0xb0>
 800a9e8:	4b78      	ldr	r3, [pc, #480]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4a77      	ldr	r2, [pc, #476]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a9f2:	6013      	str	r3, [r2, #0]
 800a9f4:	4b75      	ldr	r3, [pc, #468]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4a74      	ldr	r2, [pc, #464]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800a9fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a9fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	685b      	ldr	r3, [r3, #4]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d013      	beq.n	800aa30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa08:	f7fc fd0a 	bl	8007420 <HAL_GetTick>
 800aa0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aa0e:	e008      	b.n	800aa22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aa10:	f7fc fd06 	bl	8007420 <HAL_GetTick>
 800aa14:	4602      	mov	r2, r0
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	1ad3      	subs	r3, r2, r3
 800aa1a:	2b64      	cmp	r3, #100	@ 0x64
 800aa1c:	d901      	bls.n	800aa22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800aa1e:	2303      	movs	r3, #3
 800aa20:	e29e      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aa22:	4b6a      	ldr	r3, [pc, #424]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d0f0      	beq.n	800aa10 <HAL_RCC_OscConfig+0xc0>
 800aa2e:	e014      	b.n	800aa5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa30:	f7fc fcf6 	bl	8007420 <HAL_GetTick>
 800aa34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800aa36:	e008      	b.n	800aa4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aa38:	f7fc fcf2 	bl	8007420 <HAL_GetTick>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	1ad3      	subs	r3, r2, r3
 800aa42:	2b64      	cmp	r3, #100	@ 0x64
 800aa44:	d901      	bls.n	800aa4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800aa46:	2303      	movs	r3, #3
 800aa48:	e28a      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800aa4a:	4b60      	ldr	r3, [pc, #384]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d1f0      	bne.n	800aa38 <HAL_RCC_OscConfig+0xe8>
 800aa56:	e000      	b.n	800aa5a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f003 0302 	and.w	r3, r3, #2
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d075      	beq.n	800ab52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa66:	4b59      	ldr	r3, [pc, #356]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	f003 030c 	and.w	r3, r3, #12
 800aa6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aa70:	4b56      	ldr	r3, [pc, #344]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	f003 0303 	and.w	r3, r3, #3
 800aa78:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800aa7a:	69bb      	ldr	r3, [r7, #24]
 800aa7c:	2b0c      	cmp	r3, #12
 800aa7e:	d102      	bne.n	800aa86 <HAL_RCC_OscConfig+0x136>
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	2b02      	cmp	r3, #2
 800aa84:	d002      	beq.n	800aa8c <HAL_RCC_OscConfig+0x13c>
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	2b04      	cmp	r3, #4
 800aa8a:	d11f      	bne.n	800aacc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aa8c:	4b4f      	ldr	r3, [pc, #316]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d005      	beq.n	800aaa4 <HAL_RCC_OscConfig+0x154>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d101      	bne.n	800aaa4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	e25d      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aaa4:	4b49      	ldr	r3, [pc, #292]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	691b      	ldr	r3, [r3, #16]
 800aab0:	061b      	lsls	r3, r3, #24
 800aab2:	4946      	ldr	r1, [pc, #280]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aab4:	4313      	orrs	r3, r2
 800aab6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800aab8:	4b45      	ldr	r3, [pc, #276]	@ (800abd0 <HAL_RCC_OscConfig+0x280>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4618      	mov	r0, r3
 800aabe:	f7fc fc63 	bl	8007388 <HAL_InitTick>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d043      	beq.n	800ab50 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800aac8:	2301      	movs	r3, #1
 800aaca:	e249      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	68db      	ldr	r3, [r3, #12]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d023      	beq.n	800ab1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aad4:	4b3d      	ldr	r3, [pc, #244]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a3c      	ldr	r2, [pc, #240]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aada:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aae0:	f7fc fc9e 	bl	8007420 <HAL_GetTick>
 800aae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aae6:	e008      	b.n	800aafa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aae8:	f7fc fc9a 	bl	8007420 <HAL_GetTick>
 800aaec:	4602      	mov	r2, r0
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	1ad3      	subs	r3, r2, r3
 800aaf2:	2b02      	cmp	r3, #2
 800aaf4:	d901      	bls.n	800aafa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800aaf6:	2303      	movs	r3, #3
 800aaf8:	e232      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aafa:	4b34      	ldr	r3, [pc, #208]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d0f0      	beq.n	800aae8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab06:	4b31      	ldr	r3, [pc, #196]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	691b      	ldr	r3, [r3, #16]
 800ab12:	061b      	lsls	r3, r3, #24
 800ab14:	492d      	ldr	r1, [pc, #180]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab16:	4313      	orrs	r3, r2
 800ab18:	604b      	str	r3, [r1, #4]
 800ab1a:	e01a      	b.n	800ab52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ab1c:	4b2b      	ldr	r3, [pc, #172]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a2a      	ldr	r2, [pc, #168]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab28:	f7fc fc7a 	bl	8007420 <HAL_GetTick>
 800ab2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ab2e:	e008      	b.n	800ab42 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ab30:	f7fc fc76 	bl	8007420 <HAL_GetTick>
 800ab34:	4602      	mov	r2, r0
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	1ad3      	subs	r3, r2, r3
 800ab3a:	2b02      	cmp	r3, #2
 800ab3c:	d901      	bls.n	800ab42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ab3e:	2303      	movs	r3, #3
 800ab40:	e20e      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ab42:	4b22      	ldr	r3, [pc, #136]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d1f0      	bne.n	800ab30 <HAL_RCC_OscConfig+0x1e0>
 800ab4e:	e000      	b.n	800ab52 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f003 0308 	and.w	r3, r3, #8
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d041      	beq.n	800abe2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	695b      	ldr	r3, [r3, #20]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d01c      	beq.n	800aba0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ab66:	4b19      	ldr	r3, [pc, #100]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ab6c:	4a17      	ldr	r2, [pc, #92]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab6e:	f043 0301 	orr.w	r3, r3, #1
 800ab72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab76:	f7fc fc53 	bl	8007420 <HAL_GetTick>
 800ab7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ab7c:	e008      	b.n	800ab90 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ab7e:	f7fc fc4f 	bl	8007420 <HAL_GetTick>
 800ab82:	4602      	mov	r2, r0
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	1ad3      	subs	r3, r2, r3
 800ab88:	2b02      	cmp	r3, #2
 800ab8a:	d901      	bls.n	800ab90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	e1e7      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ab90:	4b0e      	ldr	r3, [pc, #56]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800ab92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ab96:	f003 0302 	and.w	r3, r3, #2
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d0ef      	beq.n	800ab7e <HAL_RCC_OscConfig+0x22e>
 800ab9e:	e020      	b.n	800abe2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aba0:	4b0a      	ldr	r3, [pc, #40]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aba6:	4a09      	ldr	r2, [pc, #36]	@ (800abcc <HAL_RCC_OscConfig+0x27c>)
 800aba8:	f023 0301 	bic.w	r3, r3, #1
 800abac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abb0:	f7fc fc36 	bl	8007420 <HAL_GetTick>
 800abb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800abb6:	e00d      	b.n	800abd4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800abb8:	f7fc fc32 	bl	8007420 <HAL_GetTick>
 800abbc:	4602      	mov	r2, r0
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	1ad3      	subs	r3, r2, r3
 800abc2:	2b02      	cmp	r3, #2
 800abc4:	d906      	bls.n	800abd4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800abc6:	2303      	movs	r3, #3
 800abc8:	e1ca      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
 800abca:	bf00      	nop
 800abcc:	40021000 	.word	0x40021000
 800abd0:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800abd4:	4b8c      	ldr	r3, [pc, #560]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800abd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800abda:	f003 0302 	and.w	r3, r3, #2
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d1ea      	bne.n	800abb8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f003 0304 	and.w	r3, r3, #4
 800abea:	2b00      	cmp	r3, #0
 800abec:	f000 80a6 	beq.w	800ad3c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800abf0:	2300      	movs	r3, #0
 800abf2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800abf4:	4b84      	ldr	r3, [pc, #528]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800abf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d101      	bne.n	800ac04 <HAL_RCC_OscConfig+0x2b4>
 800ac00:	2301      	movs	r3, #1
 800ac02:	e000      	b.n	800ac06 <HAL_RCC_OscConfig+0x2b6>
 800ac04:	2300      	movs	r3, #0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00d      	beq.n	800ac26 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ac0a:	4b7f      	ldr	r3, [pc, #508]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac0e:	4a7e      	ldr	r2, [pc, #504]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac14:	6593      	str	r3, [r2, #88]	@ 0x58
 800ac16:	4b7c      	ldr	r3, [pc, #496]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac1e:	60fb      	str	r3, [r7, #12]
 800ac20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ac22:	2301      	movs	r3, #1
 800ac24:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ac26:	4b79      	ldr	r3, [pc, #484]	@ (800ae0c <HAL_RCC_OscConfig+0x4bc>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d118      	bne.n	800ac64 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ac32:	4b76      	ldr	r3, [pc, #472]	@ (800ae0c <HAL_RCC_OscConfig+0x4bc>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a75      	ldr	r2, [pc, #468]	@ (800ae0c <HAL_RCC_OscConfig+0x4bc>)
 800ac38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ac3e:	f7fc fbef 	bl	8007420 <HAL_GetTick>
 800ac42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ac44:	e008      	b.n	800ac58 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ac46:	f7fc fbeb 	bl	8007420 <HAL_GetTick>
 800ac4a:	4602      	mov	r2, r0
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	1ad3      	subs	r3, r2, r3
 800ac50:	2b02      	cmp	r3, #2
 800ac52:	d901      	bls.n	800ac58 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ac54:	2303      	movs	r3, #3
 800ac56:	e183      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ac58:	4b6c      	ldr	r3, [pc, #432]	@ (800ae0c <HAL_RCC_OscConfig+0x4bc>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d0f0      	beq.n	800ac46 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	689b      	ldr	r3, [r3, #8]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d108      	bne.n	800ac7e <HAL_RCC_OscConfig+0x32e>
 800ac6c:	4b66      	ldr	r3, [pc, #408]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac72:	4a65      	ldr	r2, [pc, #404]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac74:	f043 0301 	orr.w	r3, r3, #1
 800ac78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ac7c:	e024      	b.n	800acc8 <HAL_RCC_OscConfig+0x378>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	689b      	ldr	r3, [r3, #8]
 800ac82:	2b05      	cmp	r3, #5
 800ac84:	d110      	bne.n	800aca8 <HAL_RCC_OscConfig+0x358>
 800ac86:	4b60      	ldr	r3, [pc, #384]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac8c:	4a5e      	ldr	r2, [pc, #376]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac8e:	f043 0304 	orr.w	r3, r3, #4
 800ac92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ac96:	4b5c      	ldr	r3, [pc, #368]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac9c:	4a5a      	ldr	r2, [pc, #360]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ac9e:	f043 0301 	orr.w	r3, r3, #1
 800aca2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aca6:	e00f      	b.n	800acc8 <HAL_RCC_OscConfig+0x378>
 800aca8:	4b57      	ldr	r3, [pc, #348]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800acaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acae:	4a56      	ldr	r2, [pc, #344]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800acb0:	f023 0301 	bic.w	r3, r3, #1
 800acb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800acb8:	4b53      	ldr	r3, [pc, #332]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800acba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acbe:	4a52      	ldr	r2, [pc, #328]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800acc0:	f023 0304 	bic.w	r3, r3, #4
 800acc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d016      	beq.n	800acfe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acd0:	f7fc fba6 	bl	8007420 <HAL_GetTick>
 800acd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800acd6:	e00a      	b.n	800acee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800acd8:	f7fc fba2 	bl	8007420 <HAL_GetTick>
 800acdc:	4602      	mov	r2, r0
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d901      	bls.n	800acee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800acea:	2303      	movs	r3, #3
 800acec:	e138      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800acee:	4b46      	ldr	r3, [pc, #280]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800acf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acf4:	f003 0302 	and.w	r3, r3, #2
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d0ed      	beq.n	800acd8 <HAL_RCC_OscConfig+0x388>
 800acfc:	e015      	b.n	800ad2a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acfe:	f7fc fb8f 	bl	8007420 <HAL_GetTick>
 800ad02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ad04:	e00a      	b.n	800ad1c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad06:	f7fc fb8b 	bl	8007420 <HAL_GetTick>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	1ad3      	subs	r3, r2, r3
 800ad10:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d901      	bls.n	800ad1c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ad18:	2303      	movs	r3, #3
 800ad1a:	e121      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ad1c:	4b3a      	ldr	r3, [pc, #232]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad22:	f003 0302 	and.w	r3, r3, #2
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d1ed      	bne.n	800ad06 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ad2a:	7ffb      	ldrb	r3, [r7, #31]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d105      	bne.n	800ad3c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ad30:	4b35      	ldr	r3, [pc, #212]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad34:	4a34      	ldr	r2, [pc, #208]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad3a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f003 0320 	and.w	r3, r3, #32
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d03c      	beq.n	800adc2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	699b      	ldr	r3, [r3, #24]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d01c      	beq.n	800ad8a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ad50:	4b2d      	ldr	r3, [pc, #180]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ad56:	4a2c      	ldr	r2, [pc, #176]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad58:	f043 0301 	orr.w	r3, r3, #1
 800ad5c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad60:	f7fc fb5e 	bl	8007420 <HAL_GetTick>
 800ad64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ad66:	e008      	b.n	800ad7a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ad68:	f7fc fb5a 	bl	8007420 <HAL_GetTick>
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	1ad3      	subs	r3, r2, r3
 800ad72:	2b02      	cmp	r3, #2
 800ad74:	d901      	bls.n	800ad7a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ad76:	2303      	movs	r3, #3
 800ad78:	e0f2      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ad7a:	4b23      	ldr	r3, [pc, #140]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ad80:	f003 0302 	and.w	r3, r3, #2
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d0ef      	beq.n	800ad68 <HAL_RCC_OscConfig+0x418>
 800ad88:	e01b      	b.n	800adc2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ad8a:	4b1f      	ldr	r3, [pc, #124]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ad90:	4a1d      	ldr	r2, [pc, #116]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ad92:	f023 0301 	bic.w	r3, r3, #1
 800ad96:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad9a:	f7fc fb41 	bl	8007420 <HAL_GetTick>
 800ad9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ada0:	e008      	b.n	800adb4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ada2:	f7fc fb3d 	bl	8007420 <HAL_GetTick>
 800ada6:	4602      	mov	r2, r0
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	1ad3      	subs	r3, r2, r3
 800adac:	2b02      	cmp	r3, #2
 800adae:	d901      	bls.n	800adb4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800adb0:	2303      	movs	r3, #3
 800adb2:	e0d5      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800adb4:	4b14      	ldr	r3, [pc, #80]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800adb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800adba:	f003 0302 	and.w	r3, r3, #2
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d1ef      	bne.n	800ada2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	69db      	ldr	r3, [r3, #28]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f000 80c9 	beq.w	800af5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800adcc:	4b0e      	ldr	r3, [pc, #56]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	f003 030c 	and.w	r3, r3, #12
 800add4:	2b0c      	cmp	r3, #12
 800add6:	f000 8083 	beq.w	800aee0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	69db      	ldr	r3, [r3, #28]
 800adde:	2b02      	cmp	r3, #2
 800ade0:	d15e      	bne.n	800aea0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ade2:	4b09      	ldr	r3, [pc, #36]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	4a08      	ldr	r2, [pc, #32]	@ (800ae08 <HAL_RCC_OscConfig+0x4b8>)
 800ade8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800adec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800adee:	f7fc fb17 	bl	8007420 <HAL_GetTick>
 800adf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800adf4:	e00c      	b.n	800ae10 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800adf6:	f7fc fb13 	bl	8007420 <HAL_GetTick>
 800adfa:	4602      	mov	r2, r0
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	1ad3      	subs	r3, r2, r3
 800ae00:	2b02      	cmp	r3, #2
 800ae02:	d905      	bls.n	800ae10 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800ae04:	2303      	movs	r3, #3
 800ae06:	e0ab      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
 800ae08:	40021000 	.word	0x40021000
 800ae0c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ae10:	4b55      	ldr	r3, [pc, #340]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d1ec      	bne.n	800adf6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ae1c:	4b52      	ldr	r3, [pc, #328]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae1e:	68da      	ldr	r2, [r3, #12]
 800ae20:	4b52      	ldr	r3, [pc, #328]	@ (800af6c <HAL_RCC_OscConfig+0x61c>)
 800ae22:	4013      	ands	r3, r2
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	6a11      	ldr	r1, [r2, #32]
 800ae28:	687a      	ldr	r2, [r7, #4]
 800ae2a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ae2c:	3a01      	subs	r2, #1
 800ae2e:	0112      	lsls	r2, r2, #4
 800ae30:	4311      	orrs	r1, r2
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800ae36:	0212      	lsls	r2, r2, #8
 800ae38:	4311      	orrs	r1, r2
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ae3e:	0852      	lsrs	r2, r2, #1
 800ae40:	3a01      	subs	r2, #1
 800ae42:	0552      	lsls	r2, r2, #21
 800ae44:	4311      	orrs	r1, r2
 800ae46:	687a      	ldr	r2, [r7, #4]
 800ae48:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ae4a:	0852      	lsrs	r2, r2, #1
 800ae4c:	3a01      	subs	r2, #1
 800ae4e:	0652      	lsls	r2, r2, #25
 800ae50:	4311      	orrs	r1, r2
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ae56:	06d2      	lsls	r2, r2, #27
 800ae58:	430a      	orrs	r2, r1
 800ae5a:	4943      	ldr	r1, [pc, #268]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ae60:	4b41      	ldr	r3, [pc, #260]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4a40      	ldr	r2, [pc, #256]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ae6a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ae6c:	4b3e      	ldr	r3, [pc, #248]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae6e:	68db      	ldr	r3, [r3, #12]
 800ae70:	4a3d      	ldr	r2, [pc, #244]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ae76:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae78:	f7fc fad2 	bl	8007420 <HAL_GetTick>
 800ae7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ae7e:	e008      	b.n	800ae92 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae80:	f7fc face 	bl	8007420 <HAL_GetTick>
 800ae84:	4602      	mov	r2, r0
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	1ad3      	subs	r3, r2, r3
 800ae8a:	2b02      	cmp	r3, #2
 800ae8c:	d901      	bls.n	800ae92 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800ae8e:	2303      	movs	r3, #3
 800ae90:	e066      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ae92:	4b35      	ldr	r3, [pc, #212]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d0f0      	beq.n	800ae80 <HAL_RCC_OscConfig+0x530>
 800ae9e:	e05e      	b.n	800af5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aea0:	4b31      	ldr	r3, [pc, #196]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a30      	ldr	r2, [pc, #192]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800aea6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aeaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeac:	f7fc fab8 	bl	8007420 <HAL_GetTick>
 800aeb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aeb2:	e008      	b.n	800aec6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aeb4:	f7fc fab4 	bl	8007420 <HAL_GetTick>
 800aeb8:	4602      	mov	r2, r0
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	2b02      	cmp	r3, #2
 800aec0:	d901      	bls.n	800aec6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e04c      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aec6:	4b28      	ldr	r3, [pc, #160]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d1f0      	bne.n	800aeb4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800aed2:	4b25      	ldr	r3, [pc, #148]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800aed4:	68da      	ldr	r2, [r3, #12]
 800aed6:	4924      	ldr	r1, [pc, #144]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800aed8:	4b25      	ldr	r3, [pc, #148]	@ (800af70 <HAL_RCC_OscConfig+0x620>)
 800aeda:	4013      	ands	r3, r2
 800aedc:	60cb      	str	r3, [r1, #12]
 800aede:	e03e      	b.n	800af5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	69db      	ldr	r3, [r3, #28]
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d101      	bne.n	800aeec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800aee8:	2301      	movs	r3, #1
 800aeea:	e039      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800aeec:	4b1e      	ldr	r3, [pc, #120]	@ (800af68 <HAL_RCC_OscConfig+0x618>)
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	f003 0203 	and.w	r2, r3, #3
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6a1b      	ldr	r3, [r3, #32]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d12c      	bne.n	800af5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af0a:	3b01      	subs	r3, #1
 800af0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af0e:	429a      	cmp	r2, r3
 800af10:	d123      	bne.n	800af5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800af1e:	429a      	cmp	r2, r3
 800af20:	d11b      	bne.n	800af5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af2c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800af2e:	429a      	cmp	r2, r3
 800af30:	d113      	bne.n	800af5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af3c:	085b      	lsrs	r3, r3, #1
 800af3e:	3b01      	subs	r3, #1
 800af40:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800af42:	429a      	cmp	r2, r3
 800af44:	d109      	bne.n	800af5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af50:	085b      	lsrs	r3, r3, #1
 800af52:	3b01      	subs	r3, #1
 800af54:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800af56:	429a      	cmp	r2, r3
 800af58:	d001      	beq.n	800af5e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800af5a:	2301      	movs	r3, #1
 800af5c:	e000      	b.n	800af60 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800af5e:	2300      	movs	r3, #0
}
 800af60:	4618      	mov	r0, r3
 800af62:	3720      	adds	r7, #32
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}
 800af68:	40021000 	.word	0x40021000
 800af6c:	019f800c 	.word	0x019f800c
 800af70:	feeefffc 	.word	0xfeeefffc

0800af74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b086      	sub	sp, #24
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800af7e:	2300      	movs	r3, #0
 800af80:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d101      	bne.n	800af8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	e11e      	b.n	800b1ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800af8c:	4b91      	ldr	r3, [pc, #580]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	f003 030f 	and.w	r3, r3, #15
 800af94:	683a      	ldr	r2, [r7, #0]
 800af96:	429a      	cmp	r2, r3
 800af98:	d910      	bls.n	800afbc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800af9a:	4b8e      	ldr	r3, [pc, #568]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f023 020f 	bic.w	r2, r3, #15
 800afa2:	498c      	ldr	r1, [pc, #560]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	4313      	orrs	r3, r2
 800afa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800afaa:	4b8a      	ldr	r3, [pc, #552]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f003 030f 	and.w	r3, r3, #15
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	429a      	cmp	r2, r3
 800afb6:	d001      	beq.n	800afbc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800afb8:	2301      	movs	r3, #1
 800afba:	e106      	b.n	800b1ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f003 0301 	and.w	r3, r3, #1
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d073      	beq.n	800b0b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	2b03      	cmp	r3, #3
 800afce:	d129      	bne.n	800b024 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800afd0:	4b81      	ldr	r3, [pc, #516]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d101      	bne.n	800afe0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	e0f4      	b.n	800b1ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800afe0:	f000 f99e 	bl	800b320 <RCC_GetSysClockFreqFromPLLSource>
 800afe4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	4a7c      	ldr	r2, [pc, #496]	@ (800b1dc <HAL_RCC_ClockConfig+0x268>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d93f      	bls.n	800b06e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800afee:	4b7a      	ldr	r3, [pc, #488]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800aff0:	689b      	ldr	r3, [r3, #8]
 800aff2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d009      	beq.n	800b00e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b002:	2b00      	cmp	r3, #0
 800b004:	d033      	beq.n	800b06e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d12f      	bne.n	800b06e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b00e:	4b72      	ldr	r3, [pc, #456]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b010:	689b      	ldr	r3, [r3, #8]
 800b012:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b016:	4a70      	ldr	r2, [pc, #448]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b01c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b01e:	2380      	movs	r3, #128	@ 0x80
 800b020:	617b      	str	r3, [r7, #20]
 800b022:	e024      	b.n	800b06e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	2b02      	cmp	r3, #2
 800b02a:	d107      	bne.n	800b03c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b02c:	4b6a      	ldr	r3, [pc, #424]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b034:	2b00      	cmp	r3, #0
 800b036:	d109      	bne.n	800b04c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b038:	2301      	movs	r3, #1
 800b03a:	e0c6      	b.n	800b1ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b03c:	4b66      	ldr	r3, [pc, #408]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b044:	2b00      	cmp	r3, #0
 800b046:	d101      	bne.n	800b04c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b048:	2301      	movs	r3, #1
 800b04a:	e0be      	b.n	800b1ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b04c:	f000 f8ce 	bl	800b1ec <HAL_RCC_GetSysClockFreq>
 800b050:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	4a61      	ldr	r2, [pc, #388]	@ (800b1dc <HAL_RCC_ClockConfig+0x268>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d909      	bls.n	800b06e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b05a:	4b5f      	ldr	r3, [pc, #380]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b05c:	689b      	ldr	r3, [r3, #8]
 800b05e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b062:	4a5d      	ldr	r2, [pc, #372]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b068:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b06a:	2380      	movs	r3, #128	@ 0x80
 800b06c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b06e:	4b5a      	ldr	r3, [pc, #360]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b070:	689b      	ldr	r3, [r3, #8]
 800b072:	f023 0203 	bic.w	r2, r3, #3
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	4957      	ldr	r1, [pc, #348]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b07c:	4313      	orrs	r3, r2
 800b07e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b080:	f7fc f9ce 	bl	8007420 <HAL_GetTick>
 800b084:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b086:	e00a      	b.n	800b09e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b088:	f7fc f9ca 	bl	8007420 <HAL_GetTick>
 800b08c:	4602      	mov	r2, r0
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	1ad3      	subs	r3, r2, r3
 800b092:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b096:	4293      	cmp	r3, r2
 800b098:	d901      	bls.n	800b09e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b09a:	2303      	movs	r3, #3
 800b09c:	e095      	b.n	800b1ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b09e:	4b4e      	ldr	r3, [pc, #312]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b0a0:	689b      	ldr	r3, [r3, #8]
 800b0a2:	f003 020c 	and.w	r2, r3, #12
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d1eb      	bne.n	800b088 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f003 0302 	and.w	r3, r3, #2
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d023      	beq.n	800b104 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f003 0304 	and.w	r3, r3, #4
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d005      	beq.n	800b0d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b0c8:	4b43      	ldr	r3, [pc, #268]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	4a42      	ldr	r2, [pc, #264]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b0ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b0d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f003 0308 	and.w	r3, r3, #8
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d007      	beq.n	800b0f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b0e0:	4b3d      	ldr	r3, [pc, #244]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b0e2:	689b      	ldr	r3, [r3, #8]
 800b0e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b0e8:	4a3b      	ldr	r2, [pc, #236]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b0ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b0ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b0f0:	4b39      	ldr	r3, [pc, #228]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b0f2:	689b      	ldr	r3, [r3, #8]
 800b0f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	689b      	ldr	r3, [r3, #8]
 800b0fc:	4936      	ldr	r1, [pc, #216]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b0fe:	4313      	orrs	r3, r2
 800b100:	608b      	str	r3, [r1, #8]
 800b102:	e008      	b.n	800b116 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b104:	697b      	ldr	r3, [r7, #20]
 800b106:	2b80      	cmp	r3, #128	@ 0x80
 800b108:	d105      	bne.n	800b116 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b10a:	4b33      	ldr	r3, [pc, #204]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	4a32      	ldr	r2, [pc, #200]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b110:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b114:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b116:	4b2f      	ldr	r3, [pc, #188]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f003 030f 	and.w	r3, r3, #15
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	429a      	cmp	r2, r3
 800b122:	d21d      	bcs.n	800b160 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b124:	4b2b      	ldr	r3, [pc, #172]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f023 020f 	bic.w	r2, r3, #15
 800b12c:	4929      	ldr	r1, [pc, #164]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	4313      	orrs	r3, r2
 800b132:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b134:	f7fc f974 	bl	8007420 <HAL_GetTick>
 800b138:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b13a:	e00a      	b.n	800b152 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b13c:	f7fc f970 	bl	8007420 <HAL_GetTick>
 800b140:	4602      	mov	r2, r0
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	1ad3      	subs	r3, r2, r3
 800b146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d901      	bls.n	800b152 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b14e:	2303      	movs	r3, #3
 800b150:	e03b      	b.n	800b1ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b152:	4b20      	ldr	r3, [pc, #128]	@ (800b1d4 <HAL_RCC_ClockConfig+0x260>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f003 030f 	and.w	r3, r3, #15
 800b15a:	683a      	ldr	r2, [r7, #0]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d1ed      	bne.n	800b13c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f003 0304 	and.w	r3, r3, #4
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d008      	beq.n	800b17e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b16c:	4b1a      	ldr	r3, [pc, #104]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	4917      	ldr	r1, [pc, #92]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b17a:	4313      	orrs	r3, r2
 800b17c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f003 0308 	and.w	r3, r3, #8
 800b186:	2b00      	cmp	r3, #0
 800b188:	d009      	beq.n	800b19e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b18a:	4b13      	ldr	r3, [pc, #76]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b18c:	689b      	ldr	r3, [r3, #8]
 800b18e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	691b      	ldr	r3, [r3, #16]
 800b196:	00db      	lsls	r3, r3, #3
 800b198:	490f      	ldr	r1, [pc, #60]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b19a:	4313      	orrs	r3, r2
 800b19c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b19e:	f000 f825 	bl	800b1ec <HAL_RCC_GetSysClockFreq>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d8 <HAL_RCC_ClockConfig+0x264>)
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	091b      	lsrs	r3, r3, #4
 800b1aa:	f003 030f 	and.w	r3, r3, #15
 800b1ae:	490c      	ldr	r1, [pc, #48]	@ (800b1e0 <HAL_RCC_ClockConfig+0x26c>)
 800b1b0:	5ccb      	ldrb	r3, [r1, r3]
 800b1b2:	f003 031f 	and.w	r3, r3, #31
 800b1b6:	fa22 f303 	lsr.w	r3, r2, r3
 800b1ba:	4a0a      	ldr	r2, [pc, #40]	@ (800b1e4 <HAL_RCC_ClockConfig+0x270>)
 800b1bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b1be:	4b0a      	ldr	r3, [pc, #40]	@ (800b1e8 <HAL_RCC_ClockConfig+0x274>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f7fc f8e0 	bl	8007388 <HAL_InitTick>
 800b1c8:	4603      	mov	r3, r0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3718      	adds	r7, #24
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	40022000 	.word	0x40022000
 800b1d8:	40021000 	.word	0x40021000
 800b1dc:	04c4b400 	.word	0x04c4b400
 800b1e0:	08014760 	.word	0x08014760
 800b1e4:	20000008 	.word	0x20000008
 800b1e8:	2000000c 	.word	0x2000000c

0800b1ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b087      	sub	sp, #28
 800b1f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b1f2:	4b2c      	ldr	r3, [pc, #176]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	f003 030c 	and.w	r3, r3, #12
 800b1fa:	2b04      	cmp	r3, #4
 800b1fc:	d102      	bne.n	800b204 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b1fe:	4b2a      	ldr	r3, [pc, #168]	@ (800b2a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b200:	613b      	str	r3, [r7, #16]
 800b202:	e047      	b.n	800b294 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b204:	4b27      	ldr	r3, [pc, #156]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	f003 030c 	and.w	r3, r3, #12
 800b20c:	2b08      	cmp	r3, #8
 800b20e:	d102      	bne.n	800b216 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b210:	4b26      	ldr	r3, [pc, #152]	@ (800b2ac <HAL_RCC_GetSysClockFreq+0xc0>)
 800b212:	613b      	str	r3, [r7, #16]
 800b214:	e03e      	b.n	800b294 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b216:	4b23      	ldr	r3, [pc, #140]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b218:	689b      	ldr	r3, [r3, #8]
 800b21a:	f003 030c 	and.w	r3, r3, #12
 800b21e:	2b0c      	cmp	r3, #12
 800b220:	d136      	bne.n	800b290 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b222:	4b20      	ldr	r3, [pc, #128]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b224:	68db      	ldr	r3, [r3, #12]
 800b226:	f003 0303 	and.w	r3, r3, #3
 800b22a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b22c:	4b1d      	ldr	r3, [pc, #116]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b22e:	68db      	ldr	r3, [r3, #12]
 800b230:	091b      	lsrs	r3, r3, #4
 800b232:	f003 030f 	and.w	r3, r3, #15
 800b236:	3301      	adds	r3, #1
 800b238:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2b03      	cmp	r3, #3
 800b23e:	d10c      	bne.n	800b25a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b240:	4a1a      	ldr	r2, [pc, #104]	@ (800b2ac <HAL_RCC_GetSysClockFreq+0xc0>)
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	fbb2 f3f3 	udiv	r3, r2, r3
 800b248:	4a16      	ldr	r2, [pc, #88]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b24a:	68d2      	ldr	r2, [r2, #12]
 800b24c:	0a12      	lsrs	r2, r2, #8
 800b24e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b252:	fb02 f303 	mul.w	r3, r2, r3
 800b256:	617b      	str	r3, [r7, #20]
      break;
 800b258:	e00c      	b.n	800b274 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b25a:	4a13      	ldr	r2, [pc, #76]	@ (800b2a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b262:	4a10      	ldr	r2, [pc, #64]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b264:	68d2      	ldr	r2, [r2, #12]
 800b266:	0a12      	lsrs	r2, r2, #8
 800b268:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b26c:	fb02 f303 	mul.w	r3, r2, r3
 800b270:	617b      	str	r3, [r7, #20]
      break;
 800b272:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b274:	4b0b      	ldr	r3, [pc, #44]	@ (800b2a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	0e5b      	lsrs	r3, r3, #25
 800b27a:	f003 0303 	and.w	r3, r3, #3
 800b27e:	3301      	adds	r3, #1
 800b280:	005b      	lsls	r3, r3, #1
 800b282:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b284:	697a      	ldr	r2, [r7, #20]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	fbb2 f3f3 	udiv	r3, r2, r3
 800b28c:	613b      	str	r3, [r7, #16]
 800b28e:	e001      	b.n	800b294 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b290:	2300      	movs	r3, #0
 800b292:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b294:	693b      	ldr	r3, [r7, #16]
}
 800b296:	4618      	mov	r0, r3
 800b298:	371c      	adds	r7, #28
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr
 800b2a2:	bf00      	nop
 800b2a4:	40021000 	.word	0x40021000
 800b2a8:	00f42400 	.word	0x00f42400
 800b2ac:	007a1200 	.word	0x007a1200

0800b2b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b2b4:	4b03      	ldr	r3, [pc, #12]	@ (800b2c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c0:	4770      	bx	lr
 800b2c2:	bf00      	nop
 800b2c4:	20000008 	.word	0x20000008

0800b2c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b2cc:	f7ff fff0 	bl	800b2b0 <HAL_RCC_GetHCLKFreq>
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	4b06      	ldr	r3, [pc, #24]	@ (800b2ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800b2d4:	689b      	ldr	r3, [r3, #8]
 800b2d6:	0a1b      	lsrs	r3, r3, #8
 800b2d8:	f003 0307 	and.w	r3, r3, #7
 800b2dc:	4904      	ldr	r1, [pc, #16]	@ (800b2f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b2de:	5ccb      	ldrb	r3, [r1, r3]
 800b2e0:	f003 031f 	and.w	r3, r3, #31
 800b2e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	40021000 	.word	0x40021000
 800b2f0:	08014770 	.word	0x08014770

0800b2f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b2f8:	f7ff ffda 	bl	800b2b0 <HAL_RCC_GetHCLKFreq>
 800b2fc:	4602      	mov	r2, r0
 800b2fe:	4b06      	ldr	r3, [pc, #24]	@ (800b318 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b300:	689b      	ldr	r3, [r3, #8]
 800b302:	0adb      	lsrs	r3, r3, #11
 800b304:	f003 0307 	and.w	r3, r3, #7
 800b308:	4904      	ldr	r1, [pc, #16]	@ (800b31c <HAL_RCC_GetPCLK2Freq+0x28>)
 800b30a:	5ccb      	ldrb	r3, [r1, r3]
 800b30c:	f003 031f 	and.w	r3, r3, #31
 800b310:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b314:	4618      	mov	r0, r3
 800b316:	bd80      	pop	{r7, pc}
 800b318:	40021000 	.word	0x40021000
 800b31c:	08014770 	.word	0x08014770

0800b320 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b320:	b480      	push	{r7}
 800b322:	b087      	sub	sp, #28
 800b324:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b326:	4b1e      	ldr	r3, [pc, #120]	@ (800b3a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b328:	68db      	ldr	r3, [r3, #12]
 800b32a:	f003 0303 	and.w	r3, r3, #3
 800b32e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b330:	4b1b      	ldr	r3, [pc, #108]	@ (800b3a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b332:	68db      	ldr	r3, [r3, #12]
 800b334:	091b      	lsrs	r3, r3, #4
 800b336:	f003 030f 	and.w	r3, r3, #15
 800b33a:	3301      	adds	r3, #1
 800b33c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b33e:	693b      	ldr	r3, [r7, #16]
 800b340:	2b03      	cmp	r3, #3
 800b342:	d10c      	bne.n	800b35e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b344:	4a17      	ldr	r2, [pc, #92]	@ (800b3a4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	fbb2 f3f3 	udiv	r3, r2, r3
 800b34c:	4a14      	ldr	r2, [pc, #80]	@ (800b3a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b34e:	68d2      	ldr	r2, [r2, #12]
 800b350:	0a12      	lsrs	r2, r2, #8
 800b352:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b356:	fb02 f303 	mul.w	r3, r2, r3
 800b35a:	617b      	str	r3, [r7, #20]
    break;
 800b35c:	e00c      	b.n	800b378 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b35e:	4a12      	ldr	r2, [pc, #72]	@ (800b3a8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	fbb2 f3f3 	udiv	r3, r2, r3
 800b366:	4a0e      	ldr	r2, [pc, #56]	@ (800b3a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b368:	68d2      	ldr	r2, [r2, #12]
 800b36a:	0a12      	lsrs	r2, r2, #8
 800b36c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b370:	fb02 f303 	mul.w	r3, r2, r3
 800b374:	617b      	str	r3, [r7, #20]
    break;
 800b376:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b378:	4b09      	ldr	r3, [pc, #36]	@ (800b3a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b37a:	68db      	ldr	r3, [r3, #12]
 800b37c:	0e5b      	lsrs	r3, r3, #25
 800b37e:	f003 0303 	and.w	r3, r3, #3
 800b382:	3301      	adds	r3, #1
 800b384:	005b      	lsls	r3, r3, #1
 800b386:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b388:	697a      	ldr	r2, [r7, #20]
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b390:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b392:	687b      	ldr	r3, [r7, #4]
}
 800b394:	4618      	mov	r0, r3
 800b396:	371c      	adds	r7, #28
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	40021000 	.word	0x40021000
 800b3a4:	007a1200 	.word	0x007a1200
 800b3a8:	00f42400 	.word	0x00f42400

0800b3ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b086      	sub	sp, #24
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	f000 8098 	beq.w	800b4fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b3ce:	4b43      	ldr	r3, [pc, #268]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b3d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d10d      	bne.n	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b3da:	4b40      	ldr	r3, [pc, #256]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b3dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3de:	4a3f      	ldr	r2, [pc, #252]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b3e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b3e4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b3e6:	4b3d      	ldr	r3, [pc, #244]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b3e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3ee:	60bb      	str	r3, [r7, #8]
 800b3f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b3f6:	4b3a      	ldr	r3, [pc, #232]	@ (800b4e0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4a39      	ldr	r2, [pc, #228]	@ (800b4e0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b3fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b400:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b402:	f7fc f80d 	bl	8007420 <HAL_GetTick>
 800b406:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b408:	e009      	b.n	800b41e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b40a:	f7fc f809 	bl	8007420 <HAL_GetTick>
 800b40e:	4602      	mov	r2, r0
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	1ad3      	subs	r3, r2, r3
 800b414:	2b02      	cmp	r3, #2
 800b416:	d902      	bls.n	800b41e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b418:	2303      	movs	r3, #3
 800b41a:	74fb      	strb	r3, [r7, #19]
        break;
 800b41c:	e005      	b.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b41e:	4b30      	ldr	r3, [pc, #192]	@ (800b4e0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b426:	2b00      	cmp	r3, #0
 800b428:	d0ef      	beq.n	800b40a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b42a:	7cfb      	ldrb	r3, [r7, #19]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d159      	bne.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b430:	4b2a      	ldr	r3, [pc, #168]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b43a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d01e      	beq.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b446:	697a      	ldr	r2, [r7, #20]
 800b448:	429a      	cmp	r2, r3
 800b44a:	d019      	beq.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b44c:	4b23      	ldr	r3, [pc, #140]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b44e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b456:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b458:	4b20      	ldr	r3, [pc, #128]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b45a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b45e:	4a1f      	ldr	r2, [pc, #124]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b464:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b468:	4b1c      	ldr	r3, [pc, #112]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b46a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b46e:	4a1b      	ldr	r2, [pc, #108]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b470:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b478:	4a18      	ldr	r2, [pc, #96]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	f003 0301 	and.w	r3, r3, #1
 800b486:	2b00      	cmp	r3, #0
 800b488:	d016      	beq.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b48a:	f7fb ffc9 	bl	8007420 <HAL_GetTick>
 800b48e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b490:	e00b      	b.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b492:	f7fb ffc5 	bl	8007420 <HAL_GetTick>
 800b496:	4602      	mov	r2, r0
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	1ad3      	subs	r3, r2, r3
 800b49c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b4a0:	4293      	cmp	r3, r2
 800b4a2:	d902      	bls.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b4a4:	2303      	movs	r3, #3
 800b4a6:	74fb      	strb	r3, [r7, #19]
            break;
 800b4a8:	e006      	b.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b4aa:	4b0c      	ldr	r3, [pc, #48]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4b0:	f003 0302 	and.w	r3, r3, #2
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d0ec      	beq.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b4b8:	7cfb      	ldrb	r3, [r7, #19]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d10b      	bne.n	800b4d6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b4be:	4b07      	ldr	r3, [pc, #28]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4cc:	4903      	ldr	r1, [pc, #12]	@ (800b4dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b4d4:	e008      	b.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b4d6:	7cfb      	ldrb	r3, [r7, #19]
 800b4d8:	74bb      	strb	r3, [r7, #18]
 800b4da:	e005      	b.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b4dc:	40021000 	.word	0x40021000
 800b4e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4e4:	7cfb      	ldrb	r3, [r7, #19]
 800b4e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b4e8:	7c7b      	ldrb	r3, [r7, #17]
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d105      	bne.n	800b4fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b4ee:	4ba7      	ldr	r3, [pc, #668]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4f2:	4aa6      	ldr	r2, [pc, #664]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	f003 0301 	and.w	r3, r3, #1
 800b502:	2b00      	cmp	r3, #0
 800b504:	d00a      	beq.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b506:	4ba1      	ldr	r3, [pc, #644]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b50c:	f023 0203 	bic.w	r2, r3, #3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	499d      	ldr	r1, [pc, #628]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b516:	4313      	orrs	r3, r2
 800b518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f003 0302 	and.w	r3, r3, #2
 800b524:	2b00      	cmp	r3, #0
 800b526:	d00a      	beq.n	800b53e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b528:	4b98      	ldr	r3, [pc, #608]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b52a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b52e:	f023 020c 	bic.w	r2, r3, #12
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	4995      	ldr	r1, [pc, #596]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b538:	4313      	orrs	r3, r2
 800b53a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f003 0304 	and.w	r3, r3, #4
 800b546:	2b00      	cmp	r3, #0
 800b548:	d00a      	beq.n	800b560 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b54a:	4b90      	ldr	r3, [pc, #576]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b54c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b550:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	498c      	ldr	r1, [pc, #560]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b55a:	4313      	orrs	r3, r2
 800b55c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	f003 0308 	and.w	r3, r3, #8
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d00a      	beq.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b56c:	4b87      	ldr	r3, [pc, #540]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b56e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b572:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	691b      	ldr	r3, [r3, #16]
 800b57a:	4984      	ldr	r1, [pc, #528]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b57c:	4313      	orrs	r3, r2
 800b57e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f003 0310 	and.w	r3, r3, #16
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d00a      	beq.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b58e:	4b7f      	ldr	r3, [pc, #508]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b594:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	695b      	ldr	r3, [r3, #20]
 800b59c:	497b      	ldr	r1, [pc, #492]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	f003 0320 	and.w	r3, r3, #32
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d00a      	beq.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b5b0:	4b76      	ldr	r3, [pc, #472]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	699b      	ldr	r3, [r3, #24]
 800b5be:	4973      	ldr	r1, [pc, #460]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5c0:	4313      	orrs	r3, r2
 800b5c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d00a      	beq.n	800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b5d2:	4b6e      	ldr	r3, [pc, #440]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5d8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	69db      	ldr	r3, [r3, #28]
 800b5e0:	496a      	ldr	r1, [pc, #424]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d00a      	beq.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b5f4:	4b65      	ldr	r3, [pc, #404]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5fa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6a1b      	ldr	r3, [r3, #32]
 800b602:	4962      	ldr	r1, [pc, #392]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b604:	4313      	orrs	r3, r2
 800b606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b612:	2b00      	cmp	r3, #0
 800b614:	d00a      	beq.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b616:	4b5d      	ldr	r3, [pc, #372]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b61c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b624:	4959      	ldr	r1, [pc, #356]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b626:	4313      	orrs	r3, r2
 800b628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b634:	2b00      	cmp	r3, #0
 800b636:	d00a      	beq.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b638:	4b54      	ldr	r3, [pc, #336]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b63a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b63e:	f023 0203 	bic.w	r2, r3, #3
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b646:	4951      	ldr	r1, [pc, #324]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b648:	4313      	orrs	r3, r2
 800b64a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b656:	2b00      	cmp	r3, #0
 800b658:	d00a      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b65a:	4b4c      	ldr	r3, [pc, #304]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b65c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b660:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b668:	4948      	ldr	r1, [pc, #288]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b66a:	4313      	orrs	r3, r2
 800b66c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d015      	beq.n	800b6a8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b67c:	4b43      	ldr	r3, [pc, #268]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b67e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b682:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b68a:	4940      	ldr	r1, [pc, #256]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b68c:	4313      	orrs	r3, r2
 800b68e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b696:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b69a:	d105      	bne.n	800b6a8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b69c:	4b3b      	ldr	r3, [pc, #236]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b69e:	68db      	ldr	r3, [r3, #12]
 800b6a0:	4a3a      	ldr	r2, [pc, #232]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6a6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d015      	beq.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b6b4:	4b35      	ldr	r3, [pc, #212]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6ba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6c2:	4932      	ldr	r1, [pc, #200]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6c4:	4313      	orrs	r3, r2
 800b6c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b6d2:	d105      	bne.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b6d4:	4b2d      	ldr	r3, [pc, #180]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6d6:	68db      	ldr	r3, [r3, #12]
 800b6d8:	4a2c      	ldr	r2, [pc, #176]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6de:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d015      	beq.n	800b718 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b6ec:	4b27      	ldr	r3, [pc, #156]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6fa:	4924      	ldr	r1, [pc, #144]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6fc:	4313      	orrs	r3, r2
 800b6fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b706:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b70a:	d105      	bne.n	800b718 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b70c:	4b1f      	ldr	r3, [pc, #124]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b70e:	68db      	ldr	r3, [r3, #12]
 800b710:	4a1e      	ldr	r2, [pc, #120]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b712:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b716:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b720:	2b00      	cmp	r3, #0
 800b722:	d015      	beq.n	800b750 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b724:	4b19      	ldr	r3, [pc, #100]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b72a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b732:	4916      	ldr	r1, [pc, #88]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b734:	4313      	orrs	r3, r2
 800b736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b73e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b742:	d105      	bne.n	800b750 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b744:	4b11      	ldr	r3, [pc, #68]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	4a10      	ldr	r2, [pc, #64]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b74a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b74e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d019      	beq.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b75c:	4b0b      	ldr	r3, [pc, #44]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b75e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b762:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b76a:	4908      	ldr	r1, [pc, #32]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b76c:	4313      	orrs	r3, r2
 800b76e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b77a:	d109      	bne.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b77c:	4b03      	ldr	r3, [pc, #12]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	4a02      	ldr	r2, [pc, #8]	@ (800b78c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b786:	60d3      	str	r3, [r2, #12]
 800b788:	e002      	b.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b78a:	bf00      	nop
 800b78c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d015      	beq.n	800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b79c:	4b29      	ldr	r3, [pc, #164]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b79e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7aa:	4926      	ldr	r1, [pc, #152]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7ba:	d105      	bne.n	800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b7bc:	4b21      	ldr	r3, [pc, #132]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b7be:	68db      	ldr	r3, [r3, #12]
 800b7c0:	4a20      	ldr	r2, [pc, #128]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b7c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b7c6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d015      	beq.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b7d4:	4b1b      	ldr	r3, [pc, #108]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b7d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7da:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b7e2:	4918      	ldr	r1, [pc, #96]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b7ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7f2:	d105      	bne.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b7f4:	4b13      	ldr	r3, [pc, #76]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b7f6:	68db      	ldr	r3, [r3, #12]
 800b7f8:	4a12      	ldr	r2, [pc, #72]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b7fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b7fe:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d015      	beq.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b80c:	4b0d      	ldr	r3, [pc, #52]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b80e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b812:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b81a:	490a      	ldr	r1, [pc, #40]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b81c:	4313      	orrs	r3, r2
 800b81e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b826:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b82a:	d105      	bne.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b82c:	4b05      	ldr	r3, [pc, #20]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b82e:	68db      	ldr	r3, [r3, #12]
 800b830:	4a04      	ldr	r2, [pc, #16]	@ (800b844 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b832:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b836:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b838:	7cbb      	ldrb	r3, [r7, #18]
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3718      	adds	r7, #24
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
 800b842:	bf00      	nop
 800b844:	40021000 	.word	0x40021000

0800b848 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b082      	sub	sp, #8
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d101      	bne.n	800b85a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b856:	2301      	movs	r3, #1
 800b858:	e049      	b.n	800b8ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b860:	b2db      	uxtb	r3, r3
 800b862:	2b00      	cmp	r3, #0
 800b864:	d106      	bne.n	800b874 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2200      	movs	r2, #0
 800b86a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f7fa fa7a 	bl	8005d68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2202      	movs	r2, #2
 800b878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681a      	ldr	r2, [r3, #0]
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	3304      	adds	r3, #4
 800b884:	4619      	mov	r1, r3
 800b886:	4610      	mov	r0, r2
 800b888:	f000 fe32 	bl	800c4f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2201      	movs	r2, #1
 800b890:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2201      	movs	r2, #1
 800b898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2201      	movs	r2, #1
 800b8a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2201      	movs	r2, #1
 800b8e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b8ec:	2300      	movs	r3, #0
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3708      	adds	r7, #8
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}
	...

0800b8f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b085      	sub	sp, #20
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b906:	b2db      	uxtb	r3, r3
 800b908:	2b01      	cmp	r3, #1
 800b90a:	d001      	beq.n	800b910 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b90c:	2301      	movs	r3, #1
 800b90e:	e04c      	b.n	800b9aa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2202      	movs	r2, #2
 800b914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	4a26      	ldr	r2, [pc, #152]	@ (800b9b8 <HAL_TIM_Base_Start+0xc0>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d022      	beq.n	800b968 <HAL_TIM_Base_Start+0x70>
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b92a:	d01d      	beq.n	800b968 <HAL_TIM_Base_Start+0x70>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	4a22      	ldr	r2, [pc, #136]	@ (800b9bc <HAL_TIM_Base_Start+0xc4>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d018      	beq.n	800b968 <HAL_TIM_Base_Start+0x70>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	4a21      	ldr	r2, [pc, #132]	@ (800b9c0 <HAL_TIM_Base_Start+0xc8>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d013      	beq.n	800b968 <HAL_TIM_Base_Start+0x70>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a1f      	ldr	r2, [pc, #124]	@ (800b9c4 <HAL_TIM_Base_Start+0xcc>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d00e      	beq.n	800b968 <HAL_TIM_Base_Start+0x70>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4a1e      	ldr	r2, [pc, #120]	@ (800b9c8 <HAL_TIM_Base_Start+0xd0>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d009      	beq.n	800b968 <HAL_TIM_Base_Start+0x70>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	4a1c      	ldr	r2, [pc, #112]	@ (800b9cc <HAL_TIM_Base_Start+0xd4>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d004      	beq.n	800b968 <HAL_TIM_Base_Start+0x70>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4a1b      	ldr	r2, [pc, #108]	@ (800b9d0 <HAL_TIM_Base_Start+0xd8>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d115      	bne.n	800b994 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	689a      	ldr	r2, [r3, #8]
 800b96e:	4b19      	ldr	r3, [pc, #100]	@ (800b9d4 <HAL_TIM_Base_Start+0xdc>)
 800b970:	4013      	ands	r3, r2
 800b972:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	2b06      	cmp	r3, #6
 800b978:	d015      	beq.n	800b9a6 <HAL_TIM_Base_Start+0xae>
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b980:	d011      	beq.n	800b9a6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	681a      	ldr	r2, [r3, #0]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f042 0201 	orr.w	r2, r2, #1
 800b990:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b992:	e008      	b.n	800b9a6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f042 0201 	orr.w	r2, r2, #1
 800b9a2:	601a      	str	r2, [r3, #0]
 800b9a4:	e000      	b.n	800b9a8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b9a8:	2300      	movs	r3, #0
}
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	3714      	adds	r7, #20
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr
 800b9b6:	bf00      	nop
 800b9b8:	40012c00 	.word	0x40012c00
 800b9bc:	40000400 	.word	0x40000400
 800b9c0:	40000800 	.word	0x40000800
 800b9c4:	40000c00 	.word	0x40000c00
 800b9c8:	40013400 	.word	0x40013400
 800b9cc:	40014000 	.word	0x40014000
 800b9d0:	40015000 	.word	0x40015000
 800b9d4:	00010007 	.word	0x00010007

0800b9d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d001      	beq.n	800b9f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	e054      	b.n	800ba9a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2202      	movs	r2, #2
 800b9f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	68da      	ldr	r2, [r3, #12]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f042 0201 	orr.w	r2, r2, #1
 800ba06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4a26      	ldr	r2, [pc, #152]	@ (800baa8 <HAL_TIM_Base_Start_IT+0xd0>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d022      	beq.n	800ba58 <HAL_TIM_Base_Start_IT+0x80>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba1a:	d01d      	beq.n	800ba58 <HAL_TIM_Base_Start_IT+0x80>
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4a22      	ldr	r2, [pc, #136]	@ (800baac <HAL_TIM_Base_Start_IT+0xd4>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d018      	beq.n	800ba58 <HAL_TIM_Base_Start_IT+0x80>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	4a21      	ldr	r2, [pc, #132]	@ (800bab0 <HAL_TIM_Base_Start_IT+0xd8>)
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	d013      	beq.n	800ba58 <HAL_TIM_Base_Start_IT+0x80>
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4a1f      	ldr	r2, [pc, #124]	@ (800bab4 <HAL_TIM_Base_Start_IT+0xdc>)
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d00e      	beq.n	800ba58 <HAL_TIM_Base_Start_IT+0x80>
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	4a1e      	ldr	r2, [pc, #120]	@ (800bab8 <HAL_TIM_Base_Start_IT+0xe0>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d009      	beq.n	800ba58 <HAL_TIM_Base_Start_IT+0x80>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4a1c      	ldr	r2, [pc, #112]	@ (800babc <HAL_TIM_Base_Start_IT+0xe4>)
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d004      	beq.n	800ba58 <HAL_TIM_Base_Start_IT+0x80>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	4a1b      	ldr	r2, [pc, #108]	@ (800bac0 <HAL_TIM_Base_Start_IT+0xe8>)
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d115      	bne.n	800ba84 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	689a      	ldr	r2, [r3, #8]
 800ba5e:	4b19      	ldr	r3, [pc, #100]	@ (800bac4 <HAL_TIM_Base_Start_IT+0xec>)
 800ba60:	4013      	ands	r3, r2
 800ba62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2b06      	cmp	r3, #6
 800ba68:	d015      	beq.n	800ba96 <HAL_TIM_Base_Start_IT+0xbe>
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba70:	d011      	beq.n	800ba96 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	681a      	ldr	r2, [r3, #0]
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	f042 0201 	orr.w	r2, r2, #1
 800ba80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba82:	e008      	b.n	800ba96 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	681a      	ldr	r2, [r3, #0]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	f042 0201 	orr.w	r2, r2, #1
 800ba92:	601a      	str	r2, [r3, #0]
 800ba94:	e000      	b.n	800ba98 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba96:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ba98:	2300      	movs	r3, #0
}
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	3714      	adds	r7, #20
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa4:	4770      	bx	lr
 800baa6:	bf00      	nop
 800baa8:	40012c00 	.word	0x40012c00
 800baac:	40000400 	.word	0x40000400
 800bab0:	40000800 	.word	0x40000800
 800bab4:	40000c00 	.word	0x40000c00
 800bab8:	40013400 	.word	0x40013400
 800babc:	40014000 	.word	0x40014000
 800bac0:	40015000 	.word	0x40015000
 800bac4:	00010007 	.word	0x00010007

0800bac8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bac8:	b480      	push	{r7}
 800baca:	b083      	sub	sp, #12
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	68da      	ldr	r2, [r3, #12]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f022 0201 	bic.w	r2, r2, #1
 800bade:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	6a1a      	ldr	r2, [r3, #32]
 800bae6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800baea:	4013      	ands	r3, r2
 800baec:	2b00      	cmp	r3, #0
 800baee:	d10f      	bne.n	800bb10 <HAL_TIM_Base_Stop_IT+0x48>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	6a1a      	ldr	r2, [r3, #32]
 800baf6:	f244 4344 	movw	r3, #17476	@ 0x4444
 800bafa:	4013      	ands	r3, r2
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d107      	bne.n	800bb10 <HAL_TIM_Base_Stop_IT+0x48>
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	681a      	ldr	r2, [r3, #0]
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	f022 0201 	bic.w	r2, r2, #1
 800bb0e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2201      	movs	r2, #1
 800bb14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800bb18:	2300      	movs	r3, #0
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	370c      	adds	r7, #12
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb24:	4770      	bx	lr

0800bb26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bb26:	b580      	push	{r7, lr}
 800bb28:	b082      	sub	sp, #8
 800bb2a:	af00      	add	r7, sp, #0
 800bb2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d101      	bne.n	800bb38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bb34:	2301      	movs	r3, #1
 800bb36:	e049      	b.n	800bbcc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d106      	bne.n	800bb52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2200      	movs	r2, #0
 800bb48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bb4c:	6878      	ldr	r0, [r7, #4]
 800bb4e:	f7fa f8a1 	bl	8005c94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2202      	movs	r2, #2
 800bb56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681a      	ldr	r2, [r3, #0]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	3304      	adds	r3, #4
 800bb62:	4619      	mov	r1, r3
 800bb64:	4610      	mov	r0, r2
 800bb66:	f000 fcc3 	bl	800c4f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2201      	movs	r2, #1
 800bb76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2201      	movs	r2, #1
 800bb86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2201      	movs	r2, #1
 800bb96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2201      	movs	r2, #1
 800bba6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2201      	movs	r2, #1
 800bbae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2201      	movs	r2, #1
 800bbb6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bbca:	2300      	movs	r3, #0
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	3708      	adds	r7, #8
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}

0800bbd4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b082      	sub	sp, #8
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d101      	bne.n	800bbe6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e049      	b.n	800bc7a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bbec:	b2db      	uxtb	r3, r3
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d106      	bne.n	800bc00 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f7fa f86a 	bl	8005cd4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2202      	movs	r2, #2
 800bc04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681a      	ldr	r2, [r3, #0]
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	3304      	adds	r3, #4
 800bc10:	4619      	mov	r1, r3
 800bc12:	4610      	mov	r0, r2
 800bc14:	f000 fc6c 	bl	800c4f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2201      	movs	r2, #1
 800bc1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2201      	movs	r2, #1
 800bc24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2201      	movs	r2, #1
 800bc2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2201      	movs	r2, #1
 800bc34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	2201      	movs	r2, #1
 800bc44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2201      	movs	r2, #1
 800bc54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2201      	movs	r2, #1
 800bc5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2201      	movs	r2, #1
 800bc64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2201      	movs	r2, #1
 800bc74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3708      	adds	r7, #8
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
	...

0800bc84 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b084      	sub	sp, #16
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
 800bc8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d104      	bne.n	800bc9e <HAL_TIM_IC_Start+0x1a>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bc9a:	b2db      	uxtb	r3, r3
 800bc9c:	e023      	b.n	800bce6 <HAL_TIM_IC_Start+0x62>
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	2b04      	cmp	r3, #4
 800bca2:	d104      	bne.n	800bcae <HAL_TIM_IC_Start+0x2a>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	e01b      	b.n	800bce6 <HAL_TIM_IC_Start+0x62>
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	2b08      	cmp	r3, #8
 800bcb2:	d104      	bne.n	800bcbe <HAL_TIM_IC_Start+0x3a>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bcba:	b2db      	uxtb	r3, r3
 800bcbc:	e013      	b.n	800bce6 <HAL_TIM_IC_Start+0x62>
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	2b0c      	cmp	r3, #12
 800bcc2:	d104      	bne.n	800bcce <HAL_TIM_IC_Start+0x4a>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bcca:	b2db      	uxtb	r3, r3
 800bccc:	e00b      	b.n	800bce6 <HAL_TIM_IC_Start+0x62>
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	2b10      	cmp	r3, #16
 800bcd2:	d104      	bne.n	800bcde <HAL_TIM_IC_Start+0x5a>
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bcda:	b2db      	uxtb	r3, r3
 800bcdc:	e003      	b.n	800bce6 <HAL_TIM_IC_Start+0x62>
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bce4:	b2db      	uxtb	r3, r3
 800bce6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d104      	bne.n	800bcf8 <HAL_TIM_IC_Start+0x74>
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bcf4:	b2db      	uxtb	r3, r3
 800bcf6:	e013      	b.n	800bd20 <HAL_TIM_IC_Start+0x9c>
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	2b04      	cmp	r3, #4
 800bcfc:	d104      	bne.n	800bd08 <HAL_TIM_IC_Start+0x84>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd04:	b2db      	uxtb	r3, r3
 800bd06:	e00b      	b.n	800bd20 <HAL_TIM_IC_Start+0x9c>
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	2b08      	cmp	r3, #8
 800bd0c:	d104      	bne.n	800bd18 <HAL_TIM_IC_Start+0x94>
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	e003      	b.n	800bd20 <HAL_TIM_IC_Start+0x9c>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd22:	7bfb      	ldrb	r3, [r7, #15]
 800bd24:	2b01      	cmp	r3, #1
 800bd26:	d102      	bne.n	800bd2e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800bd28:	7bbb      	ldrb	r3, [r7, #14]
 800bd2a:	2b01      	cmp	r3, #1
 800bd2c:	d001      	beq.n	800bd32 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800bd2e:	2301      	movs	r3, #1
 800bd30:	e097      	b.n	800be62 <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d104      	bne.n	800bd42 <HAL_TIM_IC_Start+0xbe>
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2202      	movs	r2, #2
 800bd3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd40:	e023      	b.n	800bd8a <HAL_TIM_IC_Start+0x106>
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	2b04      	cmp	r3, #4
 800bd46:	d104      	bne.n	800bd52 <HAL_TIM_IC_Start+0xce>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2202      	movs	r2, #2
 800bd4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd50:	e01b      	b.n	800bd8a <HAL_TIM_IC_Start+0x106>
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	2b08      	cmp	r3, #8
 800bd56:	d104      	bne.n	800bd62 <HAL_TIM_IC_Start+0xde>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2202      	movs	r2, #2
 800bd5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd60:	e013      	b.n	800bd8a <HAL_TIM_IC_Start+0x106>
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	2b0c      	cmp	r3, #12
 800bd66:	d104      	bne.n	800bd72 <HAL_TIM_IC_Start+0xee>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2202      	movs	r2, #2
 800bd6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bd70:	e00b      	b.n	800bd8a <HAL_TIM_IC_Start+0x106>
 800bd72:	683b      	ldr	r3, [r7, #0]
 800bd74:	2b10      	cmp	r3, #16
 800bd76:	d104      	bne.n	800bd82 <HAL_TIM_IC_Start+0xfe>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2202      	movs	r2, #2
 800bd7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd80:	e003      	b.n	800bd8a <HAL_TIM_IC_Start+0x106>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2202      	movs	r2, #2
 800bd86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d104      	bne.n	800bd9a <HAL_TIM_IC_Start+0x116>
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2202      	movs	r2, #2
 800bd94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd98:	e013      	b.n	800bdc2 <HAL_TIM_IC_Start+0x13e>
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	2b04      	cmp	r3, #4
 800bd9e:	d104      	bne.n	800bdaa <HAL_TIM_IC_Start+0x126>
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2202      	movs	r2, #2
 800bda4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bda8:	e00b      	b.n	800bdc2 <HAL_TIM_IC_Start+0x13e>
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	2b08      	cmp	r3, #8
 800bdae:	d104      	bne.n	800bdba <HAL_TIM_IC_Start+0x136>
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2202      	movs	r2, #2
 800bdb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bdb8:	e003      	b.n	800bdc2 <HAL_TIM_IC_Start+0x13e>
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2202      	movs	r2, #2
 800bdbe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	6839      	ldr	r1, [r7, #0]
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f001 f898 	bl	800cf00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	4a25      	ldr	r2, [pc, #148]	@ (800be6c <HAL_TIM_IC_Start+0x1e8>)
 800bdd6:	4293      	cmp	r3, r2
 800bdd8:	d022      	beq.n	800be20 <HAL_TIM_IC_Start+0x19c>
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bde2:	d01d      	beq.n	800be20 <HAL_TIM_IC_Start+0x19c>
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	4a21      	ldr	r2, [pc, #132]	@ (800be70 <HAL_TIM_IC_Start+0x1ec>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d018      	beq.n	800be20 <HAL_TIM_IC_Start+0x19c>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	4a20      	ldr	r2, [pc, #128]	@ (800be74 <HAL_TIM_IC_Start+0x1f0>)
 800bdf4:	4293      	cmp	r3, r2
 800bdf6:	d013      	beq.n	800be20 <HAL_TIM_IC_Start+0x19c>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	4a1e      	ldr	r2, [pc, #120]	@ (800be78 <HAL_TIM_IC_Start+0x1f4>)
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d00e      	beq.n	800be20 <HAL_TIM_IC_Start+0x19c>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	4a1d      	ldr	r2, [pc, #116]	@ (800be7c <HAL_TIM_IC_Start+0x1f8>)
 800be08:	4293      	cmp	r3, r2
 800be0a:	d009      	beq.n	800be20 <HAL_TIM_IC_Start+0x19c>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a1b      	ldr	r2, [pc, #108]	@ (800be80 <HAL_TIM_IC_Start+0x1fc>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d004      	beq.n	800be20 <HAL_TIM_IC_Start+0x19c>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	4a1a      	ldr	r2, [pc, #104]	@ (800be84 <HAL_TIM_IC_Start+0x200>)
 800be1c:	4293      	cmp	r3, r2
 800be1e:	d115      	bne.n	800be4c <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	689a      	ldr	r2, [r3, #8]
 800be26:	4b18      	ldr	r3, [pc, #96]	@ (800be88 <HAL_TIM_IC_Start+0x204>)
 800be28:	4013      	ands	r3, r2
 800be2a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	2b06      	cmp	r3, #6
 800be30:	d015      	beq.n	800be5e <HAL_TIM_IC_Start+0x1da>
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be38:	d011      	beq.n	800be5e <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	681a      	ldr	r2, [r3, #0]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f042 0201 	orr.w	r2, r2, #1
 800be48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be4a:	e008      	b.n	800be5e <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	681a      	ldr	r2, [r3, #0]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f042 0201 	orr.w	r2, r2, #1
 800be5a:	601a      	str	r2, [r3, #0]
 800be5c:	e000      	b.n	800be60 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800be60:	2300      	movs	r3, #0
}
 800be62:	4618      	mov	r0, r3
 800be64:	3710      	adds	r7, #16
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}
 800be6a:	bf00      	nop
 800be6c:	40012c00 	.word	0x40012c00
 800be70:	40000400 	.word	0x40000400
 800be74:	40000800 	.word	0x40000800
 800be78:	40000c00 	.word	0x40000c00
 800be7c:	40013400 	.word	0x40013400
 800be80:	40014000 	.word	0x40014000
 800be84:	40015000 	.word	0x40015000
 800be88:	00010007 	.word	0x00010007

0800be8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	68db      	ldr	r3, [r3, #12]
 800be9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	691b      	ldr	r3, [r3, #16]
 800bea2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	f003 0302 	and.w	r3, r3, #2
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d020      	beq.n	800bef0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f003 0302 	and.w	r3, r3, #2
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d01b      	beq.n	800bef0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f06f 0202 	mvn.w	r2, #2
 800bec0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2201      	movs	r2, #1
 800bec6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	699b      	ldr	r3, [r3, #24]
 800bece:	f003 0303 	and.w	r3, r3, #3
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d003      	beq.n	800bede <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f000 faec 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800bedc:	e005      	b.n	800beea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 fade 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bee4:	6878      	ldr	r0, [r7, #4]
 800bee6:	f000 faef 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2200      	movs	r2, #0
 800beee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	f003 0304 	and.w	r3, r3, #4
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d020      	beq.n	800bf3c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f003 0304 	and.w	r3, r3, #4
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d01b      	beq.n	800bf3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f06f 0204 	mvn.w	r2, #4
 800bf0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2202      	movs	r2, #2
 800bf12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	699b      	ldr	r3, [r3, #24]
 800bf1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d003      	beq.n	800bf2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf22:	6878      	ldr	r0, [r7, #4]
 800bf24:	f000 fac6 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800bf28:	e005      	b.n	800bf36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f000 fab8 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f000 fac9 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2200      	movs	r2, #0
 800bf3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	f003 0308 	and.w	r3, r3, #8
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d020      	beq.n	800bf88 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	f003 0308 	and.w	r3, r3, #8
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d01b      	beq.n	800bf88 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	f06f 0208 	mvn.w	r2, #8
 800bf58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2204      	movs	r2, #4
 800bf5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	69db      	ldr	r3, [r3, #28]
 800bf66:	f003 0303 	and.w	r3, r3, #3
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d003      	beq.n	800bf76 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f000 faa0 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800bf74:	e005      	b.n	800bf82 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f000 fa92 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	f000 faa3 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2200      	movs	r2, #0
 800bf86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	f003 0310 	and.w	r3, r3, #16
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d020      	beq.n	800bfd4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	f003 0310 	and.w	r3, r3, #16
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d01b      	beq.n	800bfd4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f06f 0210 	mvn.w	r2, #16
 800bfa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2208      	movs	r2, #8
 800bfaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	69db      	ldr	r3, [r3, #28]
 800bfb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d003      	beq.n	800bfc2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 fa7a 	bl	800c4b4 <HAL_TIM_IC_CaptureCallback>
 800bfc0:	e005      	b.n	800bfce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	f000 fa6c 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f000 fa7d 	bl	800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	f003 0301 	and.w	r3, r3, #1
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d00c      	beq.n	800bff8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f003 0301 	and.w	r3, r3, #1
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d007      	beq.n	800bff8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	f06f 0201 	mvn.w	r2, #1
 800bff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	f000 fa4a 	bl	800c48c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bff8:	68bb      	ldr	r3, [r7, #8]
 800bffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d104      	bne.n	800c00c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d00c      	beq.n	800c026 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c012:	2b00      	cmp	r3, #0
 800c014:	d007      	beq.n	800c026 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c01e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f001 f8c7 	bl	800d1b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d00c      	beq.n	800c04a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c036:	2b00      	cmp	r3, #0
 800c038:	d007      	beq.n	800c04a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f001 f8bf 	bl	800d1c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c050:	2b00      	cmp	r3, #0
 800c052:	d00c      	beq.n	800c06e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d007      	beq.n	800c06e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c066:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c068:	6878      	ldr	r0, [r7, #4]
 800c06a:	f000 fa37 	bl	800c4dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	f003 0320 	and.w	r3, r3, #32
 800c074:	2b00      	cmp	r3, #0
 800c076:	d00c      	beq.n	800c092 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f003 0320 	and.w	r3, r3, #32
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d007      	beq.n	800c092 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f06f 0220 	mvn.w	r2, #32
 800c08a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f001 f887 	bl	800d1a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d00c      	beq.n	800c0b6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d007      	beq.n	800c0b6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800c0ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f001 f893 	bl	800d1dc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d00c      	beq.n	800c0da <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d007      	beq.n	800c0da <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800c0d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f001 f88b 	bl	800d1f0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d00c      	beq.n	800c0fe <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d007      	beq.n	800c0fe <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800c0f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f001 f883 	bl	800d204 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c104:	2b00      	cmp	r3, #0
 800c106:	d00c      	beq.n	800c122 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d007      	beq.n	800c122 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800c11a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c11c:	6878      	ldr	r0, [r7, #4]
 800c11e:	f001 f87b 	bl	800d218 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c122:	bf00      	nop
 800c124:	3710      	adds	r7, #16
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}

0800c12a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b086      	sub	sp, #24
 800c12e:	af00      	add	r7, sp, #0
 800c130:	60f8      	str	r0, [r7, #12]
 800c132:	60b9      	str	r1, [r7, #8]
 800c134:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c136:	2300      	movs	r3, #0
 800c138:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c140:	2b01      	cmp	r3, #1
 800c142:	d101      	bne.n	800c148 <HAL_TIM_IC_ConfigChannel+0x1e>
 800c144:	2302      	movs	r3, #2
 800c146:	e088      	b.n	800c25a <HAL_TIM_IC_ConfigChannel+0x130>
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	2201      	movs	r2, #1
 800c14c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d11b      	bne.n	800c18e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c166:	f000 fda1 	bl	800ccac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	699a      	ldr	r2, [r3, #24]
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f022 020c 	bic.w	r2, r2, #12
 800c178:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	6999      	ldr	r1, [r3, #24]
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	689a      	ldr	r2, [r3, #8]
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	430a      	orrs	r2, r1
 800c18a:	619a      	str	r2, [r3, #24]
 800c18c:	e060      	b.n	800c250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2b04      	cmp	r3, #4
 800c192:	d11c      	bne.n	800c1ce <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c1a4:	f000 fdf6 	bl	800cd94 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	699a      	ldr	r2, [r3, #24]
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c1b6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	6999      	ldr	r1, [r3, #24]
 800c1be:	68bb      	ldr	r3, [r7, #8]
 800c1c0:	689b      	ldr	r3, [r3, #8]
 800c1c2:	021a      	lsls	r2, r3, #8
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	430a      	orrs	r2, r1
 800c1ca:	619a      	str	r2, [r3, #24]
 800c1cc:	e040      	b.n	800c250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2b08      	cmp	r3, #8
 800c1d2:	d11b      	bne.n	800c20c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c1e4:	f000 fe13 	bl	800ce0e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	69da      	ldr	r2, [r3, #28]
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	f022 020c 	bic.w	r2, r2, #12
 800c1f6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	69d9      	ldr	r1, [r3, #28]
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	689a      	ldr	r2, [r3, #8]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	430a      	orrs	r2, r1
 800c208:	61da      	str	r2, [r3, #28]
 800c20a:	e021      	b.n	800c250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	2b0c      	cmp	r3, #12
 800c210:	d11c      	bne.n	800c24c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c222:	f000 fe30 	bl	800ce86 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	69da      	ldr	r2, [r3, #28]
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c234:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	69d9      	ldr	r1, [r3, #28]
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	021a      	lsls	r2, r3, #8
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	430a      	orrs	r2, r1
 800c248:	61da      	str	r2, [r3, #28]
 800c24a:	e001      	b.n	800c250 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c24c:	2301      	movs	r3, #1
 800c24e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	2200      	movs	r2, #0
 800c254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c258:	7dfb      	ldrb	r3, [r7, #23]
}
 800c25a:	4618      	mov	r0, r3
 800c25c:	3718      	adds	r7, #24
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}
	...

0800c264 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b086      	sub	sp, #24
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	60b9      	str	r1, [r7, #8]
 800c26e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c270:	2300      	movs	r3, #0
 800c272:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c27a:	2b01      	cmp	r3, #1
 800c27c:	d101      	bne.n	800c282 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c27e:	2302      	movs	r3, #2
 800c280:	e0ff      	b.n	800c482 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	2201      	movs	r2, #1
 800c286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2b14      	cmp	r3, #20
 800c28e:	f200 80f0 	bhi.w	800c472 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c292:	a201      	add	r2, pc, #4	@ (adr r2, 800c298 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c298:	0800c2ed 	.word	0x0800c2ed
 800c29c:	0800c473 	.word	0x0800c473
 800c2a0:	0800c473 	.word	0x0800c473
 800c2a4:	0800c473 	.word	0x0800c473
 800c2a8:	0800c32d 	.word	0x0800c32d
 800c2ac:	0800c473 	.word	0x0800c473
 800c2b0:	0800c473 	.word	0x0800c473
 800c2b4:	0800c473 	.word	0x0800c473
 800c2b8:	0800c36f 	.word	0x0800c36f
 800c2bc:	0800c473 	.word	0x0800c473
 800c2c0:	0800c473 	.word	0x0800c473
 800c2c4:	0800c473 	.word	0x0800c473
 800c2c8:	0800c3af 	.word	0x0800c3af
 800c2cc:	0800c473 	.word	0x0800c473
 800c2d0:	0800c473 	.word	0x0800c473
 800c2d4:	0800c473 	.word	0x0800c473
 800c2d8:	0800c3f1 	.word	0x0800c3f1
 800c2dc:	0800c473 	.word	0x0800c473
 800c2e0:	0800c473 	.word	0x0800c473
 800c2e4:	0800c473 	.word	0x0800c473
 800c2e8:	0800c431 	.word	0x0800c431
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	68b9      	ldr	r1, [r7, #8]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f000 f9b0 	bl	800c658 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	699a      	ldr	r2, [r3, #24]
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f042 0208 	orr.w	r2, r2, #8
 800c306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	699a      	ldr	r2, [r3, #24]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f022 0204 	bic.w	r2, r2, #4
 800c316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	6999      	ldr	r1, [r3, #24]
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	691a      	ldr	r2, [r3, #16]
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	430a      	orrs	r2, r1
 800c328:	619a      	str	r2, [r3, #24]
      break;
 800c32a:	e0a5      	b.n	800c478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	68b9      	ldr	r1, [r7, #8]
 800c332:	4618      	mov	r0, r3
 800c334:	f000 fa2a 	bl	800c78c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	699a      	ldr	r2, [r3, #24]
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	699a      	ldr	r2, [r3, #24]
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	6999      	ldr	r1, [r3, #24]
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	691b      	ldr	r3, [r3, #16]
 800c362:	021a      	lsls	r2, r3, #8
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	430a      	orrs	r2, r1
 800c36a:	619a      	str	r2, [r3, #24]
      break;
 800c36c:	e084      	b.n	800c478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	68b9      	ldr	r1, [r7, #8]
 800c374:	4618      	mov	r0, r3
 800c376:	f000 fa9d 	bl	800c8b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	69da      	ldr	r2, [r3, #28]
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f042 0208 	orr.w	r2, r2, #8
 800c388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	69da      	ldr	r2, [r3, #28]
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f022 0204 	bic.w	r2, r2, #4
 800c398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	69d9      	ldr	r1, [r3, #28]
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	691a      	ldr	r2, [r3, #16]
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	430a      	orrs	r2, r1
 800c3aa:	61da      	str	r2, [r3, #28]
      break;
 800c3ac:	e064      	b.n	800c478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	68b9      	ldr	r1, [r7, #8]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f000 fb0f 	bl	800c9d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	69da      	ldr	r2, [r3, #28]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c3c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	69da      	ldr	r2, [r3, #28]
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c3d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	69d9      	ldr	r1, [r3, #28]
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	691b      	ldr	r3, [r3, #16]
 800c3e4:	021a      	lsls	r2, r3, #8
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	430a      	orrs	r2, r1
 800c3ec:	61da      	str	r2, [r3, #28]
      break;
 800c3ee:	e043      	b.n	800c478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	68b9      	ldr	r1, [r7, #8]
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f000 fb82 	bl	800cb00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	f042 0208 	orr.w	r2, r2, #8
 800c40a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f022 0204 	bic.w	r2, r2, #4
 800c41a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	691a      	ldr	r2, [r3, #16]
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	430a      	orrs	r2, r1
 800c42c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c42e:	e023      	b.n	800c478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	68b9      	ldr	r1, [r7, #8]
 800c436:	4618      	mov	r0, r3
 800c438:	f000 fbcc 	bl	800cbd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c44a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c45a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	691b      	ldr	r3, [r3, #16]
 800c466:	021a      	lsls	r2, r3, #8
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	430a      	orrs	r2, r1
 800c46e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c470:	e002      	b.n	800c478 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c472:	2301      	movs	r3, #1
 800c474:	75fb      	strb	r3, [r7, #23]
      break;
 800c476:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2200      	movs	r2, #0
 800c47c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c480:	7dfb      	ldrb	r3, [r7, #23]
}
 800c482:	4618      	mov	r0, r3
 800c484:	3718      	adds	r7, #24
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop

0800c48c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c494:	bf00      	nop
 800c496:	370c      	adds	r7, #12
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr

0800c4a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b083      	sub	sp, #12
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c4bc:	bf00      	nop
 800c4be:	370c      	adds	r7, #12
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr

0800c4c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b083      	sub	sp, #12
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c4d0:	bf00      	nop
 800c4d2:	370c      	adds	r7, #12
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr

0800c4dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b083      	sub	sp, #12
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c4e4:	bf00      	nop
 800c4e6:	370c      	adds	r7, #12
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr

0800c4f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b085      	sub	sp, #20
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	4a4c      	ldr	r2, [pc, #304]	@ (800c634 <TIM_Base_SetConfig+0x144>)
 800c504:	4293      	cmp	r3, r2
 800c506:	d017      	beq.n	800c538 <TIM_Base_SetConfig+0x48>
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c50e:	d013      	beq.n	800c538 <TIM_Base_SetConfig+0x48>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	4a49      	ldr	r2, [pc, #292]	@ (800c638 <TIM_Base_SetConfig+0x148>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d00f      	beq.n	800c538 <TIM_Base_SetConfig+0x48>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	4a48      	ldr	r2, [pc, #288]	@ (800c63c <TIM_Base_SetConfig+0x14c>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d00b      	beq.n	800c538 <TIM_Base_SetConfig+0x48>
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	4a47      	ldr	r2, [pc, #284]	@ (800c640 <TIM_Base_SetConfig+0x150>)
 800c524:	4293      	cmp	r3, r2
 800c526:	d007      	beq.n	800c538 <TIM_Base_SetConfig+0x48>
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	4a46      	ldr	r2, [pc, #280]	@ (800c644 <TIM_Base_SetConfig+0x154>)
 800c52c:	4293      	cmp	r3, r2
 800c52e:	d003      	beq.n	800c538 <TIM_Base_SetConfig+0x48>
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	4a45      	ldr	r2, [pc, #276]	@ (800c648 <TIM_Base_SetConfig+0x158>)
 800c534:	4293      	cmp	r3, r2
 800c536:	d108      	bne.n	800c54a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c53e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	685b      	ldr	r3, [r3, #4]
 800c544:	68fa      	ldr	r2, [r7, #12]
 800c546:	4313      	orrs	r3, r2
 800c548:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	4a39      	ldr	r2, [pc, #228]	@ (800c634 <TIM_Base_SetConfig+0x144>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d023      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c558:	d01f      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	4a36      	ldr	r2, [pc, #216]	@ (800c638 <TIM_Base_SetConfig+0x148>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d01b      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	4a35      	ldr	r2, [pc, #212]	@ (800c63c <TIM_Base_SetConfig+0x14c>)
 800c566:	4293      	cmp	r3, r2
 800c568:	d017      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	4a34      	ldr	r2, [pc, #208]	@ (800c640 <TIM_Base_SetConfig+0x150>)
 800c56e:	4293      	cmp	r3, r2
 800c570:	d013      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	4a33      	ldr	r2, [pc, #204]	@ (800c644 <TIM_Base_SetConfig+0x154>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d00f      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	4a33      	ldr	r2, [pc, #204]	@ (800c64c <TIM_Base_SetConfig+0x15c>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d00b      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	4a32      	ldr	r2, [pc, #200]	@ (800c650 <TIM_Base_SetConfig+0x160>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d007      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	4a31      	ldr	r2, [pc, #196]	@ (800c654 <TIM_Base_SetConfig+0x164>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	d003      	beq.n	800c59a <TIM_Base_SetConfig+0xaa>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	4a2c      	ldr	r2, [pc, #176]	@ (800c648 <TIM_Base_SetConfig+0x158>)
 800c596:	4293      	cmp	r3, r2
 800c598:	d108      	bne.n	800c5ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c5a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	68db      	ldr	r3, [r3, #12]
 800c5a6:	68fa      	ldr	r2, [r7, #12]
 800c5a8:	4313      	orrs	r3, r2
 800c5aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	695b      	ldr	r3, [r3, #20]
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	68fa      	ldr	r2, [r7, #12]
 800c5be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	689a      	ldr	r2, [r3, #8]
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	681a      	ldr	r2, [r3, #0]
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	4a18      	ldr	r2, [pc, #96]	@ (800c634 <TIM_Base_SetConfig+0x144>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d013      	beq.n	800c600 <TIM_Base_SetConfig+0x110>
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	4a1a      	ldr	r2, [pc, #104]	@ (800c644 <TIM_Base_SetConfig+0x154>)
 800c5dc:	4293      	cmp	r3, r2
 800c5de:	d00f      	beq.n	800c600 <TIM_Base_SetConfig+0x110>
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	4a1a      	ldr	r2, [pc, #104]	@ (800c64c <TIM_Base_SetConfig+0x15c>)
 800c5e4:	4293      	cmp	r3, r2
 800c5e6:	d00b      	beq.n	800c600 <TIM_Base_SetConfig+0x110>
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	4a19      	ldr	r2, [pc, #100]	@ (800c650 <TIM_Base_SetConfig+0x160>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d007      	beq.n	800c600 <TIM_Base_SetConfig+0x110>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	4a18      	ldr	r2, [pc, #96]	@ (800c654 <TIM_Base_SetConfig+0x164>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d003      	beq.n	800c600 <TIM_Base_SetConfig+0x110>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	4a13      	ldr	r2, [pc, #76]	@ (800c648 <TIM_Base_SetConfig+0x158>)
 800c5fc:	4293      	cmp	r3, r2
 800c5fe:	d103      	bne.n	800c608 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	691a      	ldr	r2, [r3, #16]
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2201      	movs	r2, #1
 800c60c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	691b      	ldr	r3, [r3, #16]
 800c612:	f003 0301 	and.w	r3, r3, #1
 800c616:	2b01      	cmp	r3, #1
 800c618:	d105      	bne.n	800c626 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	691b      	ldr	r3, [r3, #16]
 800c61e:	f023 0201 	bic.w	r2, r3, #1
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	611a      	str	r2, [r3, #16]
  }
}
 800c626:	bf00      	nop
 800c628:	3714      	adds	r7, #20
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop
 800c634:	40012c00 	.word	0x40012c00
 800c638:	40000400 	.word	0x40000400
 800c63c:	40000800 	.word	0x40000800
 800c640:	40000c00 	.word	0x40000c00
 800c644:	40013400 	.word	0x40013400
 800c648:	40015000 	.word	0x40015000
 800c64c:	40014000 	.word	0x40014000
 800c650:	40014400 	.word	0x40014400
 800c654:	40014800 	.word	0x40014800

0800c658 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c658:	b480      	push	{r7}
 800c65a:	b087      	sub	sp, #28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
 800c660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6a1b      	ldr	r3, [r3, #32]
 800c666:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	6a1b      	ldr	r3, [r3, #32]
 800c66c:	f023 0201 	bic.w	r2, r3, #1
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	685b      	ldr	r3, [r3, #4]
 800c678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	699b      	ldr	r3, [r3, #24]
 800c67e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c68a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	f023 0303 	bic.w	r3, r3, #3
 800c692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	68fa      	ldr	r2, [r7, #12]
 800c69a:	4313      	orrs	r3, r2
 800c69c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c69e:	697b      	ldr	r3, [r7, #20]
 800c6a0:	f023 0302 	bic.w	r3, r3, #2
 800c6a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	689b      	ldr	r3, [r3, #8]
 800c6aa:	697a      	ldr	r2, [r7, #20]
 800c6ac:	4313      	orrs	r3, r2
 800c6ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	4a30      	ldr	r2, [pc, #192]	@ (800c774 <TIM_OC1_SetConfig+0x11c>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d013      	beq.n	800c6e0 <TIM_OC1_SetConfig+0x88>
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	4a2f      	ldr	r2, [pc, #188]	@ (800c778 <TIM_OC1_SetConfig+0x120>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d00f      	beq.n	800c6e0 <TIM_OC1_SetConfig+0x88>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	4a2e      	ldr	r2, [pc, #184]	@ (800c77c <TIM_OC1_SetConfig+0x124>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d00b      	beq.n	800c6e0 <TIM_OC1_SetConfig+0x88>
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	4a2d      	ldr	r2, [pc, #180]	@ (800c780 <TIM_OC1_SetConfig+0x128>)
 800c6cc:	4293      	cmp	r3, r2
 800c6ce:	d007      	beq.n	800c6e0 <TIM_OC1_SetConfig+0x88>
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	4a2c      	ldr	r2, [pc, #176]	@ (800c784 <TIM_OC1_SetConfig+0x12c>)
 800c6d4:	4293      	cmp	r3, r2
 800c6d6:	d003      	beq.n	800c6e0 <TIM_OC1_SetConfig+0x88>
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	4a2b      	ldr	r2, [pc, #172]	@ (800c788 <TIM_OC1_SetConfig+0x130>)
 800c6dc:	4293      	cmp	r3, r2
 800c6de:	d10c      	bne.n	800c6fa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	f023 0308 	bic.w	r3, r3, #8
 800c6e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	68db      	ldr	r3, [r3, #12]
 800c6ec:	697a      	ldr	r2, [r7, #20]
 800c6ee:	4313      	orrs	r3, r2
 800c6f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	f023 0304 	bic.w	r3, r3, #4
 800c6f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	4a1d      	ldr	r2, [pc, #116]	@ (800c774 <TIM_OC1_SetConfig+0x11c>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d013      	beq.n	800c72a <TIM_OC1_SetConfig+0xd2>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	4a1c      	ldr	r2, [pc, #112]	@ (800c778 <TIM_OC1_SetConfig+0x120>)
 800c706:	4293      	cmp	r3, r2
 800c708:	d00f      	beq.n	800c72a <TIM_OC1_SetConfig+0xd2>
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	4a1b      	ldr	r2, [pc, #108]	@ (800c77c <TIM_OC1_SetConfig+0x124>)
 800c70e:	4293      	cmp	r3, r2
 800c710:	d00b      	beq.n	800c72a <TIM_OC1_SetConfig+0xd2>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	4a1a      	ldr	r2, [pc, #104]	@ (800c780 <TIM_OC1_SetConfig+0x128>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d007      	beq.n	800c72a <TIM_OC1_SetConfig+0xd2>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	4a19      	ldr	r2, [pc, #100]	@ (800c784 <TIM_OC1_SetConfig+0x12c>)
 800c71e:	4293      	cmp	r3, r2
 800c720:	d003      	beq.n	800c72a <TIM_OC1_SetConfig+0xd2>
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	4a18      	ldr	r2, [pc, #96]	@ (800c788 <TIM_OC1_SetConfig+0x130>)
 800c726:	4293      	cmp	r3, r2
 800c728:	d111      	bne.n	800c74e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c730:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c738:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	695b      	ldr	r3, [r3, #20]
 800c73e:	693a      	ldr	r2, [r7, #16]
 800c740:	4313      	orrs	r3, r2
 800c742:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	699b      	ldr	r3, [r3, #24]
 800c748:	693a      	ldr	r2, [r7, #16]
 800c74a:	4313      	orrs	r3, r2
 800c74c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	693a      	ldr	r2, [r7, #16]
 800c752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	68fa      	ldr	r2, [r7, #12]
 800c758:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	685a      	ldr	r2, [r3, #4]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	697a      	ldr	r2, [r7, #20]
 800c766:	621a      	str	r2, [r3, #32]
}
 800c768:	bf00      	nop
 800c76a:	371c      	adds	r7, #28
 800c76c:	46bd      	mov	sp, r7
 800c76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c772:	4770      	bx	lr
 800c774:	40012c00 	.word	0x40012c00
 800c778:	40013400 	.word	0x40013400
 800c77c:	40014000 	.word	0x40014000
 800c780:	40014400 	.word	0x40014400
 800c784:	40014800 	.word	0x40014800
 800c788:	40015000 	.word	0x40015000

0800c78c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c78c:	b480      	push	{r7}
 800c78e:	b087      	sub	sp, #28
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	6a1b      	ldr	r3, [r3, #32]
 800c79a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	6a1b      	ldr	r3, [r3, #32]
 800c7a0:	f023 0210 	bic.w	r2, r3, #16
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	685b      	ldr	r3, [r3, #4]
 800c7ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	699b      	ldr	r3, [r3, #24]
 800c7b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c7ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c7c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	021b      	lsls	r3, r3, #8
 800c7ce:	68fa      	ldr	r2, [r7, #12]
 800c7d0:	4313      	orrs	r3, r2
 800c7d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	f023 0320 	bic.w	r3, r3, #32
 800c7da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	011b      	lsls	r3, r3, #4
 800c7e2:	697a      	ldr	r2, [r7, #20]
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	4a2c      	ldr	r2, [pc, #176]	@ (800c89c <TIM_OC2_SetConfig+0x110>)
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d007      	beq.n	800c800 <TIM_OC2_SetConfig+0x74>
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	4a2b      	ldr	r2, [pc, #172]	@ (800c8a0 <TIM_OC2_SetConfig+0x114>)
 800c7f4:	4293      	cmp	r3, r2
 800c7f6:	d003      	beq.n	800c800 <TIM_OC2_SetConfig+0x74>
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	4a2a      	ldr	r2, [pc, #168]	@ (800c8a4 <TIM_OC2_SetConfig+0x118>)
 800c7fc:	4293      	cmp	r3, r2
 800c7fe:	d10d      	bne.n	800c81c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c800:	697b      	ldr	r3, [r7, #20]
 800c802:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c806:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c808:	683b      	ldr	r3, [r7, #0]
 800c80a:	68db      	ldr	r3, [r3, #12]
 800c80c:	011b      	lsls	r3, r3, #4
 800c80e:	697a      	ldr	r2, [r7, #20]
 800c810:	4313      	orrs	r3, r2
 800c812:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c814:	697b      	ldr	r3, [r7, #20]
 800c816:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c81a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	4a1f      	ldr	r2, [pc, #124]	@ (800c89c <TIM_OC2_SetConfig+0x110>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d013      	beq.n	800c84c <TIM_OC2_SetConfig+0xc0>
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	4a1e      	ldr	r2, [pc, #120]	@ (800c8a0 <TIM_OC2_SetConfig+0x114>)
 800c828:	4293      	cmp	r3, r2
 800c82a:	d00f      	beq.n	800c84c <TIM_OC2_SetConfig+0xc0>
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	4a1e      	ldr	r2, [pc, #120]	@ (800c8a8 <TIM_OC2_SetConfig+0x11c>)
 800c830:	4293      	cmp	r3, r2
 800c832:	d00b      	beq.n	800c84c <TIM_OC2_SetConfig+0xc0>
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	4a1d      	ldr	r2, [pc, #116]	@ (800c8ac <TIM_OC2_SetConfig+0x120>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d007      	beq.n	800c84c <TIM_OC2_SetConfig+0xc0>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	4a1c      	ldr	r2, [pc, #112]	@ (800c8b0 <TIM_OC2_SetConfig+0x124>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d003      	beq.n	800c84c <TIM_OC2_SetConfig+0xc0>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	4a17      	ldr	r2, [pc, #92]	@ (800c8a4 <TIM_OC2_SetConfig+0x118>)
 800c848:	4293      	cmp	r3, r2
 800c84a:	d113      	bne.n	800c874 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c852:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c85a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	695b      	ldr	r3, [r3, #20]
 800c860:	009b      	lsls	r3, r3, #2
 800c862:	693a      	ldr	r2, [r7, #16]
 800c864:	4313      	orrs	r3, r2
 800c866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	699b      	ldr	r3, [r3, #24]
 800c86c:	009b      	lsls	r3, r3, #2
 800c86e:	693a      	ldr	r2, [r7, #16]
 800c870:	4313      	orrs	r3, r2
 800c872:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	693a      	ldr	r2, [r7, #16]
 800c878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	68fa      	ldr	r2, [r7, #12]
 800c87e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	685a      	ldr	r2, [r3, #4]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	697a      	ldr	r2, [r7, #20]
 800c88c:	621a      	str	r2, [r3, #32]
}
 800c88e:	bf00      	nop
 800c890:	371c      	adds	r7, #28
 800c892:	46bd      	mov	sp, r7
 800c894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c898:	4770      	bx	lr
 800c89a:	bf00      	nop
 800c89c:	40012c00 	.word	0x40012c00
 800c8a0:	40013400 	.word	0x40013400
 800c8a4:	40015000 	.word	0x40015000
 800c8a8:	40014000 	.word	0x40014000
 800c8ac:	40014400 	.word	0x40014400
 800c8b0:	40014800 	.word	0x40014800

0800c8b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b087      	sub	sp, #28
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6a1b      	ldr	r3, [r3, #32]
 800c8c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	6a1b      	ldr	r3, [r3, #32]
 800c8c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	69db      	ldr	r3, [r3, #28]
 800c8da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c8e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	f023 0303 	bic.w	r3, r3, #3
 800c8ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	68fa      	ldr	r2, [r7, #12]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c8fa:	697b      	ldr	r3, [r7, #20]
 800c8fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c900:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	689b      	ldr	r3, [r3, #8]
 800c906:	021b      	lsls	r3, r3, #8
 800c908:	697a      	ldr	r2, [r7, #20]
 800c90a:	4313      	orrs	r3, r2
 800c90c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	4a2b      	ldr	r2, [pc, #172]	@ (800c9c0 <TIM_OC3_SetConfig+0x10c>)
 800c912:	4293      	cmp	r3, r2
 800c914:	d007      	beq.n	800c926 <TIM_OC3_SetConfig+0x72>
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	4a2a      	ldr	r2, [pc, #168]	@ (800c9c4 <TIM_OC3_SetConfig+0x110>)
 800c91a:	4293      	cmp	r3, r2
 800c91c:	d003      	beq.n	800c926 <TIM_OC3_SetConfig+0x72>
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	4a29      	ldr	r2, [pc, #164]	@ (800c9c8 <TIM_OC3_SetConfig+0x114>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d10d      	bne.n	800c942 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c92c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	68db      	ldr	r3, [r3, #12]
 800c932:	021b      	lsls	r3, r3, #8
 800c934:	697a      	ldr	r2, [r7, #20]
 800c936:	4313      	orrs	r3, r2
 800c938:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c93a:	697b      	ldr	r3, [r7, #20]
 800c93c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c940:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	4a1e      	ldr	r2, [pc, #120]	@ (800c9c0 <TIM_OC3_SetConfig+0x10c>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d013      	beq.n	800c972 <TIM_OC3_SetConfig+0xbe>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a1d      	ldr	r2, [pc, #116]	@ (800c9c4 <TIM_OC3_SetConfig+0x110>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d00f      	beq.n	800c972 <TIM_OC3_SetConfig+0xbe>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	4a1d      	ldr	r2, [pc, #116]	@ (800c9cc <TIM_OC3_SetConfig+0x118>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d00b      	beq.n	800c972 <TIM_OC3_SetConfig+0xbe>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	4a1c      	ldr	r2, [pc, #112]	@ (800c9d0 <TIM_OC3_SetConfig+0x11c>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d007      	beq.n	800c972 <TIM_OC3_SetConfig+0xbe>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	4a1b      	ldr	r2, [pc, #108]	@ (800c9d4 <TIM_OC3_SetConfig+0x120>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d003      	beq.n	800c972 <TIM_OC3_SetConfig+0xbe>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	4a16      	ldr	r2, [pc, #88]	@ (800c9c8 <TIM_OC3_SetConfig+0x114>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d113      	bne.n	800c99a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	695b      	ldr	r3, [r3, #20]
 800c986:	011b      	lsls	r3, r3, #4
 800c988:	693a      	ldr	r2, [r7, #16]
 800c98a:	4313      	orrs	r3, r2
 800c98c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	699b      	ldr	r3, [r3, #24]
 800c992:	011b      	lsls	r3, r3, #4
 800c994:	693a      	ldr	r2, [r7, #16]
 800c996:	4313      	orrs	r3, r2
 800c998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	693a      	ldr	r2, [r7, #16]
 800c99e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	68fa      	ldr	r2, [r7, #12]
 800c9a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	685a      	ldr	r2, [r3, #4]
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	697a      	ldr	r2, [r7, #20]
 800c9b2:	621a      	str	r2, [r3, #32]
}
 800c9b4:	bf00      	nop
 800c9b6:	371c      	adds	r7, #28
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr
 800c9c0:	40012c00 	.word	0x40012c00
 800c9c4:	40013400 	.word	0x40013400
 800c9c8:	40015000 	.word	0x40015000
 800c9cc:	40014000 	.word	0x40014000
 800c9d0:	40014400 	.word	0x40014400
 800c9d4:	40014800 	.word	0x40014800

0800c9d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b087      	sub	sp, #28
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
 800c9e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6a1b      	ldr	r3, [r3, #32]
 800c9e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6a1b      	ldr	r3, [r3, #32]
 800c9ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	69db      	ldr	r3, [r3, #28]
 800c9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ca06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ca12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	021b      	lsls	r3, r3, #8
 800ca1a:	68fa      	ldr	r2, [r7, #12]
 800ca1c:	4313      	orrs	r3, r2
 800ca1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ca26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	689b      	ldr	r3, [r3, #8]
 800ca2c:	031b      	lsls	r3, r3, #12
 800ca2e:	697a      	ldr	r2, [r7, #20]
 800ca30:	4313      	orrs	r3, r2
 800ca32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	4a2c      	ldr	r2, [pc, #176]	@ (800cae8 <TIM_OC4_SetConfig+0x110>)
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	d007      	beq.n	800ca4c <TIM_OC4_SetConfig+0x74>
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	4a2b      	ldr	r2, [pc, #172]	@ (800caec <TIM_OC4_SetConfig+0x114>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d003      	beq.n	800ca4c <TIM_OC4_SetConfig+0x74>
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	4a2a      	ldr	r2, [pc, #168]	@ (800caf0 <TIM_OC4_SetConfig+0x118>)
 800ca48:	4293      	cmp	r3, r2
 800ca4a:	d10d      	bne.n	800ca68 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ca4c:	697b      	ldr	r3, [r7, #20]
 800ca4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ca52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	68db      	ldr	r3, [r3, #12]
 800ca58:	031b      	lsls	r3, r3, #12
 800ca5a:	697a      	ldr	r2, [r7, #20]
 800ca5c:	4313      	orrs	r3, r2
 800ca5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	4a1f      	ldr	r2, [pc, #124]	@ (800cae8 <TIM_OC4_SetConfig+0x110>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d013      	beq.n	800ca98 <TIM_OC4_SetConfig+0xc0>
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	4a1e      	ldr	r2, [pc, #120]	@ (800caec <TIM_OC4_SetConfig+0x114>)
 800ca74:	4293      	cmp	r3, r2
 800ca76:	d00f      	beq.n	800ca98 <TIM_OC4_SetConfig+0xc0>
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	4a1e      	ldr	r2, [pc, #120]	@ (800caf4 <TIM_OC4_SetConfig+0x11c>)
 800ca7c:	4293      	cmp	r3, r2
 800ca7e:	d00b      	beq.n	800ca98 <TIM_OC4_SetConfig+0xc0>
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	4a1d      	ldr	r2, [pc, #116]	@ (800caf8 <TIM_OC4_SetConfig+0x120>)
 800ca84:	4293      	cmp	r3, r2
 800ca86:	d007      	beq.n	800ca98 <TIM_OC4_SetConfig+0xc0>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	4a1c      	ldr	r2, [pc, #112]	@ (800cafc <TIM_OC4_SetConfig+0x124>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d003      	beq.n	800ca98 <TIM_OC4_SetConfig+0xc0>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	4a17      	ldr	r2, [pc, #92]	@ (800caf0 <TIM_OC4_SetConfig+0x118>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d113      	bne.n	800cac0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca9e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800caa6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	695b      	ldr	r3, [r3, #20]
 800caac:	019b      	lsls	r3, r3, #6
 800caae:	693a      	ldr	r2, [r7, #16]
 800cab0:	4313      	orrs	r3, r2
 800cab2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	699b      	ldr	r3, [r3, #24]
 800cab8:	019b      	lsls	r3, r3, #6
 800caba:	693a      	ldr	r2, [r7, #16]
 800cabc:	4313      	orrs	r3, r2
 800cabe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	693a      	ldr	r2, [r7, #16]
 800cac4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	68fa      	ldr	r2, [r7, #12]
 800caca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	685a      	ldr	r2, [r3, #4]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	697a      	ldr	r2, [r7, #20]
 800cad8:	621a      	str	r2, [r3, #32]
}
 800cada:	bf00      	nop
 800cadc:	371c      	adds	r7, #28
 800cade:	46bd      	mov	sp, r7
 800cae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae4:	4770      	bx	lr
 800cae6:	bf00      	nop
 800cae8:	40012c00 	.word	0x40012c00
 800caec:	40013400 	.word	0x40013400
 800caf0:	40015000 	.word	0x40015000
 800caf4:	40014000 	.word	0x40014000
 800caf8:	40014400 	.word	0x40014400
 800cafc:	40014800 	.word	0x40014800

0800cb00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b087      	sub	sp, #28
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
 800cb08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	6a1b      	ldr	r3, [r3, #32]
 800cb0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6a1b      	ldr	r3, [r3, #32]
 800cb14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	685b      	ldr	r3, [r3, #4]
 800cb20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cb2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	68fa      	ldr	r2, [r7, #12]
 800cb3a:	4313      	orrs	r3, r2
 800cb3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cb44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	689b      	ldr	r3, [r3, #8]
 800cb4a:	041b      	lsls	r3, r3, #16
 800cb4c:	693a      	ldr	r2, [r7, #16]
 800cb4e:	4313      	orrs	r3, r2
 800cb50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	4a19      	ldr	r2, [pc, #100]	@ (800cbbc <TIM_OC5_SetConfig+0xbc>)
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d013      	beq.n	800cb82 <TIM_OC5_SetConfig+0x82>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	4a18      	ldr	r2, [pc, #96]	@ (800cbc0 <TIM_OC5_SetConfig+0xc0>)
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d00f      	beq.n	800cb82 <TIM_OC5_SetConfig+0x82>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	4a17      	ldr	r2, [pc, #92]	@ (800cbc4 <TIM_OC5_SetConfig+0xc4>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d00b      	beq.n	800cb82 <TIM_OC5_SetConfig+0x82>
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	4a16      	ldr	r2, [pc, #88]	@ (800cbc8 <TIM_OC5_SetConfig+0xc8>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d007      	beq.n	800cb82 <TIM_OC5_SetConfig+0x82>
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	4a15      	ldr	r2, [pc, #84]	@ (800cbcc <TIM_OC5_SetConfig+0xcc>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d003      	beq.n	800cb82 <TIM_OC5_SetConfig+0x82>
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	4a14      	ldr	r2, [pc, #80]	@ (800cbd0 <TIM_OC5_SetConfig+0xd0>)
 800cb7e:	4293      	cmp	r3, r2
 800cb80:	d109      	bne.n	800cb96 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cb82:	697b      	ldr	r3, [r7, #20]
 800cb84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cb88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	695b      	ldr	r3, [r3, #20]
 800cb8e:	021b      	lsls	r3, r3, #8
 800cb90:	697a      	ldr	r2, [r7, #20]
 800cb92:	4313      	orrs	r3, r2
 800cb94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	697a      	ldr	r2, [r7, #20]
 800cb9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	68fa      	ldr	r2, [r7, #12]
 800cba0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	685a      	ldr	r2, [r3, #4]
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	693a      	ldr	r2, [r7, #16]
 800cbae:	621a      	str	r2, [r3, #32]
}
 800cbb0:	bf00      	nop
 800cbb2:	371c      	adds	r7, #28
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbba:	4770      	bx	lr
 800cbbc:	40012c00 	.word	0x40012c00
 800cbc0:	40013400 	.word	0x40013400
 800cbc4:	40014000 	.word	0x40014000
 800cbc8:	40014400 	.word	0x40014400
 800cbcc:	40014800 	.word	0x40014800
 800cbd0:	40015000 	.word	0x40015000

0800cbd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b087      	sub	sp, #28
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	6a1b      	ldr	r3, [r3, #32]
 800cbe2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6a1b      	ldr	r3, [r3, #32]
 800cbe8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	685b      	ldr	r3, [r3, #4]
 800cbf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cc02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	021b      	lsls	r3, r3, #8
 800cc0e:	68fa      	ldr	r2, [r7, #12]
 800cc10:	4313      	orrs	r3, r2
 800cc12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cc1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	051b      	lsls	r3, r3, #20
 800cc22:	693a      	ldr	r2, [r7, #16]
 800cc24:	4313      	orrs	r3, r2
 800cc26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	4a1a      	ldr	r2, [pc, #104]	@ (800cc94 <TIM_OC6_SetConfig+0xc0>)
 800cc2c:	4293      	cmp	r3, r2
 800cc2e:	d013      	beq.n	800cc58 <TIM_OC6_SetConfig+0x84>
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	4a19      	ldr	r2, [pc, #100]	@ (800cc98 <TIM_OC6_SetConfig+0xc4>)
 800cc34:	4293      	cmp	r3, r2
 800cc36:	d00f      	beq.n	800cc58 <TIM_OC6_SetConfig+0x84>
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	4a18      	ldr	r2, [pc, #96]	@ (800cc9c <TIM_OC6_SetConfig+0xc8>)
 800cc3c:	4293      	cmp	r3, r2
 800cc3e:	d00b      	beq.n	800cc58 <TIM_OC6_SetConfig+0x84>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	4a17      	ldr	r2, [pc, #92]	@ (800cca0 <TIM_OC6_SetConfig+0xcc>)
 800cc44:	4293      	cmp	r3, r2
 800cc46:	d007      	beq.n	800cc58 <TIM_OC6_SetConfig+0x84>
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	4a16      	ldr	r2, [pc, #88]	@ (800cca4 <TIM_OC6_SetConfig+0xd0>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d003      	beq.n	800cc58 <TIM_OC6_SetConfig+0x84>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	4a15      	ldr	r2, [pc, #84]	@ (800cca8 <TIM_OC6_SetConfig+0xd4>)
 800cc54:	4293      	cmp	r3, r2
 800cc56:	d109      	bne.n	800cc6c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cc5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	695b      	ldr	r3, [r3, #20]
 800cc64:	029b      	lsls	r3, r3, #10
 800cc66:	697a      	ldr	r2, [r7, #20]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	697a      	ldr	r2, [r7, #20]
 800cc70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	68fa      	ldr	r2, [r7, #12]
 800cc76:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	685a      	ldr	r2, [r3, #4]
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	693a      	ldr	r2, [r7, #16]
 800cc84:	621a      	str	r2, [r3, #32]
}
 800cc86:	bf00      	nop
 800cc88:	371c      	adds	r7, #28
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc90:	4770      	bx	lr
 800cc92:	bf00      	nop
 800cc94:	40012c00 	.word	0x40012c00
 800cc98:	40013400 	.word	0x40013400
 800cc9c:	40014000 	.word	0x40014000
 800cca0:	40014400 	.word	0x40014400
 800cca4:	40014800 	.word	0x40014800
 800cca8:	40015000 	.word	0x40015000

0800ccac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800ccac:	b480      	push	{r7}
 800ccae:	b087      	sub	sp, #28
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	60f8      	str	r0, [r7, #12]
 800ccb4:	60b9      	str	r1, [r7, #8]
 800ccb6:	607a      	str	r2, [r7, #4]
 800ccb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	6a1b      	ldr	r3, [r3, #32]
 800ccbe:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	6a1b      	ldr	r3, [r3, #32]
 800ccc4:	f023 0201 	bic.w	r2, r3, #1
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	699b      	ldr	r3, [r3, #24]
 800ccd0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	4a28      	ldr	r2, [pc, #160]	@ (800cd78 <TIM_TI1_SetConfig+0xcc>)
 800ccd6:	4293      	cmp	r3, r2
 800ccd8:	d01b      	beq.n	800cd12 <TIM_TI1_SetConfig+0x66>
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cce0:	d017      	beq.n	800cd12 <TIM_TI1_SetConfig+0x66>
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	4a25      	ldr	r2, [pc, #148]	@ (800cd7c <TIM_TI1_SetConfig+0xd0>)
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d013      	beq.n	800cd12 <TIM_TI1_SetConfig+0x66>
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	4a24      	ldr	r2, [pc, #144]	@ (800cd80 <TIM_TI1_SetConfig+0xd4>)
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	d00f      	beq.n	800cd12 <TIM_TI1_SetConfig+0x66>
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	4a23      	ldr	r2, [pc, #140]	@ (800cd84 <TIM_TI1_SetConfig+0xd8>)
 800ccf6:	4293      	cmp	r3, r2
 800ccf8:	d00b      	beq.n	800cd12 <TIM_TI1_SetConfig+0x66>
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	4a22      	ldr	r2, [pc, #136]	@ (800cd88 <TIM_TI1_SetConfig+0xdc>)
 800ccfe:	4293      	cmp	r3, r2
 800cd00:	d007      	beq.n	800cd12 <TIM_TI1_SetConfig+0x66>
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	4a21      	ldr	r2, [pc, #132]	@ (800cd8c <TIM_TI1_SetConfig+0xe0>)
 800cd06:	4293      	cmp	r3, r2
 800cd08:	d003      	beq.n	800cd12 <TIM_TI1_SetConfig+0x66>
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	4a20      	ldr	r2, [pc, #128]	@ (800cd90 <TIM_TI1_SetConfig+0xe4>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d101      	bne.n	800cd16 <TIM_TI1_SetConfig+0x6a>
 800cd12:	2301      	movs	r3, #1
 800cd14:	e000      	b.n	800cd18 <TIM_TI1_SetConfig+0x6c>
 800cd16:	2300      	movs	r3, #0
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d008      	beq.n	800cd2e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	f023 0303 	bic.w	r3, r3, #3
 800cd22:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800cd24:	697a      	ldr	r2, [r7, #20]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	617b      	str	r3, [r7, #20]
 800cd2c:	e003      	b.n	800cd36 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800cd2e:	697b      	ldr	r3, [r7, #20]
 800cd30:	f043 0301 	orr.w	r3, r3, #1
 800cd34:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cd3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	011b      	lsls	r3, r3, #4
 800cd42:	b2db      	uxtb	r3, r3
 800cd44:	697a      	ldr	r2, [r7, #20]
 800cd46:	4313      	orrs	r3, r2
 800cd48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	f023 030a 	bic.w	r3, r3, #10
 800cd50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	f003 030a 	and.w	r3, r3, #10
 800cd58:	693a      	ldr	r2, [r7, #16]
 800cd5a:	4313      	orrs	r3, r2
 800cd5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	697a      	ldr	r2, [r7, #20]
 800cd62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	693a      	ldr	r2, [r7, #16]
 800cd68:	621a      	str	r2, [r3, #32]
}
 800cd6a:	bf00      	nop
 800cd6c:	371c      	adds	r7, #28
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd74:	4770      	bx	lr
 800cd76:	bf00      	nop
 800cd78:	40012c00 	.word	0x40012c00
 800cd7c:	40000400 	.word	0x40000400
 800cd80:	40000800 	.word	0x40000800
 800cd84:	40000c00 	.word	0x40000c00
 800cd88:	40013400 	.word	0x40013400
 800cd8c:	40014000 	.word	0x40014000
 800cd90:	40015000 	.word	0x40015000

0800cd94 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cd94:	b480      	push	{r7}
 800cd96:	b087      	sub	sp, #28
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	60f8      	str	r0, [r7, #12]
 800cd9c:	60b9      	str	r1, [r7, #8]
 800cd9e:	607a      	str	r2, [r7, #4]
 800cda0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	6a1b      	ldr	r3, [r3, #32]
 800cda6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	6a1b      	ldr	r3, [r3, #32]
 800cdac:	f023 0210 	bic.w	r2, r3, #16
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	699b      	ldr	r3, [r3, #24]
 800cdb8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800cdba:	693b      	ldr	r3, [r7, #16]
 800cdbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cdc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	021b      	lsls	r3, r3, #8
 800cdc6:	693a      	ldr	r2, [r7, #16]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cdcc:	693b      	ldr	r3, [r7, #16]
 800cdce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cdd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	031b      	lsls	r3, r3, #12
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	693a      	ldr	r2, [r7, #16]
 800cddc:	4313      	orrs	r3, r2
 800cdde:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cde6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	011b      	lsls	r3, r3, #4
 800cdec:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800cdf0:	697a      	ldr	r2, [r7, #20]
 800cdf2:	4313      	orrs	r3, r2
 800cdf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	693a      	ldr	r2, [r7, #16]
 800cdfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	697a      	ldr	r2, [r7, #20]
 800ce00:	621a      	str	r2, [r3, #32]
}
 800ce02:	bf00      	nop
 800ce04:	371c      	adds	r7, #28
 800ce06:	46bd      	mov	sp, r7
 800ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0c:	4770      	bx	lr

0800ce0e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ce0e:	b480      	push	{r7}
 800ce10:	b087      	sub	sp, #28
 800ce12:	af00      	add	r7, sp, #0
 800ce14:	60f8      	str	r0, [r7, #12]
 800ce16:	60b9      	str	r1, [r7, #8]
 800ce18:	607a      	str	r2, [r7, #4]
 800ce1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	6a1b      	ldr	r3, [r3, #32]
 800ce20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	6a1b      	ldr	r3, [r3, #32]
 800ce26:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	69db      	ldr	r3, [r3, #28]
 800ce32:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	f023 0303 	bic.w	r3, r3, #3
 800ce3a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800ce3c:	693a      	ldr	r2, [r7, #16]
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	4313      	orrs	r3, r2
 800ce42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ce4a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	011b      	lsls	r3, r3, #4
 800ce50:	b2db      	uxtb	r3, r3
 800ce52:	693a      	ldr	r2, [r7, #16]
 800ce54:	4313      	orrs	r3, r2
 800ce56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800ce5e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	021b      	lsls	r3, r3, #8
 800ce64:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800ce68:	697a      	ldr	r2, [r7, #20]
 800ce6a:	4313      	orrs	r3, r2
 800ce6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	693a      	ldr	r2, [r7, #16]
 800ce72:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	697a      	ldr	r2, [r7, #20]
 800ce78:	621a      	str	r2, [r3, #32]
}
 800ce7a:	bf00      	nop
 800ce7c:	371c      	adds	r7, #28
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce84:	4770      	bx	lr

0800ce86 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ce86:	b480      	push	{r7}
 800ce88:	b087      	sub	sp, #28
 800ce8a:	af00      	add	r7, sp, #0
 800ce8c:	60f8      	str	r0, [r7, #12]
 800ce8e:	60b9      	str	r1, [r7, #8]
 800ce90:	607a      	str	r2, [r7, #4]
 800ce92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	6a1b      	ldr	r3, [r3, #32]
 800ce98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	6a1b      	ldr	r3, [r3, #32]
 800ce9e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	69db      	ldr	r3, [r3, #28]
 800ceaa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ceb2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	021b      	lsls	r3, r3, #8
 800ceb8:	693a      	ldr	r2, [r7, #16]
 800ceba:	4313      	orrs	r3, r2
 800cebc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cec4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	031b      	lsls	r3, r3, #12
 800ceca:	b29b      	uxth	r3, r3
 800cecc:	693a      	ldr	r2, [r7, #16]
 800cece:	4313      	orrs	r3, r2
 800ced0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ced2:	697b      	ldr	r3, [r7, #20]
 800ced4:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ced8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	031b      	lsls	r3, r3, #12
 800cede:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800cee2:	697a      	ldr	r2, [r7, #20]
 800cee4:	4313      	orrs	r3, r2
 800cee6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	693a      	ldr	r2, [r7, #16]
 800ceec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	697a      	ldr	r2, [r7, #20]
 800cef2:	621a      	str	r2, [r3, #32]
}
 800cef4:	bf00      	nop
 800cef6:	371c      	adds	r7, #28
 800cef8:	46bd      	mov	sp, r7
 800cefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefe:	4770      	bx	lr

0800cf00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cf00:	b480      	push	{r7}
 800cf02:	b087      	sub	sp, #28
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	f003 031f 	and.w	r3, r3, #31
 800cf12:	2201      	movs	r2, #1
 800cf14:	fa02 f303 	lsl.w	r3, r2, r3
 800cf18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	6a1a      	ldr	r2, [r3, #32]
 800cf1e:	697b      	ldr	r3, [r7, #20]
 800cf20:	43db      	mvns	r3, r3
 800cf22:	401a      	ands	r2, r3
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	6a1a      	ldr	r2, [r3, #32]
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	f003 031f 	and.w	r3, r3, #31
 800cf32:	6879      	ldr	r1, [r7, #4]
 800cf34:	fa01 f303 	lsl.w	r3, r1, r3
 800cf38:	431a      	orrs	r2, r3
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	621a      	str	r2, [r3, #32]
}
 800cf3e:	bf00      	nop
 800cf40:	371c      	adds	r7, #28
 800cf42:	46bd      	mov	sp, r7
 800cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf48:	4770      	bx	lr
	...

0800cf4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cf4c:	b480      	push	{r7}
 800cf4e:	b085      	sub	sp, #20
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
 800cf54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cf5c:	2b01      	cmp	r3, #1
 800cf5e:	d101      	bne.n	800cf64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cf60:	2302      	movs	r3, #2
 800cf62:	e074      	b.n	800d04e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2201      	movs	r2, #1
 800cf68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	2202      	movs	r2, #2
 800cf70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	689b      	ldr	r3, [r3, #8]
 800cf82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	4a34      	ldr	r2, [pc, #208]	@ (800d05c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cf8a:	4293      	cmp	r3, r2
 800cf8c:	d009      	beq.n	800cfa2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	4a33      	ldr	r2, [pc, #204]	@ (800d060 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cf94:	4293      	cmp	r3, r2
 800cf96:	d004      	beq.n	800cfa2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	4a31      	ldr	r2, [pc, #196]	@ (800d064 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	d108      	bne.n	800cfb4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cfa8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	685b      	ldr	r3, [r3, #4]
 800cfae:	68fa      	ldr	r2, [r7, #12]
 800cfb0:	4313      	orrs	r3, r2
 800cfb2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800cfba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cfc0:	683b      	ldr	r3, [r7, #0]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	68fa      	ldr	r2, [r7, #12]
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4a21      	ldr	r2, [pc, #132]	@ (800d05c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d022      	beq.n	800d022 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfe4:	d01d      	beq.n	800d022 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4a1f      	ldr	r2, [pc, #124]	@ (800d068 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d018      	beq.n	800d022 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4a1d      	ldr	r2, [pc, #116]	@ (800d06c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d013      	beq.n	800d022 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4a1c      	ldr	r2, [pc, #112]	@ (800d070 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d000:	4293      	cmp	r3, r2
 800d002:	d00e      	beq.n	800d022 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a15      	ldr	r2, [pc, #84]	@ (800d060 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d009      	beq.n	800d022 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	4a18      	ldr	r2, [pc, #96]	@ (800d074 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d004      	beq.n	800d022 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	4a11      	ldr	r2, [pc, #68]	@ (800d064 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d10c      	bne.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d022:	68bb      	ldr	r3, [r7, #8]
 800d024:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d028:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	689b      	ldr	r3, [r3, #8]
 800d02e:	68ba      	ldr	r2, [r7, #8]
 800d030:	4313      	orrs	r3, r2
 800d032:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	68ba      	ldr	r2, [r7, #8]
 800d03a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2201      	movs	r2, #1
 800d040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2200      	movs	r2, #0
 800d048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d04c:	2300      	movs	r3, #0
}
 800d04e:	4618      	mov	r0, r3
 800d050:	3714      	adds	r7, #20
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr
 800d05a:	bf00      	nop
 800d05c:	40012c00 	.word	0x40012c00
 800d060:	40013400 	.word	0x40013400
 800d064:	40015000 	.word	0x40015000
 800d068:	40000400 	.word	0x40000400
 800d06c:	40000800 	.word	0x40000800
 800d070:	40000c00 	.word	0x40000c00
 800d074:	40014000 	.word	0x40014000

0800d078 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d078:	b480      	push	{r7}
 800d07a:	b085      	sub	sp, #20
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
 800d080:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d082:	2300      	movs	r3, #0
 800d084:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d08c:	2b01      	cmp	r3, #1
 800d08e:	d101      	bne.n	800d094 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d090:	2302      	movs	r3, #2
 800d092:	e078      	b.n	800d186 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2201      	movs	r2, #1
 800d098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	4313      	orrs	r3, r2
 800d0a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	689b      	ldr	r3, [r3, #8]
 800d0b4:	4313      	orrs	r3, r2
 800d0b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	685b      	ldr	r3, [r3, #4]
 800d0c2:	4313      	orrs	r3, r2
 800d0c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4313      	orrs	r3, r2
 800d0d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	691b      	ldr	r3, [r3, #16]
 800d0de:	4313      	orrs	r3, r2
 800d0e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	695b      	ldr	r3, [r3, #20]
 800d0ec:	4313      	orrs	r3, r2
 800d0ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	699b      	ldr	r3, [r3, #24]
 800d108:	041b      	lsls	r3, r3, #16
 800d10a:	4313      	orrs	r3, r2
 800d10c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	69db      	ldr	r3, [r3, #28]
 800d118:	4313      	orrs	r3, r2
 800d11a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	4a1c      	ldr	r2, [pc, #112]	@ (800d194 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800d122:	4293      	cmp	r3, r2
 800d124:	d009      	beq.n	800d13a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	4a1b      	ldr	r2, [pc, #108]	@ (800d198 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800d12c:	4293      	cmp	r3, r2
 800d12e:	d004      	beq.n	800d13a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	4a19      	ldr	r2, [pc, #100]	@ (800d19c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800d136:	4293      	cmp	r3, r2
 800d138:	d11c      	bne.n	800d174 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d144:	051b      	lsls	r3, r3, #20
 800d146:	4313      	orrs	r3, r2
 800d148:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	6a1b      	ldr	r3, [r3, #32]
 800d154:	4313      	orrs	r3, r2
 800d156:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d162:	4313      	orrs	r3, r2
 800d164:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d170:	4313      	orrs	r3, r2
 800d172:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	68fa      	ldr	r2, [r7, #12]
 800d17a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2200      	movs	r2, #0
 800d180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d184:	2300      	movs	r3, #0
}
 800d186:	4618      	mov	r0, r3
 800d188:	3714      	adds	r7, #20
 800d18a:	46bd      	mov	sp, r7
 800d18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d190:	4770      	bx	lr
 800d192:	bf00      	nop
 800d194:	40012c00 	.word	0x40012c00
 800d198:	40013400 	.word	0x40013400
 800d19c:	40015000 	.word	0x40015000

0800d1a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d1a0:	b480      	push	{r7}
 800d1a2:	b083      	sub	sp, #12
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d1a8:	bf00      	nop
 800d1aa:	370c      	adds	r7, #12
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b2:	4770      	bx	lr

0800d1b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b083      	sub	sp, #12
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d1bc:	bf00      	nop
 800d1be:	370c      	adds	r7, #12
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c6:	4770      	bx	lr

0800d1c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d1c8:	b480      	push	{r7}
 800d1ca:	b083      	sub	sp, #12
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d1d0:	bf00      	nop
 800d1d2:	370c      	adds	r7, #12
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr

0800d1dc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b083      	sub	sp, #12
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d1e4:	bf00      	nop
 800d1e6:	370c      	adds	r7, #12
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr

0800d1f0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d1f8:	bf00      	nop
 800d1fa:	370c      	adds	r7, #12
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d202:	4770      	bx	lr

0800d204 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d204:	b480      	push	{r7}
 800d206:	b083      	sub	sp, #12
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d20c:	bf00      	nop
 800d20e:	370c      	adds	r7, #12
 800d210:	46bd      	mov	sp, r7
 800d212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d216:	4770      	bx	lr

0800d218 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d218:	b480      	push	{r7}
 800d21a:	b083      	sub	sp, #12
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d220:	bf00      	nop
 800d222:	370c      	adds	r7, #12
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr

0800d22c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b082      	sub	sp, #8
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d101      	bne.n	800d23e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d23a:	2301      	movs	r3, #1
 800d23c:	e042      	b.n	800d2c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d244:	2b00      	cmp	r3, #0
 800d246:	d106      	bne.n	800d256 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2200      	movs	r2, #0
 800d24c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f7f8 fe9b 	bl	8005f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2224      	movs	r2, #36	@ 0x24
 800d25a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	681a      	ldr	r2, [r3, #0]
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	f022 0201 	bic.w	r2, r2, #1
 800d26c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d272:	2b00      	cmp	r3, #0
 800d274:	d002      	beq.n	800d27c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f001 f8c6 	bl	800e408 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d27c:	6878      	ldr	r0, [r7, #4]
 800d27e:	f000 fdc7 	bl	800de10 <UART_SetConfig>
 800d282:	4603      	mov	r3, r0
 800d284:	2b01      	cmp	r3, #1
 800d286:	d101      	bne.n	800d28c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d288:	2301      	movs	r3, #1
 800d28a:	e01b      	b.n	800d2c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	685a      	ldr	r2, [r3, #4]
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d29a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	689a      	ldr	r2, [r3, #8]
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d2aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	681a      	ldr	r2, [r3, #0]
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	f042 0201 	orr.w	r2, r2, #1
 800d2ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d2bc:	6878      	ldr	r0, [r7, #4]
 800d2be:	f001 f945 	bl	800e54c <UART_CheckIdleState>
 800d2c2:	4603      	mov	r3, r0
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	3708      	adds	r7, #8
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}

0800d2cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b08a      	sub	sp, #40	@ 0x28
 800d2d0:	af02      	add	r7, sp, #8
 800d2d2:	60f8      	str	r0, [r7, #12]
 800d2d4:	60b9      	str	r1, [r7, #8]
 800d2d6:	603b      	str	r3, [r7, #0]
 800d2d8:	4613      	mov	r3, r2
 800d2da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2e2:	2b20      	cmp	r3, #32
 800d2e4:	d17b      	bne.n	800d3de <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d002      	beq.n	800d2f2 <HAL_UART_Transmit+0x26>
 800d2ec:	88fb      	ldrh	r3, [r7, #6]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d101      	bne.n	800d2f6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	e074      	b.n	800d3e0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	2221      	movs	r2, #33	@ 0x21
 800d302:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d306:	f7fa f88b 	bl	8007420 <HAL_GetTick>
 800d30a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	88fa      	ldrh	r2, [r7, #6]
 800d310:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	88fa      	ldrh	r2, [r7, #6]
 800d318:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	689b      	ldr	r3, [r3, #8]
 800d320:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d324:	d108      	bne.n	800d338 <HAL_UART_Transmit+0x6c>
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	691b      	ldr	r3, [r3, #16]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d104      	bne.n	800d338 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d32e:	2300      	movs	r3, #0
 800d330:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d332:	68bb      	ldr	r3, [r7, #8]
 800d334:	61bb      	str	r3, [r7, #24]
 800d336:	e003      	b.n	800d340 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d33c:	2300      	movs	r3, #0
 800d33e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d340:	e030      	b.n	800d3a4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	9300      	str	r3, [sp, #0]
 800d346:	697b      	ldr	r3, [r7, #20]
 800d348:	2200      	movs	r2, #0
 800d34a:	2180      	movs	r1, #128	@ 0x80
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f001 f9a7 	bl	800e6a0 <UART_WaitOnFlagUntilTimeout>
 800d352:	4603      	mov	r3, r0
 800d354:	2b00      	cmp	r3, #0
 800d356:	d005      	beq.n	800d364 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	2220      	movs	r2, #32
 800d35c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d360:	2303      	movs	r3, #3
 800d362:	e03d      	b.n	800d3e0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d364:	69fb      	ldr	r3, [r7, #28]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d10b      	bne.n	800d382 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d36a:	69bb      	ldr	r3, [r7, #24]
 800d36c:	881b      	ldrh	r3, [r3, #0]
 800d36e:	461a      	mov	r2, r3
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d378:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d37a:	69bb      	ldr	r3, [r7, #24]
 800d37c:	3302      	adds	r3, #2
 800d37e:	61bb      	str	r3, [r7, #24]
 800d380:	e007      	b.n	800d392 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d382:	69fb      	ldr	r3, [r7, #28]
 800d384:	781a      	ldrb	r2, [r3, #0]
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d38c:	69fb      	ldr	r3, [r7, #28]
 800d38e:	3301      	adds	r3, #1
 800d390:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d398:	b29b      	uxth	r3, r3
 800d39a:	3b01      	subs	r3, #1
 800d39c:	b29a      	uxth	r2, r3
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d3aa:	b29b      	uxth	r3, r3
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d1c8      	bne.n	800d342 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	9300      	str	r3, [sp, #0]
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	2140      	movs	r1, #64	@ 0x40
 800d3ba:	68f8      	ldr	r0, [r7, #12]
 800d3bc:	f001 f970 	bl	800e6a0 <UART_WaitOnFlagUntilTimeout>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d005      	beq.n	800d3d2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	2220      	movs	r2, #32
 800d3ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d3ce:	2303      	movs	r3, #3
 800d3d0:	e006      	b.n	800d3e0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2220      	movs	r2, #32
 800d3d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d3da:	2300      	movs	r3, #0
 800d3dc:	e000      	b.n	800d3e0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d3de:	2302      	movs	r3, #2
  }
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	3720      	adds	r7, #32
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}

0800d3e8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	b08a      	sub	sp, #40	@ 0x28
 800d3ec:	af02      	add	r7, sp, #8
 800d3ee:	60f8      	str	r0, [r7, #12]
 800d3f0:	60b9      	str	r1, [r7, #8]
 800d3f2:	603b      	str	r3, [r7, #0]
 800d3f4:	4613      	mov	r3, r2
 800d3f6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d3fe:	2b20      	cmp	r3, #32
 800d400:	f040 80b5 	bne.w	800d56e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d002      	beq.n	800d410 <HAL_UART_Receive+0x28>
 800d40a:	88fb      	ldrh	r3, [r7, #6]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d101      	bne.n	800d414 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800d410:	2301      	movs	r3, #1
 800d412:	e0ad      	b.n	800d570 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2200      	movs	r2, #0
 800d418:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	2222      	movs	r2, #34	@ 0x22
 800d420:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	2200      	movs	r2, #0
 800d428:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d42a:	f7f9 fff9 	bl	8007420 <HAL_GetTick>
 800d42e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	88fa      	ldrh	r2, [r7, #6]
 800d434:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	88fa      	ldrh	r2, [r7, #6]
 800d43c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	689b      	ldr	r3, [r3, #8]
 800d444:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d448:	d10e      	bne.n	800d468 <HAL_UART_Receive+0x80>
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	691b      	ldr	r3, [r3, #16]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d105      	bne.n	800d45e <HAL_UART_Receive+0x76>
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d458:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d45c:	e02d      	b.n	800d4ba <HAL_UART_Receive+0xd2>
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	22ff      	movs	r2, #255	@ 0xff
 800d462:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d466:	e028      	b.n	800d4ba <HAL_UART_Receive+0xd2>
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	689b      	ldr	r3, [r3, #8]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d10d      	bne.n	800d48c <HAL_UART_Receive+0xa4>
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	691b      	ldr	r3, [r3, #16]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d104      	bne.n	800d482 <HAL_UART_Receive+0x9a>
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	22ff      	movs	r2, #255	@ 0xff
 800d47c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d480:	e01b      	b.n	800d4ba <HAL_UART_Receive+0xd2>
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	227f      	movs	r2, #127	@ 0x7f
 800d486:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d48a:	e016      	b.n	800d4ba <HAL_UART_Receive+0xd2>
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	689b      	ldr	r3, [r3, #8]
 800d490:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d494:	d10d      	bne.n	800d4b2 <HAL_UART_Receive+0xca>
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	691b      	ldr	r3, [r3, #16]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d104      	bne.n	800d4a8 <HAL_UART_Receive+0xc0>
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	227f      	movs	r2, #127	@ 0x7f
 800d4a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4a6:	e008      	b.n	800d4ba <HAL_UART_Receive+0xd2>
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	223f      	movs	r2, #63	@ 0x3f
 800d4ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d4b0:	e003      	b.n	800d4ba <HAL_UART_Receive+0xd2>
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d4c0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	689b      	ldr	r3, [r3, #8]
 800d4c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4ca:	d108      	bne.n	800d4de <HAL_UART_Receive+0xf6>
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	691b      	ldr	r3, [r3, #16]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d104      	bne.n	800d4de <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d4d8:	68bb      	ldr	r3, [r7, #8]
 800d4da:	61bb      	str	r3, [r7, #24]
 800d4dc:	e003      	b.n	800d4e6 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d4e6:	e036      	b.n	800d556 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	9300      	str	r3, [sp, #0]
 800d4ec:	697b      	ldr	r3, [r7, #20]
 800d4ee:	2200      	movs	r2, #0
 800d4f0:	2120      	movs	r1, #32
 800d4f2:	68f8      	ldr	r0, [r7, #12]
 800d4f4:	f001 f8d4 	bl	800e6a0 <UART_WaitOnFlagUntilTimeout>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d005      	beq.n	800d50a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	2220      	movs	r2, #32
 800d502:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800d506:	2303      	movs	r3, #3
 800d508:	e032      	b.n	800d570 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800d50a:	69fb      	ldr	r3, [r7, #28]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d10c      	bne.n	800d52a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d516:	b29a      	uxth	r2, r3
 800d518:	8a7b      	ldrh	r3, [r7, #18]
 800d51a:	4013      	ands	r3, r2
 800d51c:	b29a      	uxth	r2, r3
 800d51e:	69bb      	ldr	r3, [r7, #24]
 800d520:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d522:	69bb      	ldr	r3, [r7, #24]
 800d524:	3302      	adds	r3, #2
 800d526:	61bb      	str	r3, [r7, #24]
 800d528:	e00c      	b.n	800d544 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d530:	b2da      	uxtb	r2, r3
 800d532:	8a7b      	ldrh	r3, [r7, #18]
 800d534:	b2db      	uxtb	r3, r3
 800d536:	4013      	ands	r3, r2
 800d538:	b2da      	uxtb	r2, r3
 800d53a:	69fb      	ldr	r3, [r7, #28]
 800d53c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d53e:	69fb      	ldr	r3, [r7, #28]
 800d540:	3301      	adds	r3, #1
 800d542:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	3b01      	subs	r3, #1
 800d54e:	b29a      	uxth	r2, r3
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d55c:	b29b      	uxth	r3, r3
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d1c2      	bne.n	800d4e8 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2220      	movs	r2, #32
 800d566:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800d56a:	2300      	movs	r3, #0
 800d56c:	e000      	b.n	800d570 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800d56e:	2302      	movs	r3, #2
  }
}
 800d570:	4618      	mov	r0, r3
 800d572:	3720      	adds	r7, #32
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}

0800d578 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d578:	b480      	push	{r7}
 800d57a:	b091      	sub	sp, #68	@ 0x44
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	60f8      	str	r0, [r7, #12]
 800d580:	60b9      	str	r1, [r7, #8]
 800d582:	4613      	mov	r3, r2
 800d584:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d58c:	2b20      	cmp	r3, #32
 800d58e:	d178      	bne.n	800d682 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d002      	beq.n	800d59c <HAL_UART_Transmit_IT+0x24>
 800d596:	88fb      	ldrh	r3, [r7, #6]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d101      	bne.n	800d5a0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800d59c:	2301      	movs	r3, #1
 800d59e:	e071      	b.n	800d684 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	68ba      	ldr	r2, [r7, #8]
 800d5a4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	88fa      	ldrh	r2, [r7, #6]
 800d5aa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	88fa      	ldrh	r2, [r7, #6]
 800d5b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	2200      	movs	r2, #0
 800d5c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	2221      	movs	r2, #33	@ 0x21
 800d5c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d5d4:	d12a      	bne.n	800d62c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	689b      	ldr	r3, [r3, #8]
 800d5da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5de:	d107      	bne.n	800d5f0 <HAL_UART_Transmit_IT+0x78>
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	691b      	ldr	r3, [r3, #16]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d103      	bne.n	800d5f0 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	4a29      	ldr	r2, [pc, #164]	@ (800d690 <HAL_UART_Transmit_IT+0x118>)
 800d5ec:	679a      	str	r2, [r3, #120]	@ 0x78
 800d5ee:	e002      	b.n	800d5f6 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	4a28      	ldr	r2, [pc, #160]	@ (800d694 <HAL_UART_Transmit_IT+0x11c>)
 800d5f4:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	3308      	adds	r3, #8
 800d5fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d600:	e853 3f00 	ldrex	r3, [r3]
 800d604:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d608:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d60c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	3308      	adds	r3, #8
 800d614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d616:	637a      	str	r2, [r7, #52]	@ 0x34
 800d618:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d61a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d61c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d61e:	e841 2300 	strex	r3, r2, [r1]
 800d622:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d626:	2b00      	cmp	r3, #0
 800d628:	d1e5      	bne.n	800d5f6 <HAL_UART_Transmit_IT+0x7e>
 800d62a:	e028      	b.n	800d67e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	689b      	ldr	r3, [r3, #8]
 800d630:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d634:	d107      	bne.n	800d646 <HAL_UART_Transmit_IT+0xce>
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	691b      	ldr	r3, [r3, #16]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d103      	bne.n	800d646 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	4a15      	ldr	r2, [pc, #84]	@ (800d698 <HAL_UART_Transmit_IT+0x120>)
 800d642:	679a      	str	r2, [r3, #120]	@ 0x78
 800d644:	e002      	b.n	800d64c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	4a14      	ldr	r2, [pc, #80]	@ (800d69c <HAL_UART_Transmit_IT+0x124>)
 800d64a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d652:	697b      	ldr	r3, [r7, #20]
 800d654:	e853 3f00 	ldrex	r3, [r3]
 800d658:	613b      	str	r3, [r7, #16]
   return(result);
 800d65a:	693b      	ldr	r3, [r7, #16]
 800d65c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d660:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	461a      	mov	r2, r3
 800d668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d66a:	623b      	str	r3, [r7, #32]
 800d66c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d66e:	69f9      	ldr	r1, [r7, #28]
 800d670:	6a3a      	ldr	r2, [r7, #32]
 800d672:	e841 2300 	strex	r3, r2, [r1]
 800d676:	61bb      	str	r3, [r7, #24]
   return(result);
 800d678:	69bb      	ldr	r3, [r7, #24]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d1e6      	bne.n	800d64c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800d67e:	2300      	movs	r3, #0
 800d680:	e000      	b.n	800d684 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800d682:	2302      	movs	r3, #2
  }
}
 800d684:	4618      	mov	r0, r3
 800d686:	3744      	adds	r7, #68	@ 0x44
 800d688:	46bd      	mov	sp, r7
 800d68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68e:	4770      	bx	lr
 800d690:	0800ed0b 	.word	0x0800ed0b
 800d694:	0800ec2b 	.word	0x0800ec2b
 800d698:	0800eb69 	.word	0x0800eb69
 800d69c:	0800eab1 	.word	0x0800eab1

0800d6a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b08a      	sub	sp, #40	@ 0x28
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	60f8      	str	r0, [r7, #12]
 800d6a8:	60b9      	str	r1, [r7, #8]
 800d6aa:	4613      	mov	r3, r2
 800d6ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d6b4:	2b20      	cmp	r3, #32
 800d6b6:	d137      	bne.n	800d728 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d002      	beq.n	800d6c4 <HAL_UART_Receive_IT+0x24>
 800d6be:	88fb      	ldrh	r3, [r7, #6]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d101      	bne.n	800d6c8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	e030      	b.n	800d72a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	4a18      	ldr	r2, [pc, #96]	@ (800d734 <HAL_UART_Receive_IT+0x94>)
 800d6d4:	4293      	cmp	r3, r2
 800d6d6:	d01f      	beq.n	800d718 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	685b      	ldr	r3, [r3, #4]
 800d6de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d018      	beq.n	800d718 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6ec:	697b      	ldr	r3, [r7, #20]
 800d6ee:	e853 3f00 	ldrex	r3, [r3]
 800d6f2:	613b      	str	r3, [r7, #16]
   return(result);
 800d6f4:	693b      	ldr	r3, [r7, #16]
 800d6f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d6fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	461a      	mov	r2, r3
 800d702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d704:	623b      	str	r3, [r7, #32]
 800d706:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d708:	69f9      	ldr	r1, [r7, #28]
 800d70a:	6a3a      	ldr	r2, [r7, #32]
 800d70c:	e841 2300 	strex	r3, r2, [r1]
 800d710:	61bb      	str	r3, [r7, #24]
   return(result);
 800d712:	69bb      	ldr	r3, [r7, #24]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d1e6      	bne.n	800d6e6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d718:	88fb      	ldrh	r3, [r7, #6]
 800d71a:	461a      	mov	r2, r3
 800d71c:	68b9      	ldr	r1, [r7, #8]
 800d71e:	68f8      	ldr	r0, [r7, #12]
 800d720:	f001 f82c 	bl	800e77c <UART_Start_Receive_IT>
 800d724:	4603      	mov	r3, r0
 800d726:	e000      	b.n	800d72a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d728:	2302      	movs	r3, #2
  }
}
 800d72a:	4618      	mov	r0, r3
 800d72c:	3728      	adds	r7, #40	@ 0x28
 800d72e:	46bd      	mov	sp, r7
 800d730:	bd80      	pop	{r7, pc}
 800d732:	bf00      	nop
 800d734:	40008000 	.word	0x40008000

0800d738 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b0ba      	sub	sp, #232	@ 0xe8
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	69db      	ldr	r3, [r3, #28]
 800d746:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d75e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d762:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d766:	4013      	ands	r3, r2
 800d768:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d76c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d770:	2b00      	cmp	r3, #0
 800d772:	d11b      	bne.n	800d7ac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d778:	f003 0320 	and.w	r3, r3, #32
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d015      	beq.n	800d7ac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d784:	f003 0320 	and.w	r3, r3, #32
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d105      	bne.n	800d798 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d78c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d790:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d794:	2b00      	cmp	r3, #0
 800d796:	d009      	beq.n	800d7ac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	f000 8300 	beq.w	800dda2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d7a6:	6878      	ldr	r0, [r7, #4]
 800d7a8:	4798      	blx	r3
      }
      return;
 800d7aa:	e2fa      	b.n	800dda2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d7ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f000 8123 	beq.w	800d9fc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d7b6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d7ba:	4b8d      	ldr	r3, [pc, #564]	@ (800d9f0 <HAL_UART_IRQHandler+0x2b8>)
 800d7bc:	4013      	ands	r3, r2
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d106      	bne.n	800d7d0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d7c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d7c6:	4b8b      	ldr	r3, [pc, #556]	@ (800d9f4 <HAL_UART_IRQHandler+0x2bc>)
 800d7c8:	4013      	ands	r3, r2
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	f000 8116 	beq.w	800d9fc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d7d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d7d4:	f003 0301 	and.w	r3, r3, #1
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d011      	beq.n	800d800 <HAL_UART_IRQHandler+0xc8>
 800d7dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d7e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d00b      	beq.n	800d800 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	2201      	movs	r2, #1
 800d7ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7f6:	f043 0201 	orr.w	r2, r3, #1
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d804:	f003 0302 	and.w	r3, r3, #2
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d011      	beq.n	800d830 <HAL_UART_IRQHandler+0xf8>
 800d80c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d810:	f003 0301 	and.w	r3, r3, #1
 800d814:	2b00      	cmp	r3, #0
 800d816:	d00b      	beq.n	800d830 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	2202      	movs	r2, #2
 800d81e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d826:	f043 0204 	orr.w	r2, r3, #4
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d834:	f003 0304 	and.w	r3, r3, #4
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d011      	beq.n	800d860 <HAL_UART_IRQHandler+0x128>
 800d83c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d840:	f003 0301 	and.w	r3, r3, #1
 800d844:	2b00      	cmp	r3, #0
 800d846:	d00b      	beq.n	800d860 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	2204      	movs	r2, #4
 800d84e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d856:	f043 0202 	orr.w	r2, r3, #2
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d864:	f003 0308 	and.w	r3, r3, #8
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d017      	beq.n	800d89c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d86c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d870:	f003 0320 	and.w	r3, r3, #32
 800d874:	2b00      	cmp	r3, #0
 800d876:	d105      	bne.n	800d884 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d878:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d87c:	4b5c      	ldr	r3, [pc, #368]	@ (800d9f0 <HAL_UART_IRQHandler+0x2b8>)
 800d87e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d880:	2b00      	cmp	r3, #0
 800d882:	d00b      	beq.n	800d89c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	2208      	movs	r2, #8
 800d88a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d892:	f043 0208 	orr.w	r2, r3, #8
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d89c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d8a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d012      	beq.n	800d8ce <HAL_UART_IRQHandler+0x196>
 800d8a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d8ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d00c      	beq.n	800d8ce <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d8bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8c4:	f043 0220 	orr.w	r2, r3, #32
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	f000 8266 	beq.w	800dda6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d8da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d8de:	f003 0320 	and.w	r3, r3, #32
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d013      	beq.n	800d90e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d8e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d8ea:	f003 0320 	and.w	r3, r3, #32
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d105      	bne.n	800d8fe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d8f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d8f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d007      	beq.n	800d90e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d902:	2b00      	cmp	r3, #0
 800d904:	d003      	beq.n	800d90e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d914:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	689b      	ldr	r3, [r3, #8]
 800d91e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d922:	2b40      	cmp	r3, #64	@ 0x40
 800d924:	d005      	beq.n	800d932 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d92a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d054      	beq.n	800d9dc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f001 f844 	bl	800e9c0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	689b      	ldr	r3, [r3, #8]
 800d93e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d942:	2b40      	cmp	r3, #64	@ 0x40
 800d944:	d146      	bne.n	800d9d4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	3308      	adds	r3, #8
 800d94c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d950:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d954:	e853 3f00 	ldrex	r3, [r3]
 800d958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d95c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	3308      	adds	r3, #8
 800d96e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d972:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d976:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d97a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d97e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d982:	e841 2300 	strex	r3, r2, [r1]
 800d986:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d98a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d1d9      	bne.n	800d946 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d017      	beq.n	800d9cc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9a2:	4a15      	ldr	r2, [pc, #84]	@ (800d9f8 <HAL_UART_IRQHandler+0x2c0>)
 800d9a4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f7fa f8d6 	bl	8007b5e <HAL_DMA_Abort_IT>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d019      	beq.n	800d9ec <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9c0:	687a      	ldr	r2, [r7, #4]
 800d9c2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d9c6:	4610      	mov	r0, r2
 800d9c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9ca:	e00f      	b.n	800d9ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d9cc:	6878      	ldr	r0, [r7, #4]
 800d9ce:	f000 fa09 	bl	800dde4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9d2:	e00b      	b.n	800d9ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d9d4:	6878      	ldr	r0, [r7, #4]
 800d9d6:	f000 fa05 	bl	800dde4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9da:	e007      	b.n	800d9ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f000 fa01 	bl	800dde4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d9ea:	e1dc      	b.n	800dda6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9ec:	bf00      	nop
    return;
 800d9ee:	e1da      	b.n	800dda6 <HAL_UART_IRQHandler+0x66e>
 800d9f0:	10000001 	.word	0x10000001
 800d9f4:	04000120 	.word	0x04000120
 800d9f8:	0800ea8d 	.word	0x0800ea8d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da00:	2b01      	cmp	r3, #1
 800da02:	f040 8170 	bne.w	800dce6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800da06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da0a:	f003 0310 	and.w	r3, r3, #16
 800da0e:	2b00      	cmp	r3, #0
 800da10:	f000 8169 	beq.w	800dce6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800da14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da18:	f003 0310 	and.w	r3, r3, #16
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	f000 8162 	beq.w	800dce6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	2210      	movs	r2, #16
 800da28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	689b      	ldr	r3, [r3, #8]
 800da30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da34:	2b40      	cmp	r3, #64	@ 0x40
 800da36:	f040 80d8 	bne.w	800dbea <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	685b      	ldr	r3, [r3, #4]
 800da44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800da48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	f000 80af 	beq.w	800dbb0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800da58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800da5c:	429a      	cmp	r2, r3
 800da5e:	f080 80a7 	bcs.w	800dbb0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800da68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	f003 0320 	and.w	r3, r3, #32
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	f040 8087 	bne.w	800db8e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da8c:	e853 3f00 	ldrex	r3, [r3]
 800da90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800da94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800da98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	461a      	mov	r2, r3
 800daa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800daaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800daae:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dab2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800dab6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800daba:	e841 2300 	strex	r3, r2, [r1]
 800dabe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800dac2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d1da      	bne.n	800da80 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	3308      	adds	r3, #8
 800dad0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dad2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dad4:	e853 3f00 	ldrex	r3, [r3]
 800dad8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800dada:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dadc:	f023 0301 	bic.w	r3, r3, #1
 800dae0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	3308      	adds	r3, #8
 800daea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800daee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800daf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daf4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800daf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800dafa:	e841 2300 	strex	r3, r2, [r1]
 800dafe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800db00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800db02:	2b00      	cmp	r3, #0
 800db04:	d1e1      	bne.n	800daca <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	3308      	adds	r3, #8
 800db0c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db10:	e853 3f00 	ldrex	r3, [r3]
 800db14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800db16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	3308      	adds	r3, #8
 800db26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800db2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800db2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800db30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800db32:	e841 2300 	strex	r3, r2, [r1]
 800db36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800db38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d1e3      	bne.n	800db06 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2220      	movs	r2, #32
 800db42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	2200      	movs	r2, #0
 800db4a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db54:	e853 3f00 	ldrex	r3, [r3]
 800db58:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800db5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db5c:	f023 0310 	bic.w	r3, r3, #16
 800db60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	461a      	mov	r2, r3
 800db6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800db70:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800db74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db76:	e841 2300 	strex	r3, r2, [r1]
 800db7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800db7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d1e4      	bne.n	800db4c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db88:	4618      	mov	r0, r3
 800db8a:	f7f9 ff8f 	bl	8007aac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2202      	movs	r2, #2
 800db92:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dba0:	b29b      	uxth	r3, r3
 800dba2:	1ad3      	subs	r3, r2, r3
 800dba4:	b29b      	uxth	r3, r3
 800dba6:	4619      	mov	r1, r3
 800dba8:	6878      	ldr	r0, [r7, #4]
 800dbaa:	f000 f925 	bl	800ddf8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800dbae:	e0fc      	b.n	800ddaa <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dbb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dbba:	429a      	cmp	r2, r3
 800dbbc:	f040 80f5 	bne.w	800ddaa <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	f003 0320 	and.w	r3, r3, #32
 800dbce:	2b20      	cmp	r3, #32
 800dbd0:	f040 80eb 	bne.w	800ddaa <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	2202      	movs	r2, #2
 800dbd8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dbe0:	4619      	mov	r1, r3
 800dbe2:	6878      	ldr	r0, [r7, #4]
 800dbe4:	f000 f908 	bl	800ddf8 <HAL_UARTEx_RxEventCallback>
      return;
 800dbe8:	e0df      	b.n	800ddaa <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dbf6:	b29b      	uxth	r3, r3
 800dbf8:	1ad3      	subs	r3, r2, r3
 800dbfa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dc04:	b29b      	uxth	r3, r3
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	f000 80d1 	beq.w	800ddae <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800dc0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	f000 80cc 	beq.w	800ddae <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc1e:	e853 3f00 	ldrex	r3, [r3]
 800dc22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dc24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dc2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	461a      	mov	r2, r3
 800dc34:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800dc38:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dc3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dc40:	e841 2300 	strex	r3, r2, [r1]
 800dc44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dc46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d1e4      	bne.n	800dc16 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	3308      	adds	r3, #8
 800dc52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc56:	e853 3f00 	ldrex	r3, [r3]
 800dc5a:	623b      	str	r3, [r7, #32]
   return(result);
 800dc5c:	6a3b      	ldr	r3, [r7, #32]
 800dc5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc62:	f023 0301 	bic.w	r3, r3, #1
 800dc66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	3308      	adds	r3, #8
 800dc70:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800dc74:	633a      	str	r2, [r7, #48]	@ 0x30
 800dc76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dc7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc7c:	e841 2300 	strex	r3, r2, [r1]
 800dc80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dc82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d1e1      	bne.n	800dc4c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2220      	movs	r2, #32
 800dc8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	2200      	movs	r2, #0
 800dc94:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2200      	movs	r2, #0
 800dc9a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	e853 3f00 	ldrex	r3, [r3]
 800dca8:	60fb      	str	r3, [r7, #12]
   return(result);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	f023 0310 	bic.w	r3, r3, #16
 800dcb0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	461a      	mov	r2, r3
 800dcba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800dcbe:	61fb      	str	r3, [r7, #28]
 800dcc0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcc2:	69b9      	ldr	r1, [r7, #24]
 800dcc4:	69fa      	ldr	r2, [r7, #28]
 800dcc6:	e841 2300 	strex	r3, r2, [r1]
 800dcca:	617b      	str	r3, [r7, #20]
   return(result);
 800dccc:	697b      	ldr	r3, [r7, #20]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d1e4      	bne.n	800dc9c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	2202      	movs	r2, #2
 800dcd6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dcd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dcdc:	4619      	mov	r1, r3
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f000 f88a 	bl	800ddf8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dce4:	e063      	b.n	800ddae <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d00e      	beq.n	800dd10 <HAL_UART_IRQHandler+0x5d8>
 800dcf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dcf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d008      	beq.n	800dd10 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800dd06:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dd08:	6878      	ldr	r0, [r7, #4]
 800dd0a:	f001 fdbf 	bl	800f88c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dd0e:	e051      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dd10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d014      	beq.n	800dd46 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dd1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d105      	bne.n	800dd34 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dd28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d008      	beq.n	800dd46 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d03a      	beq.n	800ddb2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dd40:	6878      	ldr	r0, [r7, #4]
 800dd42:	4798      	blx	r3
    }
    return;
 800dd44:	e035      	b.n	800ddb2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dd46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d009      	beq.n	800dd66 <HAL_UART_IRQHandler+0x62e>
 800dd52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d003      	beq.n	800dd66 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	f001 f848 	bl	800edf4 <UART_EndTransmit_IT>
    return;
 800dd64:	e026      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800dd66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d009      	beq.n	800dd86 <HAL_UART_IRQHandler+0x64e>
 800dd72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd76:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d003      	beq.n	800dd86 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dd7e:	6878      	ldr	r0, [r7, #4]
 800dd80:	f001 fd98 	bl	800f8b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dd84:	e016      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800dd86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d010      	beq.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
 800dd92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	da0c      	bge.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f001 fd80 	bl	800f8a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dda0:	e008      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
      return;
 800dda2:	bf00      	nop
 800dda4:	e006      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
    return;
 800dda6:	bf00      	nop
 800dda8:	e004      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
      return;
 800ddaa:	bf00      	nop
 800ddac:	e002      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
      return;
 800ddae:	bf00      	nop
 800ddb0:	e000      	b.n	800ddb4 <HAL_UART_IRQHandler+0x67c>
    return;
 800ddb2:	bf00      	nop
  }
}
 800ddb4:	37e8      	adds	r7, #232	@ 0xe8
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	bf00      	nop

0800ddbc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b083      	sub	sp, #12
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ddc4:	bf00      	nop
 800ddc6:	370c      	adds	r7, #12
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddce:	4770      	bx	lr

0800ddd0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b083      	sub	sp, #12
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ddd8:	bf00      	nop
 800ddda:	370c      	adds	r7, #12
 800dddc:	46bd      	mov	sp, r7
 800ddde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde2:	4770      	bx	lr

0800dde4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dde4:	b480      	push	{r7}
 800dde6:	b083      	sub	sp, #12
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ddec:	bf00      	nop
 800ddee:	370c      	adds	r7, #12
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf6:	4770      	bx	lr

0800ddf8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b083      	sub	sp, #12
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
 800de00:	460b      	mov	r3, r1
 800de02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800de04:	bf00      	nop
 800de06:	370c      	adds	r7, #12
 800de08:	46bd      	mov	sp, r7
 800de0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0e:	4770      	bx	lr

0800de10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800de10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800de14:	b08c      	sub	sp, #48	@ 0x30
 800de16:	af00      	add	r7, sp, #0
 800de18:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800de1a:	2300      	movs	r3, #0
 800de1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	689a      	ldr	r2, [r3, #8]
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	691b      	ldr	r3, [r3, #16]
 800de28:	431a      	orrs	r2, r3
 800de2a:	697b      	ldr	r3, [r7, #20]
 800de2c:	695b      	ldr	r3, [r3, #20]
 800de2e:	431a      	orrs	r2, r3
 800de30:	697b      	ldr	r3, [r7, #20]
 800de32:	69db      	ldr	r3, [r3, #28]
 800de34:	4313      	orrs	r3, r2
 800de36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800de38:	697b      	ldr	r3, [r7, #20]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	681a      	ldr	r2, [r3, #0]
 800de3e:	4baa      	ldr	r3, [pc, #680]	@ (800e0e8 <UART_SetConfig+0x2d8>)
 800de40:	4013      	ands	r3, r2
 800de42:	697a      	ldr	r2, [r7, #20]
 800de44:	6812      	ldr	r2, [r2, #0]
 800de46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de48:	430b      	orrs	r3, r1
 800de4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800de4c:	697b      	ldr	r3, [r7, #20]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800de56:	697b      	ldr	r3, [r7, #20]
 800de58:	68da      	ldr	r2, [r3, #12]
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	430a      	orrs	r2, r1
 800de60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800de62:	697b      	ldr	r3, [r7, #20]
 800de64:	699b      	ldr	r3, [r3, #24]
 800de66:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800de68:	697b      	ldr	r3, [r7, #20]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	4a9f      	ldr	r2, [pc, #636]	@ (800e0ec <UART_SetConfig+0x2dc>)
 800de6e:	4293      	cmp	r3, r2
 800de70:	d004      	beq.n	800de7c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800de72:	697b      	ldr	r3, [r7, #20]
 800de74:	6a1b      	ldr	r3, [r3, #32]
 800de76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de78:	4313      	orrs	r3, r2
 800de7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	689b      	ldr	r3, [r3, #8]
 800de82:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800de86:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800de8a:	697a      	ldr	r2, [r7, #20]
 800de8c:	6812      	ldr	r2, [r2, #0]
 800de8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de90:	430b      	orrs	r3, r1
 800de92:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800de94:	697b      	ldr	r3, [r7, #20]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de9a:	f023 010f 	bic.w	r1, r3, #15
 800de9e:	697b      	ldr	r3, [r7, #20]
 800dea0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	430a      	orrs	r2, r1
 800dea8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	4a90      	ldr	r2, [pc, #576]	@ (800e0f0 <UART_SetConfig+0x2e0>)
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d125      	bne.n	800df00 <UART_SetConfig+0xf0>
 800deb4:	4b8f      	ldr	r3, [pc, #572]	@ (800e0f4 <UART_SetConfig+0x2e4>)
 800deb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800deba:	f003 0303 	and.w	r3, r3, #3
 800debe:	2b03      	cmp	r3, #3
 800dec0:	d81a      	bhi.n	800def8 <UART_SetConfig+0xe8>
 800dec2:	a201      	add	r2, pc, #4	@ (adr r2, 800dec8 <UART_SetConfig+0xb8>)
 800dec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dec8:	0800ded9 	.word	0x0800ded9
 800decc:	0800dee9 	.word	0x0800dee9
 800ded0:	0800dee1 	.word	0x0800dee1
 800ded4:	0800def1 	.word	0x0800def1
 800ded8:	2301      	movs	r3, #1
 800deda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dede:	e116      	b.n	800e10e <UART_SetConfig+0x2fe>
 800dee0:	2302      	movs	r3, #2
 800dee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dee6:	e112      	b.n	800e10e <UART_SetConfig+0x2fe>
 800dee8:	2304      	movs	r3, #4
 800deea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800deee:	e10e      	b.n	800e10e <UART_SetConfig+0x2fe>
 800def0:	2308      	movs	r3, #8
 800def2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800def6:	e10a      	b.n	800e10e <UART_SetConfig+0x2fe>
 800def8:	2310      	movs	r3, #16
 800defa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800defe:	e106      	b.n	800e10e <UART_SetConfig+0x2fe>
 800df00:	697b      	ldr	r3, [r7, #20]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	4a7c      	ldr	r2, [pc, #496]	@ (800e0f8 <UART_SetConfig+0x2e8>)
 800df06:	4293      	cmp	r3, r2
 800df08:	d138      	bne.n	800df7c <UART_SetConfig+0x16c>
 800df0a:	4b7a      	ldr	r3, [pc, #488]	@ (800e0f4 <UART_SetConfig+0x2e4>)
 800df0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df10:	f003 030c 	and.w	r3, r3, #12
 800df14:	2b0c      	cmp	r3, #12
 800df16:	d82d      	bhi.n	800df74 <UART_SetConfig+0x164>
 800df18:	a201      	add	r2, pc, #4	@ (adr r2, 800df20 <UART_SetConfig+0x110>)
 800df1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df1e:	bf00      	nop
 800df20:	0800df55 	.word	0x0800df55
 800df24:	0800df75 	.word	0x0800df75
 800df28:	0800df75 	.word	0x0800df75
 800df2c:	0800df75 	.word	0x0800df75
 800df30:	0800df65 	.word	0x0800df65
 800df34:	0800df75 	.word	0x0800df75
 800df38:	0800df75 	.word	0x0800df75
 800df3c:	0800df75 	.word	0x0800df75
 800df40:	0800df5d 	.word	0x0800df5d
 800df44:	0800df75 	.word	0x0800df75
 800df48:	0800df75 	.word	0x0800df75
 800df4c:	0800df75 	.word	0x0800df75
 800df50:	0800df6d 	.word	0x0800df6d
 800df54:	2300      	movs	r3, #0
 800df56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df5a:	e0d8      	b.n	800e10e <UART_SetConfig+0x2fe>
 800df5c:	2302      	movs	r3, #2
 800df5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df62:	e0d4      	b.n	800e10e <UART_SetConfig+0x2fe>
 800df64:	2304      	movs	r3, #4
 800df66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df6a:	e0d0      	b.n	800e10e <UART_SetConfig+0x2fe>
 800df6c:	2308      	movs	r3, #8
 800df6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df72:	e0cc      	b.n	800e10e <UART_SetConfig+0x2fe>
 800df74:	2310      	movs	r3, #16
 800df76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df7a:	e0c8      	b.n	800e10e <UART_SetConfig+0x2fe>
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	4a5e      	ldr	r2, [pc, #376]	@ (800e0fc <UART_SetConfig+0x2ec>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d125      	bne.n	800dfd2 <UART_SetConfig+0x1c2>
 800df86:	4b5b      	ldr	r3, [pc, #364]	@ (800e0f4 <UART_SetConfig+0x2e4>)
 800df88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df8c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800df90:	2b30      	cmp	r3, #48	@ 0x30
 800df92:	d016      	beq.n	800dfc2 <UART_SetConfig+0x1b2>
 800df94:	2b30      	cmp	r3, #48	@ 0x30
 800df96:	d818      	bhi.n	800dfca <UART_SetConfig+0x1ba>
 800df98:	2b20      	cmp	r3, #32
 800df9a:	d00a      	beq.n	800dfb2 <UART_SetConfig+0x1a2>
 800df9c:	2b20      	cmp	r3, #32
 800df9e:	d814      	bhi.n	800dfca <UART_SetConfig+0x1ba>
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d002      	beq.n	800dfaa <UART_SetConfig+0x19a>
 800dfa4:	2b10      	cmp	r3, #16
 800dfa6:	d008      	beq.n	800dfba <UART_SetConfig+0x1aa>
 800dfa8:	e00f      	b.n	800dfca <UART_SetConfig+0x1ba>
 800dfaa:	2300      	movs	r3, #0
 800dfac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfb0:	e0ad      	b.n	800e10e <UART_SetConfig+0x2fe>
 800dfb2:	2302      	movs	r3, #2
 800dfb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfb8:	e0a9      	b.n	800e10e <UART_SetConfig+0x2fe>
 800dfba:	2304      	movs	r3, #4
 800dfbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfc0:	e0a5      	b.n	800e10e <UART_SetConfig+0x2fe>
 800dfc2:	2308      	movs	r3, #8
 800dfc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfc8:	e0a1      	b.n	800e10e <UART_SetConfig+0x2fe>
 800dfca:	2310      	movs	r3, #16
 800dfcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfd0:	e09d      	b.n	800e10e <UART_SetConfig+0x2fe>
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a4a      	ldr	r2, [pc, #296]	@ (800e100 <UART_SetConfig+0x2f0>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d125      	bne.n	800e028 <UART_SetConfig+0x218>
 800dfdc:	4b45      	ldr	r3, [pc, #276]	@ (800e0f4 <UART_SetConfig+0x2e4>)
 800dfde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dfe2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800dfe6:	2bc0      	cmp	r3, #192	@ 0xc0
 800dfe8:	d016      	beq.n	800e018 <UART_SetConfig+0x208>
 800dfea:	2bc0      	cmp	r3, #192	@ 0xc0
 800dfec:	d818      	bhi.n	800e020 <UART_SetConfig+0x210>
 800dfee:	2b80      	cmp	r3, #128	@ 0x80
 800dff0:	d00a      	beq.n	800e008 <UART_SetConfig+0x1f8>
 800dff2:	2b80      	cmp	r3, #128	@ 0x80
 800dff4:	d814      	bhi.n	800e020 <UART_SetConfig+0x210>
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d002      	beq.n	800e000 <UART_SetConfig+0x1f0>
 800dffa:	2b40      	cmp	r3, #64	@ 0x40
 800dffc:	d008      	beq.n	800e010 <UART_SetConfig+0x200>
 800dffe:	e00f      	b.n	800e020 <UART_SetConfig+0x210>
 800e000:	2300      	movs	r3, #0
 800e002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e006:	e082      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e008:	2302      	movs	r3, #2
 800e00a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e00e:	e07e      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e010:	2304      	movs	r3, #4
 800e012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e016:	e07a      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e018:	2308      	movs	r3, #8
 800e01a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e01e:	e076      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e020:	2310      	movs	r3, #16
 800e022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e026:	e072      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e028:	697b      	ldr	r3, [r7, #20]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	4a35      	ldr	r2, [pc, #212]	@ (800e104 <UART_SetConfig+0x2f4>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d12a      	bne.n	800e088 <UART_SetConfig+0x278>
 800e032:	4b30      	ldr	r3, [pc, #192]	@ (800e0f4 <UART_SetConfig+0x2e4>)
 800e034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e038:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e03c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e040:	d01a      	beq.n	800e078 <UART_SetConfig+0x268>
 800e042:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e046:	d81b      	bhi.n	800e080 <UART_SetConfig+0x270>
 800e048:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e04c:	d00c      	beq.n	800e068 <UART_SetConfig+0x258>
 800e04e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e052:	d815      	bhi.n	800e080 <UART_SetConfig+0x270>
 800e054:	2b00      	cmp	r3, #0
 800e056:	d003      	beq.n	800e060 <UART_SetConfig+0x250>
 800e058:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e05c:	d008      	beq.n	800e070 <UART_SetConfig+0x260>
 800e05e:	e00f      	b.n	800e080 <UART_SetConfig+0x270>
 800e060:	2300      	movs	r3, #0
 800e062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e066:	e052      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e068:	2302      	movs	r3, #2
 800e06a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e06e:	e04e      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e070:	2304      	movs	r3, #4
 800e072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e076:	e04a      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e078:	2308      	movs	r3, #8
 800e07a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e07e:	e046      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e080:	2310      	movs	r3, #16
 800e082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e086:	e042      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e088:	697b      	ldr	r3, [r7, #20]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	4a17      	ldr	r2, [pc, #92]	@ (800e0ec <UART_SetConfig+0x2dc>)
 800e08e:	4293      	cmp	r3, r2
 800e090:	d13a      	bne.n	800e108 <UART_SetConfig+0x2f8>
 800e092:	4b18      	ldr	r3, [pc, #96]	@ (800e0f4 <UART_SetConfig+0x2e4>)
 800e094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e098:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800e09c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e0a0:	d01a      	beq.n	800e0d8 <UART_SetConfig+0x2c8>
 800e0a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e0a6:	d81b      	bhi.n	800e0e0 <UART_SetConfig+0x2d0>
 800e0a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e0ac:	d00c      	beq.n	800e0c8 <UART_SetConfig+0x2b8>
 800e0ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e0b2:	d815      	bhi.n	800e0e0 <UART_SetConfig+0x2d0>
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d003      	beq.n	800e0c0 <UART_SetConfig+0x2b0>
 800e0b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e0bc:	d008      	beq.n	800e0d0 <UART_SetConfig+0x2c0>
 800e0be:	e00f      	b.n	800e0e0 <UART_SetConfig+0x2d0>
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0c6:	e022      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e0c8:	2302      	movs	r3, #2
 800e0ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0ce:	e01e      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e0d0:	2304      	movs	r3, #4
 800e0d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0d6:	e01a      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e0d8:	2308      	movs	r3, #8
 800e0da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0de:	e016      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e0e0:	2310      	movs	r3, #16
 800e0e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0e6:	e012      	b.n	800e10e <UART_SetConfig+0x2fe>
 800e0e8:	cfff69f3 	.word	0xcfff69f3
 800e0ec:	40008000 	.word	0x40008000
 800e0f0:	40013800 	.word	0x40013800
 800e0f4:	40021000 	.word	0x40021000
 800e0f8:	40004400 	.word	0x40004400
 800e0fc:	40004800 	.word	0x40004800
 800e100:	40004c00 	.word	0x40004c00
 800e104:	40005000 	.word	0x40005000
 800e108:	2310      	movs	r3, #16
 800e10a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	4aae      	ldr	r2, [pc, #696]	@ (800e3cc <UART_SetConfig+0x5bc>)
 800e114:	4293      	cmp	r3, r2
 800e116:	f040 8097 	bne.w	800e248 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e11a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e11e:	2b08      	cmp	r3, #8
 800e120:	d823      	bhi.n	800e16a <UART_SetConfig+0x35a>
 800e122:	a201      	add	r2, pc, #4	@ (adr r2, 800e128 <UART_SetConfig+0x318>)
 800e124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e128:	0800e14d 	.word	0x0800e14d
 800e12c:	0800e16b 	.word	0x0800e16b
 800e130:	0800e155 	.word	0x0800e155
 800e134:	0800e16b 	.word	0x0800e16b
 800e138:	0800e15b 	.word	0x0800e15b
 800e13c:	0800e16b 	.word	0x0800e16b
 800e140:	0800e16b 	.word	0x0800e16b
 800e144:	0800e16b 	.word	0x0800e16b
 800e148:	0800e163 	.word	0x0800e163
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e14c:	f7fd f8bc 	bl	800b2c8 <HAL_RCC_GetPCLK1Freq>
 800e150:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e152:	e010      	b.n	800e176 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e154:	4b9e      	ldr	r3, [pc, #632]	@ (800e3d0 <UART_SetConfig+0x5c0>)
 800e156:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e158:	e00d      	b.n	800e176 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e15a:	f7fd f847 	bl	800b1ec <HAL_RCC_GetSysClockFreq>
 800e15e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e160:	e009      	b.n	800e176 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e162:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e166:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e168:	e005      	b.n	800e176 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800e16a:	2300      	movs	r3, #0
 800e16c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e16e:	2301      	movs	r3, #1
 800e170:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e174:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e178:	2b00      	cmp	r3, #0
 800e17a:	f000 8130 	beq.w	800e3de <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e182:	4a94      	ldr	r2, [pc, #592]	@ (800e3d4 <UART_SetConfig+0x5c4>)
 800e184:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e188:	461a      	mov	r2, r3
 800e18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e18c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e190:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e192:	697b      	ldr	r3, [r7, #20]
 800e194:	685a      	ldr	r2, [r3, #4]
 800e196:	4613      	mov	r3, r2
 800e198:	005b      	lsls	r3, r3, #1
 800e19a:	4413      	add	r3, r2
 800e19c:	69ba      	ldr	r2, [r7, #24]
 800e19e:	429a      	cmp	r2, r3
 800e1a0:	d305      	bcc.n	800e1ae <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	685b      	ldr	r3, [r3, #4]
 800e1a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e1a8:	69ba      	ldr	r2, [r7, #24]
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d903      	bls.n	800e1b6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e1b4:	e113      	b.n	800e3de <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1b8:	2200      	movs	r2, #0
 800e1ba:	60bb      	str	r3, [r7, #8]
 800e1bc:	60fa      	str	r2, [r7, #12]
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1c2:	4a84      	ldr	r2, [pc, #528]	@ (800e3d4 <UART_SetConfig+0x5c4>)
 800e1c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e1c8:	b29b      	uxth	r3, r3
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	603b      	str	r3, [r7, #0]
 800e1ce:	607a      	str	r2, [r7, #4]
 800e1d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e1d8:	f7f2 fd7e 	bl	8000cd8 <__aeabi_uldivmod>
 800e1dc:	4602      	mov	r2, r0
 800e1de:	460b      	mov	r3, r1
 800e1e0:	4610      	mov	r0, r2
 800e1e2:	4619      	mov	r1, r3
 800e1e4:	f04f 0200 	mov.w	r2, #0
 800e1e8:	f04f 0300 	mov.w	r3, #0
 800e1ec:	020b      	lsls	r3, r1, #8
 800e1ee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e1f2:	0202      	lsls	r2, r0, #8
 800e1f4:	6979      	ldr	r1, [r7, #20]
 800e1f6:	6849      	ldr	r1, [r1, #4]
 800e1f8:	0849      	lsrs	r1, r1, #1
 800e1fa:	2000      	movs	r0, #0
 800e1fc:	460c      	mov	r4, r1
 800e1fe:	4605      	mov	r5, r0
 800e200:	eb12 0804 	adds.w	r8, r2, r4
 800e204:	eb43 0905 	adc.w	r9, r3, r5
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	685b      	ldr	r3, [r3, #4]
 800e20c:	2200      	movs	r2, #0
 800e20e:	469a      	mov	sl, r3
 800e210:	4693      	mov	fp, r2
 800e212:	4652      	mov	r2, sl
 800e214:	465b      	mov	r3, fp
 800e216:	4640      	mov	r0, r8
 800e218:	4649      	mov	r1, r9
 800e21a:	f7f2 fd5d 	bl	8000cd8 <__aeabi_uldivmod>
 800e21e:	4602      	mov	r2, r0
 800e220:	460b      	mov	r3, r1
 800e222:	4613      	mov	r3, r2
 800e224:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e226:	6a3b      	ldr	r3, [r7, #32]
 800e228:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e22c:	d308      	bcc.n	800e240 <UART_SetConfig+0x430>
 800e22e:	6a3b      	ldr	r3, [r7, #32]
 800e230:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e234:	d204      	bcs.n	800e240 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	6a3a      	ldr	r2, [r7, #32]
 800e23c:	60da      	str	r2, [r3, #12]
 800e23e:	e0ce      	b.n	800e3de <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e240:	2301      	movs	r3, #1
 800e242:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e246:	e0ca      	b.n	800e3de <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e248:	697b      	ldr	r3, [r7, #20]
 800e24a:	69db      	ldr	r3, [r3, #28]
 800e24c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e250:	d166      	bne.n	800e320 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e252:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e256:	2b08      	cmp	r3, #8
 800e258:	d827      	bhi.n	800e2aa <UART_SetConfig+0x49a>
 800e25a:	a201      	add	r2, pc, #4	@ (adr r2, 800e260 <UART_SetConfig+0x450>)
 800e25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e260:	0800e285 	.word	0x0800e285
 800e264:	0800e28d 	.word	0x0800e28d
 800e268:	0800e295 	.word	0x0800e295
 800e26c:	0800e2ab 	.word	0x0800e2ab
 800e270:	0800e29b 	.word	0x0800e29b
 800e274:	0800e2ab 	.word	0x0800e2ab
 800e278:	0800e2ab 	.word	0x0800e2ab
 800e27c:	0800e2ab 	.word	0x0800e2ab
 800e280:	0800e2a3 	.word	0x0800e2a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e284:	f7fd f820 	bl	800b2c8 <HAL_RCC_GetPCLK1Freq>
 800e288:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e28a:	e014      	b.n	800e2b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e28c:	f7fd f832 	bl	800b2f4 <HAL_RCC_GetPCLK2Freq>
 800e290:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e292:	e010      	b.n	800e2b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e294:	4b4e      	ldr	r3, [pc, #312]	@ (800e3d0 <UART_SetConfig+0x5c0>)
 800e296:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e298:	e00d      	b.n	800e2b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e29a:	f7fc ffa7 	bl	800b1ec <HAL_RCC_GetSysClockFreq>
 800e29e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e2a0:	e009      	b.n	800e2b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e2a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e2a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e2a8:	e005      	b.n	800e2b6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e2b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	f000 8090 	beq.w	800e3de <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2c2:	4a44      	ldr	r2, [pc, #272]	@ (800e3d4 <UART_SetConfig+0x5c4>)
 800e2c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800e2d0:	005a      	lsls	r2, r3, #1
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	685b      	ldr	r3, [r3, #4]
 800e2d6:	085b      	lsrs	r3, r3, #1
 800e2d8:	441a      	add	r2, r3
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	685b      	ldr	r3, [r3, #4]
 800e2de:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e2e4:	6a3b      	ldr	r3, [r7, #32]
 800e2e6:	2b0f      	cmp	r3, #15
 800e2e8:	d916      	bls.n	800e318 <UART_SetConfig+0x508>
 800e2ea:	6a3b      	ldr	r3, [r7, #32]
 800e2ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e2f0:	d212      	bcs.n	800e318 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e2f2:	6a3b      	ldr	r3, [r7, #32]
 800e2f4:	b29b      	uxth	r3, r3
 800e2f6:	f023 030f 	bic.w	r3, r3, #15
 800e2fa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e2fc:	6a3b      	ldr	r3, [r7, #32]
 800e2fe:	085b      	lsrs	r3, r3, #1
 800e300:	b29b      	uxth	r3, r3
 800e302:	f003 0307 	and.w	r3, r3, #7
 800e306:	b29a      	uxth	r2, r3
 800e308:	8bfb      	ldrh	r3, [r7, #30]
 800e30a:	4313      	orrs	r3, r2
 800e30c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	8bfa      	ldrh	r2, [r7, #30]
 800e314:	60da      	str	r2, [r3, #12]
 800e316:	e062      	b.n	800e3de <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e318:	2301      	movs	r3, #1
 800e31a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e31e:	e05e      	b.n	800e3de <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e320:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e324:	2b08      	cmp	r3, #8
 800e326:	d828      	bhi.n	800e37a <UART_SetConfig+0x56a>
 800e328:	a201      	add	r2, pc, #4	@ (adr r2, 800e330 <UART_SetConfig+0x520>)
 800e32a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e32e:	bf00      	nop
 800e330:	0800e355 	.word	0x0800e355
 800e334:	0800e35d 	.word	0x0800e35d
 800e338:	0800e365 	.word	0x0800e365
 800e33c:	0800e37b 	.word	0x0800e37b
 800e340:	0800e36b 	.word	0x0800e36b
 800e344:	0800e37b 	.word	0x0800e37b
 800e348:	0800e37b 	.word	0x0800e37b
 800e34c:	0800e37b 	.word	0x0800e37b
 800e350:	0800e373 	.word	0x0800e373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e354:	f7fc ffb8 	bl	800b2c8 <HAL_RCC_GetPCLK1Freq>
 800e358:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e35a:	e014      	b.n	800e386 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e35c:	f7fc ffca 	bl	800b2f4 <HAL_RCC_GetPCLK2Freq>
 800e360:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e362:	e010      	b.n	800e386 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e364:	4b1a      	ldr	r3, [pc, #104]	@ (800e3d0 <UART_SetConfig+0x5c0>)
 800e366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e368:	e00d      	b.n	800e386 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e36a:	f7fc ff3f 	bl	800b1ec <HAL_RCC_GetSysClockFreq>
 800e36e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e370:	e009      	b.n	800e386 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e376:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e378:	e005      	b.n	800e386 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e37a:	2300      	movs	r3, #0
 800e37c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e37e:	2301      	movs	r3, #1
 800e380:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e384:	bf00      	nop
    }

    if (pclk != 0U)
 800e386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d028      	beq.n	800e3de <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e38c:	697b      	ldr	r3, [r7, #20]
 800e38e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e390:	4a10      	ldr	r2, [pc, #64]	@ (800e3d4 <UART_SetConfig+0x5c4>)
 800e392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e396:	461a      	mov	r2, r3
 800e398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e39a:	fbb3 f2f2 	udiv	r2, r3, r2
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	685b      	ldr	r3, [r3, #4]
 800e3a2:	085b      	lsrs	r3, r3, #1
 800e3a4:	441a      	add	r2, r3
 800e3a6:	697b      	ldr	r3, [r7, #20]
 800e3a8:	685b      	ldr	r3, [r3, #4]
 800e3aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e3b0:	6a3b      	ldr	r3, [r7, #32]
 800e3b2:	2b0f      	cmp	r3, #15
 800e3b4:	d910      	bls.n	800e3d8 <UART_SetConfig+0x5c8>
 800e3b6:	6a3b      	ldr	r3, [r7, #32]
 800e3b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e3bc:	d20c      	bcs.n	800e3d8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e3be:	6a3b      	ldr	r3, [r7, #32]
 800e3c0:	b29a      	uxth	r2, r3
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	60da      	str	r2, [r3, #12]
 800e3c8:	e009      	b.n	800e3de <UART_SetConfig+0x5ce>
 800e3ca:	bf00      	nop
 800e3cc:	40008000 	.word	0x40008000
 800e3d0:	00f42400 	.word	0x00f42400
 800e3d4:	0801477c 	.word	0x0801477c
      }
      else
      {
        ret = HAL_ERROR;
 800e3d8:	2301      	movs	r3, #1
 800e3da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	2201      	movs	r2, #1
 800e3e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e3e6:	697b      	ldr	r3, [r7, #20]
 800e3e8:	2201      	movs	r2, #1
 800e3ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e3f4:	697b      	ldr	r3, [r7, #20]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e3fa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3730      	adds	r7, #48	@ 0x30
 800e402:	46bd      	mov	sp, r7
 800e404:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e408 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e408:	b480      	push	{r7}
 800e40a:	b083      	sub	sp, #12
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e414:	f003 0308 	and.w	r3, r3, #8
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d00a      	beq.n	800e432 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	685b      	ldr	r3, [r3, #4]
 800e422:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	430a      	orrs	r2, r1
 800e430:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e436:	f003 0301 	and.w	r3, r3, #1
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d00a      	beq.n	800e454 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	685b      	ldr	r3, [r3, #4]
 800e444:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	430a      	orrs	r2, r1
 800e452:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e458:	f003 0302 	and.w	r3, r3, #2
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d00a      	beq.n	800e476 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	685b      	ldr	r3, [r3, #4]
 800e466:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	430a      	orrs	r2, r1
 800e474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e47a:	f003 0304 	and.w	r3, r3, #4
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d00a      	beq.n	800e498 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	685b      	ldr	r3, [r3, #4]
 800e488:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	430a      	orrs	r2, r1
 800e496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e49c:	f003 0310 	and.w	r3, r3, #16
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d00a      	beq.n	800e4ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	689b      	ldr	r3, [r3, #8]
 800e4aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	430a      	orrs	r2, r1
 800e4b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4be:	f003 0320 	and.w	r3, r3, #32
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00a      	beq.n	800e4dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	689b      	ldr	r3, [r3, #8]
 800e4cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	430a      	orrs	r2, r1
 800e4da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d01a      	beq.n	800e51e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	685b      	ldr	r3, [r3, #4]
 800e4ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	430a      	orrs	r2, r1
 800e4fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e502:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e506:	d10a      	bne.n	800e51e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	685b      	ldr	r3, [r3, #4]
 800e50e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	430a      	orrs	r2, r1
 800e51c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e526:	2b00      	cmp	r3, #0
 800e528:	d00a      	beq.n	800e540 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	685b      	ldr	r3, [r3, #4]
 800e530:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	430a      	orrs	r2, r1
 800e53e:	605a      	str	r2, [r3, #4]
  }
}
 800e540:	bf00      	nop
 800e542:	370c      	adds	r7, #12
 800e544:	46bd      	mov	sp, r7
 800e546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e54a:	4770      	bx	lr

0800e54c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b098      	sub	sp, #96	@ 0x60
 800e550:	af02      	add	r7, sp, #8
 800e552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	2200      	movs	r2, #0
 800e558:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e55c:	f7f8 ff60 	bl	8007420 <HAL_GetTick>
 800e560:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f003 0308 	and.w	r3, r3, #8
 800e56c:	2b08      	cmp	r3, #8
 800e56e:	d12f      	bne.n	800e5d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e570:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e574:	9300      	str	r3, [sp, #0]
 800e576:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e578:	2200      	movs	r2, #0
 800e57a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e57e:	6878      	ldr	r0, [r7, #4]
 800e580:	f000 f88e 	bl	800e6a0 <UART_WaitOnFlagUntilTimeout>
 800e584:	4603      	mov	r3, r0
 800e586:	2b00      	cmp	r3, #0
 800e588:	d022      	beq.n	800e5d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e592:	e853 3f00 	ldrex	r3, [r3]
 800e596:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e59a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e59e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	461a      	mov	r2, r3
 800e5a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e5aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e5ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e5b0:	e841 2300 	strex	r3, r2, [r1]
 800e5b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e5b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d1e6      	bne.n	800e58a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	2220      	movs	r2, #32
 800e5c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e5cc:	2303      	movs	r3, #3
 800e5ce:	e063      	b.n	800e698 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	f003 0304 	and.w	r3, r3, #4
 800e5da:	2b04      	cmp	r3, #4
 800e5dc:	d149      	bne.n	800e672 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e5de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e5e2:	9300      	str	r3, [sp, #0]
 800e5e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f000 f857 	bl	800e6a0 <UART_WaitOnFlagUntilTimeout>
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d03c      	beq.n	800e672 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e600:	e853 3f00 	ldrex	r3, [r3]
 800e604:	623b      	str	r3, [r7, #32]
   return(result);
 800e606:	6a3b      	ldr	r3, [r7, #32]
 800e608:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e60c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	461a      	mov	r2, r3
 800e614:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e616:	633b      	str	r3, [r7, #48]	@ 0x30
 800e618:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e61a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e61c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e61e:	e841 2300 	strex	r3, r2, [r1]
 800e622:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e626:	2b00      	cmp	r3, #0
 800e628:	d1e6      	bne.n	800e5f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	3308      	adds	r3, #8
 800e630:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e632:	693b      	ldr	r3, [r7, #16]
 800e634:	e853 3f00 	ldrex	r3, [r3]
 800e638:	60fb      	str	r3, [r7, #12]
   return(result);
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	f023 0301 	bic.w	r3, r3, #1
 800e640:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	3308      	adds	r3, #8
 800e648:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e64a:	61fa      	str	r2, [r7, #28]
 800e64c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e64e:	69b9      	ldr	r1, [r7, #24]
 800e650:	69fa      	ldr	r2, [r7, #28]
 800e652:	e841 2300 	strex	r3, r2, [r1]
 800e656:	617b      	str	r3, [r7, #20]
   return(result);
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d1e5      	bne.n	800e62a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	2220      	movs	r2, #32
 800e662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2200      	movs	r2, #0
 800e66a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e66e:	2303      	movs	r3, #3
 800e670:	e012      	b.n	800e698 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	2220      	movs	r2, #32
 800e676:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	2220      	movs	r2, #32
 800e67e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	2200      	movs	r2, #0
 800e686:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	2200      	movs	r2, #0
 800e68c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2200      	movs	r2, #0
 800e692:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e696:	2300      	movs	r3, #0
}
 800e698:	4618      	mov	r0, r3
 800e69a:	3758      	adds	r7, #88	@ 0x58
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}

0800e6a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b084      	sub	sp, #16
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	60f8      	str	r0, [r7, #12]
 800e6a8:	60b9      	str	r1, [r7, #8]
 800e6aa:	603b      	str	r3, [r7, #0]
 800e6ac:	4613      	mov	r3, r2
 800e6ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e6b0:	e04f      	b.n	800e752 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6b8:	d04b      	beq.n	800e752 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e6ba:	f7f8 feb1 	bl	8007420 <HAL_GetTick>
 800e6be:	4602      	mov	r2, r0
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	1ad3      	subs	r3, r2, r3
 800e6c4:	69ba      	ldr	r2, [r7, #24]
 800e6c6:	429a      	cmp	r2, r3
 800e6c8:	d302      	bcc.n	800e6d0 <UART_WaitOnFlagUntilTimeout+0x30>
 800e6ca:	69bb      	ldr	r3, [r7, #24]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d101      	bne.n	800e6d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e6d0:	2303      	movs	r3, #3
 800e6d2:	e04e      	b.n	800e772 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	f003 0304 	and.w	r3, r3, #4
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d037      	beq.n	800e752 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	2b80      	cmp	r3, #128	@ 0x80
 800e6e6:	d034      	beq.n	800e752 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	2b40      	cmp	r3, #64	@ 0x40
 800e6ec:	d031      	beq.n	800e752 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	69db      	ldr	r3, [r3, #28]
 800e6f4:	f003 0308 	and.w	r3, r3, #8
 800e6f8:	2b08      	cmp	r3, #8
 800e6fa:	d110      	bne.n	800e71e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	2208      	movs	r2, #8
 800e702:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e704:	68f8      	ldr	r0, [r7, #12]
 800e706:	f000 f95b 	bl	800e9c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	2208      	movs	r2, #8
 800e70e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2200      	movs	r2, #0
 800e716:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e71a:	2301      	movs	r3, #1
 800e71c:	e029      	b.n	800e772 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	69db      	ldr	r3, [r3, #28]
 800e724:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e728:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e72c:	d111      	bne.n	800e752 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e736:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e738:	68f8      	ldr	r0, [r7, #12]
 800e73a:	f000 f941 	bl	800e9c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	2220      	movs	r2, #32
 800e742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	2200      	movs	r2, #0
 800e74a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e74e:	2303      	movs	r3, #3
 800e750:	e00f      	b.n	800e772 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	69da      	ldr	r2, [r3, #28]
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	4013      	ands	r3, r2
 800e75c:	68ba      	ldr	r2, [r7, #8]
 800e75e:	429a      	cmp	r2, r3
 800e760:	bf0c      	ite	eq
 800e762:	2301      	moveq	r3, #1
 800e764:	2300      	movne	r3, #0
 800e766:	b2db      	uxtb	r3, r3
 800e768:	461a      	mov	r2, r3
 800e76a:	79fb      	ldrb	r3, [r7, #7]
 800e76c:	429a      	cmp	r2, r3
 800e76e:	d0a0      	beq.n	800e6b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e770:	2300      	movs	r3, #0
}
 800e772:	4618      	mov	r0, r3
 800e774:	3710      	adds	r7, #16
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
	...

0800e77c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e77c:	b480      	push	{r7}
 800e77e:	b0a3      	sub	sp, #140	@ 0x8c
 800e780:	af00      	add	r7, sp, #0
 800e782:	60f8      	str	r0, [r7, #12]
 800e784:	60b9      	str	r1, [r7, #8]
 800e786:	4613      	mov	r3, r2
 800e788:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	68ba      	ldr	r2, [r7, #8]
 800e78e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	88fa      	ldrh	r2, [r7, #6]
 800e794:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	88fa      	ldrh	r2, [r7, #6]
 800e79c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	689b      	ldr	r3, [r3, #8]
 800e7aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7ae:	d10e      	bne.n	800e7ce <UART_Start_Receive_IT+0x52>
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	691b      	ldr	r3, [r3, #16]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d105      	bne.n	800e7c4 <UART_Start_Receive_IT+0x48>
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800e7be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e7c2:	e02d      	b.n	800e820 <UART_Start_Receive_IT+0xa4>
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	22ff      	movs	r2, #255	@ 0xff
 800e7c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e7cc:	e028      	b.n	800e820 <UART_Start_Receive_IT+0xa4>
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	689b      	ldr	r3, [r3, #8]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d10d      	bne.n	800e7f2 <UART_Start_Receive_IT+0x76>
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	691b      	ldr	r3, [r3, #16]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d104      	bne.n	800e7e8 <UART_Start_Receive_IT+0x6c>
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	22ff      	movs	r2, #255	@ 0xff
 800e7e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e7e6:	e01b      	b.n	800e820 <UART_Start_Receive_IT+0xa4>
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	227f      	movs	r2, #127	@ 0x7f
 800e7ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e7f0:	e016      	b.n	800e820 <UART_Start_Receive_IT+0xa4>
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	689b      	ldr	r3, [r3, #8]
 800e7f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e7fa:	d10d      	bne.n	800e818 <UART_Start_Receive_IT+0x9c>
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	691b      	ldr	r3, [r3, #16]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d104      	bne.n	800e80e <UART_Start_Receive_IT+0x92>
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	227f      	movs	r2, #127	@ 0x7f
 800e808:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e80c:	e008      	b.n	800e820 <UART_Start_Receive_IT+0xa4>
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	223f      	movs	r2, #63	@ 0x3f
 800e812:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e816:	e003      	b.n	800e820 <UART_Start_Receive_IT+0xa4>
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	2200      	movs	r2, #0
 800e81c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	2200      	movs	r2, #0
 800e824:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	2222      	movs	r2, #34	@ 0x22
 800e82c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	3308      	adds	r3, #8
 800e836:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e838:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e83a:	e853 3f00 	ldrex	r3, [r3]
 800e83e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e840:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e842:	f043 0301 	orr.w	r3, r3, #1
 800e846:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	3308      	adds	r3, #8
 800e850:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e854:	673a      	str	r2, [r7, #112]	@ 0x70
 800e856:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e858:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800e85a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e85c:	e841 2300 	strex	r3, r2, [r1]
 800e860:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800e862:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e864:	2b00      	cmp	r3, #0
 800e866:	d1e3      	bne.n	800e830 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e86c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e870:	d14f      	bne.n	800e912 <UART_Start_Receive_IT+0x196>
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e878:	88fa      	ldrh	r2, [r7, #6]
 800e87a:	429a      	cmp	r2, r3
 800e87c:	d349      	bcc.n	800e912 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	689b      	ldr	r3, [r3, #8]
 800e882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e886:	d107      	bne.n	800e898 <UART_Start_Receive_IT+0x11c>
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	691b      	ldr	r3, [r3, #16]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d103      	bne.n	800e898 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	4a47      	ldr	r2, [pc, #284]	@ (800e9b0 <UART_Start_Receive_IT+0x234>)
 800e894:	675a      	str	r2, [r3, #116]	@ 0x74
 800e896:	e002      	b.n	800e89e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	4a46      	ldr	r2, [pc, #280]	@ (800e9b4 <UART_Start_Receive_IT+0x238>)
 800e89c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	691b      	ldr	r3, [r3, #16]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d01a      	beq.n	800e8dc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e8ae:	e853 3f00 	ldrex	r3, [r3]
 800e8b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e8b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e8ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	461a      	mov	r2, r3
 800e8c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e8c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e8ca:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8cc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e8ce:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e8d0:	e841 2300 	strex	r3, r2, [r1]
 800e8d4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800e8d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d1e4      	bne.n	800e8a6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	3308      	adds	r3, #8
 800e8e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8e6:	e853 3f00 	ldrex	r3, [r3]
 800e8ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e8ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e8f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	3308      	adds	r3, #8
 800e8fa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e8fc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e8fe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e900:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e902:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e904:	e841 2300 	strex	r3, r2, [r1]
 800e908:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e90a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d1e5      	bne.n	800e8dc <UART_Start_Receive_IT+0x160>
 800e910:	e046      	b.n	800e9a0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	689b      	ldr	r3, [r3, #8]
 800e916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e91a:	d107      	bne.n	800e92c <UART_Start_Receive_IT+0x1b0>
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	691b      	ldr	r3, [r3, #16]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d103      	bne.n	800e92c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	4a24      	ldr	r2, [pc, #144]	@ (800e9b8 <UART_Start_Receive_IT+0x23c>)
 800e928:	675a      	str	r2, [r3, #116]	@ 0x74
 800e92a:	e002      	b.n	800e932 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	4a23      	ldr	r2, [pc, #140]	@ (800e9bc <UART_Start_Receive_IT+0x240>)
 800e930:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	691b      	ldr	r3, [r3, #16]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d019      	beq.n	800e96e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e942:	e853 3f00 	ldrex	r3, [r3]
 800e946:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e94a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800e94e:	677b      	str	r3, [r7, #116]	@ 0x74
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	461a      	mov	r2, r3
 800e956:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e958:	637b      	str	r3, [r7, #52]	@ 0x34
 800e95a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e95c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e95e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e960:	e841 2300 	strex	r3, r2, [r1]
 800e964:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d1e6      	bne.n	800e93a <UART_Start_Receive_IT+0x1be>
 800e96c:	e018      	b.n	800e9a0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	e853 3f00 	ldrex	r3, [r3]
 800e97a:	613b      	str	r3, [r7, #16]
   return(result);
 800e97c:	693b      	ldr	r3, [r7, #16]
 800e97e:	f043 0320 	orr.w	r3, r3, #32
 800e982:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	461a      	mov	r2, r3
 800e98a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e98c:	623b      	str	r3, [r7, #32]
 800e98e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e990:	69f9      	ldr	r1, [r7, #28]
 800e992:	6a3a      	ldr	r2, [r7, #32]
 800e994:	e841 2300 	strex	r3, r2, [r1]
 800e998:	61bb      	str	r3, [r7, #24]
   return(result);
 800e99a:	69bb      	ldr	r3, [r7, #24]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d1e6      	bne.n	800e96e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800e9a0:	2300      	movs	r3, #0
}
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	378c      	adds	r7, #140	@ 0x8c
 800e9a6:	46bd      	mov	sp, r7
 800e9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ac:	4770      	bx	lr
 800e9ae:	bf00      	nop
 800e9b0:	0800f521 	.word	0x0800f521
 800e9b4:	0800f1bd 	.word	0x0800f1bd
 800e9b8:	0800f005 	.word	0x0800f005
 800e9bc:	0800ee4d 	.word	0x0800ee4d

0800e9c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b095      	sub	sp, #84	@ 0x54
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9d0:	e853 3f00 	ldrex	r3, [r3]
 800e9d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e9d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e9dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	461a      	mov	r2, r3
 800e9e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9e6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e9e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e9ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e9ee:	e841 2300 	strex	r3, r2, [r1]
 800e9f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e9f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d1e6      	bne.n	800e9c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	3308      	adds	r3, #8
 800ea00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea02:	6a3b      	ldr	r3, [r7, #32]
 800ea04:	e853 3f00 	ldrex	r3, [r3]
 800ea08:	61fb      	str	r3, [r7, #28]
   return(result);
 800ea0a:	69fb      	ldr	r3, [r7, #28]
 800ea0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ea10:	f023 0301 	bic.w	r3, r3, #1
 800ea14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	3308      	adds	r3, #8
 800ea1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ea1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ea20:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea26:	e841 2300 	strex	r3, r2, [r1]
 800ea2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ea2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d1e3      	bne.n	800e9fa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea36:	2b01      	cmp	r3, #1
 800ea38:	d118      	bne.n	800ea6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	e853 3f00 	ldrex	r3, [r3]
 800ea46:	60bb      	str	r3, [r7, #8]
   return(result);
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	f023 0310 	bic.w	r3, r3, #16
 800ea4e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	461a      	mov	r2, r3
 800ea56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ea58:	61bb      	str	r3, [r7, #24]
 800ea5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea5c:	6979      	ldr	r1, [r7, #20]
 800ea5e:	69ba      	ldr	r2, [r7, #24]
 800ea60:	e841 2300 	strex	r3, r2, [r1]
 800ea64:	613b      	str	r3, [r7, #16]
   return(result);
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d1e6      	bne.n	800ea3a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2220      	movs	r2, #32
 800ea70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2200      	movs	r2, #0
 800ea78:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	2200      	movs	r2, #0
 800ea7e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ea80:	bf00      	nop
 800ea82:	3754      	adds	r7, #84	@ 0x54
 800ea84:	46bd      	mov	sp, r7
 800ea86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8a:	4770      	bx	lr

0800ea8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b084      	sub	sp, #16
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800eaa2:	68f8      	ldr	r0, [r7, #12]
 800eaa4:	f7ff f99e 	bl	800dde4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eaa8:	bf00      	nop
 800eaaa:	3710      	adds	r7, #16
 800eaac:	46bd      	mov	sp, r7
 800eaae:	bd80      	pop	{r7, pc}

0800eab0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800eab0:	b480      	push	{r7}
 800eab2:	b08f      	sub	sp, #60	@ 0x3c
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eabe:	2b21      	cmp	r3, #33	@ 0x21
 800eac0:	d14c      	bne.n	800eb5c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eac8:	b29b      	uxth	r3, r3
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d132      	bne.n	800eb34 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ead4:	6a3b      	ldr	r3, [r7, #32]
 800ead6:	e853 3f00 	ldrex	r3, [r3]
 800eada:	61fb      	str	r3, [r7, #28]
   return(result);
 800eadc:	69fb      	ldr	r3, [r7, #28]
 800eade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eae2:	637b      	str	r3, [r7, #52]	@ 0x34
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	461a      	mov	r2, r3
 800eaea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eaec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eaee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eaf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eaf4:	e841 2300 	strex	r3, r2, [r1]
 800eaf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d1e6      	bne.n	800eace <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	e853 3f00 	ldrex	r3, [r3]
 800eb0c:	60bb      	str	r3, [r7, #8]
   return(result);
 800eb0e:	68bb      	ldr	r3, [r7, #8]
 800eb10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb14:	633b      	str	r3, [r7, #48]	@ 0x30
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	461a      	mov	r2, r3
 800eb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb1e:	61bb      	str	r3, [r7, #24]
 800eb20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb22:	6979      	ldr	r1, [r7, #20]
 800eb24:	69ba      	ldr	r2, [r7, #24]
 800eb26:	e841 2300 	strex	r3, r2, [r1]
 800eb2a:	613b      	str	r3, [r7, #16]
   return(result);
 800eb2c:	693b      	ldr	r3, [r7, #16]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d1e6      	bne.n	800eb00 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800eb32:	e013      	b.n	800eb5c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb38:	781a      	ldrb	r2, [r3, #0]
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eb44:	1c5a      	adds	r2, r3, #1
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eb50:	b29b      	uxth	r3, r3
 800eb52:	3b01      	subs	r3, #1
 800eb54:	b29a      	uxth	r2, r3
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800eb5c:	bf00      	nop
 800eb5e:	373c      	adds	r7, #60	@ 0x3c
 800eb60:	46bd      	mov	sp, r7
 800eb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb66:	4770      	bx	lr

0800eb68 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800eb68:	b480      	push	{r7}
 800eb6a:	b091      	sub	sp, #68	@ 0x44
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb76:	2b21      	cmp	r3, #33	@ 0x21
 800eb78:	d151      	bne.n	800ec1e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eb80:	b29b      	uxth	r3, r3
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d132      	bne.n	800ebec <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb8e:	e853 3f00 	ldrex	r3, [r3]
 800eb92:	623b      	str	r3, [r7, #32]
   return(result);
 800eb94:	6a3b      	ldr	r3, [r7, #32]
 800eb96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eb9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	461a      	mov	r2, r3
 800eba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eba4:	633b      	str	r3, [r7, #48]	@ 0x30
 800eba6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eba8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ebaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebac:	e841 2300 	strex	r3, r2, [r1]
 800ebb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ebb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d1e6      	bne.n	800eb86 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebbe:	693b      	ldr	r3, [r7, #16]
 800ebc0:	e853 3f00 	ldrex	r3, [r3]
 800ebc4:	60fb      	str	r3, [r7, #12]
   return(result);
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebcc:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebd6:	61fb      	str	r3, [r7, #28]
 800ebd8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebda:	69b9      	ldr	r1, [r7, #24]
 800ebdc:	69fa      	ldr	r2, [r7, #28]
 800ebde:	e841 2300 	strex	r3, r2, [r1]
 800ebe2:	617b      	str	r3, [r7, #20]
   return(result);
 800ebe4:	697b      	ldr	r3, [r7, #20]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d1e6      	bne.n	800ebb8 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ebea:	e018      	b.n	800ec1e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ebf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ebf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebf4:	881b      	ldrh	r3, [r3, #0]
 800ebf6:	461a      	mov	r2, r3
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ec00:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec06:	1c9a      	adds	r2, r3, #2
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ec12:	b29b      	uxth	r3, r3
 800ec14:	3b01      	subs	r3, #1
 800ec16:	b29a      	uxth	r2, r3
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800ec1e:	bf00      	nop
 800ec20:	3744      	adds	r7, #68	@ 0x44
 800ec22:	46bd      	mov	sp, r7
 800ec24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec28:	4770      	bx	lr

0800ec2a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ec2a:	b480      	push	{r7}
 800ec2c:	b091      	sub	sp, #68	@ 0x44
 800ec2e:	af00      	add	r7, sp, #0
 800ec30:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec38:	2b21      	cmp	r3, #33	@ 0x21
 800ec3a:	d160      	bne.n	800ecfe <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ec42:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ec44:	e057      	b.n	800ecf6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ec4c:	b29b      	uxth	r3, r3
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d133      	bne.n	800ecba <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	3308      	adds	r3, #8
 800ec58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec5c:	e853 3f00 	ldrex	r3, [r3]
 800ec60:	623b      	str	r3, [r7, #32]
   return(result);
 800ec62:	6a3b      	ldr	r3, [r7, #32]
 800ec64:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ec68:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	3308      	adds	r3, #8
 800ec70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec72:	633a      	str	r2, [r7, #48]	@ 0x30
 800ec74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ec78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ec7a:	e841 2300 	strex	r3, r2, [r1]
 800ec7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ec80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d1e5      	bne.n	800ec52 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec8c:	693b      	ldr	r3, [r7, #16]
 800ec8e:	e853 3f00 	ldrex	r3, [r3]
 800ec92:	60fb      	str	r3, [r7, #12]
   return(result);
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	461a      	mov	r2, r3
 800eca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eca4:	61fb      	str	r3, [r7, #28]
 800eca6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eca8:	69b9      	ldr	r1, [r7, #24]
 800ecaa:	69fa      	ldr	r2, [r7, #28]
 800ecac:	e841 2300 	strex	r3, r2, [r1]
 800ecb0:	617b      	str	r3, [r7, #20]
   return(result);
 800ecb2:	697b      	ldr	r3, [r7, #20]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d1e6      	bne.n	800ec86 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800ecb8:	e021      	b.n	800ecfe <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	69db      	ldr	r3, [r3, #28]
 800ecc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d013      	beq.n	800ecf0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eccc:	781a      	ldrb	r2, [r3, #0]
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ecd8:	1c5a      	adds	r2, r3, #1
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ece4:	b29b      	uxth	r3, r3
 800ece6:	3b01      	subs	r3, #1
 800ece8:	b29a      	uxth	r2, r3
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ecf0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ecf2:	3b01      	subs	r3, #1
 800ecf4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ecf6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d1a4      	bne.n	800ec46 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800ecfc:	e7ff      	b.n	800ecfe <UART_TxISR_8BIT_FIFOEN+0xd4>
 800ecfe:	bf00      	nop
 800ed00:	3744      	adds	r7, #68	@ 0x44
 800ed02:	46bd      	mov	sp, r7
 800ed04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed08:	4770      	bx	lr

0800ed0a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ed0a:	b480      	push	{r7}
 800ed0c:	b091      	sub	sp, #68	@ 0x44
 800ed0e:	af00      	add	r7, sp, #0
 800ed10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed18:	2b21      	cmp	r3, #33	@ 0x21
 800ed1a:	d165      	bne.n	800ede8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ed22:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ed24:	e05c      	b.n	800ede0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ed2c:	b29b      	uxth	r3, r3
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d133      	bne.n	800ed9a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	3308      	adds	r3, #8
 800ed38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed3a:	6a3b      	ldr	r3, [r7, #32]
 800ed3c:	e853 3f00 	ldrex	r3, [r3]
 800ed40:	61fb      	str	r3, [r7, #28]
   return(result);
 800ed42:	69fb      	ldr	r3, [r7, #28]
 800ed44:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ed48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	3308      	adds	r3, #8
 800ed50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ed54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ed58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ed5a:	e841 2300 	strex	r3, r2, [r1]
 800ed5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ed60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d1e5      	bne.n	800ed32 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	e853 3f00 	ldrex	r3, [r3]
 800ed72:	60bb      	str	r3, [r7, #8]
   return(result);
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed7a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	461a      	mov	r2, r3
 800ed82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed84:	61bb      	str	r3, [r7, #24]
 800ed86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed88:	6979      	ldr	r1, [r7, #20]
 800ed8a:	69ba      	ldr	r2, [r7, #24]
 800ed8c:	e841 2300 	strex	r3, r2, [r1]
 800ed90:	613b      	str	r3, [r7, #16]
   return(result);
 800ed92:	693b      	ldr	r3, [r7, #16]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d1e6      	bne.n	800ed66 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800ed98:	e026      	b.n	800ede8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	69db      	ldr	r3, [r3, #28]
 800eda0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d018      	beq.n	800edda <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edac:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800edae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edb0:	881b      	ldrh	r3, [r3, #0]
 800edb2:	461a      	mov	r2, r3
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800edbc:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edc2:	1c9a      	adds	r2, r3, #2
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800edce:	b29b      	uxth	r3, r3
 800edd0:	3b01      	subs	r3, #1
 800edd2:	b29a      	uxth	r2, r3
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800edda:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eddc:	3b01      	subs	r3, #1
 800edde:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ede0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d19f      	bne.n	800ed26 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800ede6:	e7ff      	b.n	800ede8 <UART_TxISR_16BIT_FIFOEN+0xde>
 800ede8:	bf00      	nop
 800edea:	3744      	adds	r7, #68	@ 0x44
 800edec:	46bd      	mov	sp, r7
 800edee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf2:	4770      	bx	lr

0800edf4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b088      	sub	sp, #32
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	e853 3f00 	ldrex	r3, [r3]
 800ee08:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee0a:	68bb      	ldr	r3, [r7, #8]
 800ee0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee10:	61fb      	str	r3, [r7, #28]
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	461a      	mov	r2, r3
 800ee18:	69fb      	ldr	r3, [r7, #28]
 800ee1a:	61bb      	str	r3, [r7, #24]
 800ee1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee1e:	6979      	ldr	r1, [r7, #20]
 800ee20:	69ba      	ldr	r2, [r7, #24]
 800ee22:	e841 2300 	strex	r3, r2, [r1]
 800ee26:	613b      	str	r3, [r7, #16]
   return(result);
 800ee28:	693b      	ldr	r3, [r7, #16]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d1e6      	bne.n	800edfc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	2220      	movs	r2, #32
 800ee32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	2200      	movs	r2, #0
 800ee3a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ee3c:	6878      	ldr	r0, [r7, #4]
 800ee3e:	f7fe ffbd 	bl	800ddbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee42:	bf00      	nop
 800ee44:	3720      	adds	r7, #32
 800ee46:	46bd      	mov	sp, r7
 800ee48:	bd80      	pop	{r7, pc}
	...

0800ee4c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b09c      	sub	sp, #112	@ 0x70
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ee5a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ee64:	2b22      	cmp	r3, #34	@ 0x22
 800ee66:	f040 80be 	bne.w	800efe6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee70:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ee74:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ee78:	b2d9      	uxtb	r1, r3
 800ee7a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ee7e:	b2da      	uxtb	r2, r3
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee84:	400a      	ands	r2, r1
 800ee86:	b2d2      	uxtb	r2, r2
 800ee88:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee8e:	1c5a      	adds	r2, r3, #1
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee9a:	b29b      	uxth	r3, r3
 800ee9c:	3b01      	subs	r3, #1
 800ee9e:	b29a      	uxth	r2, r3
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eeac:	b29b      	uxth	r3, r3
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	f040 80a1 	bne.w	800eff6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eebc:	e853 3f00 	ldrex	r3, [r3]
 800eec0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eec2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eec4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eec8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	461a      	mov	r2, r3
 800eed0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eed2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eed4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eed6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eed8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eeda:	e841 2300 	strex	r3, r2, [r1]
 800eede:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800eee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d1e6      	bne.n	800eeb4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	3308      	adds	r3, #8
 800eeec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eef0:	e853 3f00 	ldrex	r3, [r3]
 800eef4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eef8:	f023 0301 	bic.w	r3, r3, #1
 800eefc:	667b      	str	r3, [r7, #100]	@ 0x64
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	3308      	adds	r3, #8
 800ef04:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ef06:	647a      	str	r2, [r7, #68]	@ 0x44
 800ef08:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef0a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ef0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ef0e:	e841 2300 	strex	r3, r2, [r1]
 800ef12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ef14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d1e5      	bne.n	800eee6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	2220      	movs	r2, #32
 800ef1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	2200      	movs	r2, #0
 800ef26:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2200      	movs	r2, #0
 800ef2c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	4a33      	ldr	r2, [pc, #204]	@ (800f000 <UART_RxISR_8BIT+0x1b4>)
 800ef34:	4293      	cmp	r3, r2
 800ef36:	d01f      	beq.n	800ef78 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	685b      	ldr	r3, [r3, #4]
 800ef3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d018      	beq.n	800ef78 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef4e:	e853 3f00 	ldrex	r3, [r3]
 800ef52:	623b      	str	r3, [r7, #32]
   return(result);
 800ef54:	6a3b      	ldr	r3, [r7, #32]
 800ef56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ef5a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	461a      	mov	r2, r3
 800ef62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ef64:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef6c:	e841 2300 	strex	r3, r2, [r1]
 800ef70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ef72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d1e6      	bne.n	800ef46 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef7c:	2b01      	cmp	r3, #1
 800ef7e:	d12e      	bne.n	800efde <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2200      	movs	r2, #0
 800ef84:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef8c:	693b      	ldr	r3, [r7, #16]
 800ef8e:	e853 3f00 	ldrex	r3, [r3]
 800ef92:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	f023 0310 	bic.w	r3, r3, #16
 800ef9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	461a      	mov	r2, r3
 800efa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800efa4:	61fb      	str	r3, [r7, #28]
 800efa6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efa8:	69b9      	ldr	r1, [r7, #24]
 800efaa:	69fa      	ldr	r2, [r7, #28]
 800efac:	e841 2300 	strex	r3, r2, [r1]
 800efb0:	617b      	str	r3, [r7, #20]
   return(result);
 800efb2:	697b      	ldr	r3, [r7, #20]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d1e6      	bne.n	800ef86 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	69db      	ldr	r3, [r3, #28]
 800efbe:	f003 0310 	and.w	r3, r3, #16
 800efc2:	2b10      	cmp	r3, #16
 800efc4:	d103      	bne.n	800efce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	2210      	movs	r2, #16
 800efcc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800efd4:	4619      	mov	r1, r3
 800efd6:	6878      	ldr	r0, [r7, #4]
 800efd8:	f7fe ff0e 	bl	800ddf8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800efdc:	e00b      	b.n	800eff6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800efde:	6878      	ldr	r0, [r7, #4]
 800efe0:	f7fe fef6 	bl	800ddd0 <HAL_UART_RxCpltCallback>
}
 800efe4:	e007      	b.n	800eff6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	699a      	ldr	r2, [r3, #24]
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f042 0208 	orr.w	r2, r2, #8
 800eff4:	619a      	str	r2, [r3, #24]
}
 800eff6:	bf00      	nop
 800eff8:	3770      	adds	r7, #112	@ 0x70
 800effa:	46bd      	mov	sp, r7
 800effc:	bd80      	pop	{r7, pc}
 800effe:	bf00      	nop
 800f000:	40008000 	.word	0x40008000

0800f004 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b09c      	sub	sp, #112	@ 0x70
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f012:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f01c:	2b22      	cmp	r3, #34	@ 0x22
 800f01e:	f040 80be 	bne.w	800f19e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f028:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f030:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800f032:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800f036:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f03a:	4013      	ands	r3, r2
 800f03c:	b29a      	uxth	r2, r3
 800f03e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f040:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f046:	1c9a      	adds	r2, r3, #2
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f052:	b29b      	uxth	r3, r3
 800f054:	3b01      	subs	r3, #1
 800f056:	b29a      	uxth	r2, r3
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f064:	b29b      	uxth	r3, r3
 800f066:	2b00      	cmp	r3, #0
 800f068:	f040 80a1 	bne.w	800f1ae <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f072:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f074:	e853 3f00 	ldrex	r3, [r3]
 800f078:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f07a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f07c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f080:	667b      	str	r3, [r7, #100]	@ 0x64
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	461a      	mov	r2, r3
 800f088:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f08a:	657b      	str	r3, [r7, #84]	@ 0x54
 800f08c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f08e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f090:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f092:	e841 2300 	strex	r3, r2, [r1]
 800f096:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d1e6      	bne.n	800f06c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	3308      	adds	r3, #8
 800f0a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0a8:	e853 3f00 	ldrex	r3, [r3]
 800f0ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f0ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0b0:	f023 0301 	bic.w	r3, r3, #1
 800f0b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	3308      	adds	r3, #8
 800f0bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f0be:	643a      	str	r2, [r7, #64]	@ 0x40
 800f0c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f0c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f0c6:	e841 2300 	strex	r3, r2, [r1]
 800f0ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f0cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d1e5      	bne.n	800f09e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	2220      	movs	r2, #32
 800f0d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	2200      	movs	r2, #0
 800f0de:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	4a33      	ldr	r2, [pc, #204]	@ (800f1b8 <UART_RxISR_16BIT+0x1b4>)
 800f0ec:	4293      	cmp	r3, r2
 800f0ee:	d01f      	beq.n	800f130 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	685b      	ldr	r3, [r3, #4]
 800f0f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d018      	beq.n	800f130 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f104:	6a3b      	ldr	r3, [r7, #32]
 800f106:	e853 3f00 	ldrex	r3, [r3]
 800f10a:	61fb      	str	r3, [r7, #28]
   return(result);
 800f10c:	69fb      	ldr	r3, [r7, #28]
 800f10e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f112:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	461a      	mov	r2, r3
 800f11a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f11c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f11e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f120:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f122:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f124:	e841 2300 	strex	r3, r2, [r1]
 800f128:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d1e6      	bne.n	800f0fe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f134:	2b01      	cmp	r3, #1
 800f136:	d12e      	bne.n	800f196 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	2200      	movs	r2, #0
 800f13c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	e853 3f00 	ldrex	r3, [r3]
 800f14a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f14c:	68bb      	ldr	r3, [r7, #8]
 800f14e:	f023 0310 	bic.w	r3, r3, #16
 800f152:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	461a      	mov	r2, r3
 800f15a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f15c:	61bb      	str	r3, [r7, #24]
 800f15e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f160:	6979      	ldr	r1, [r7, #20]
 800f162:	69ba      	ldr	r2, [r7, #24]
 800f164:	e841 2300 	strex	r3, r2, [r1]
 800f168:	613b      	str	r3, [r7, #16]
   return(result);
 800f16a:	693b      	ldr	r3, [r7, #16]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d1e6      	bne.n	800f13e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	69db      	ldr	r3, [r3, #28]
 800f176:	f003 0310 	and.w	r3, r3, #16
 800f17a:	2b10      	cmp	r3, #16
 800f17c:	d103      	bne.n	800f186 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	2210      	movs	r2, #16
 800f184:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f18c:	4619      	mov	r1, r3
 800f18e:	6878      	ldr	r0, [r7, #4]
 800f190:	f7fe fe32 	bl	800ddf8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f194:	e00b      	b.n	800f1ae <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f196:	6878      	ldr	r0, [r7, #4]
 800f198:	f7fe fe1a 	bl	800ddd0 <HAL_UART_RxCpltCallback>
}
 800f19c:	e007      	b.n	800f1ae <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	699a      	ldr	r2, [r3, #24]
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	f042 0208 	orr.w	r2, r2, #8
 800f1ac:	619a      	str	r2, [r3, #24]
}
 800f1ae:	bf00      	nop
 800f1b0:	3770      	adds	r7, #112	@ 0x70
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd80      	pop	{r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	40008000 	.word	0x40008000

0800f1bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b0ac      	sub	sp, #176	@ 0xb0
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f1ca:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	69db      	ldr	r3, [r3, #28]
 800f1d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	689b      	ldr	r3, [r3, #8]
 800f1e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f1f2:	2b22      	cmp	r3, #34	@ 0x22
 800f1f4:	f040 8183 	bne.w	800f4fe <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f1fe:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f202:	e126      	b.n	800f452 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f20a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f20e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800f212:	b2d9      	uxtb	r1, r3
 800f214:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800f218:	b2da      	uxtb	r2, r3
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f21e:	400a      	ands	r2, r1
 800f220:	b2d2      	uxtb	r2, r2
 800f222:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f228:	1c5a      	adds	r2, r3, #1
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f234:	b29b      	uxth	r3, r3
 800f236:	3b01      	subs	r3, #1
 800f238:	b29a      	uxth	r2, r3
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	69db      	ldr	r3, [r3, #28]
 800f246:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f24a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f24e:	f003 0307 	and.w	r3, r3, #7
 800f252:	2b00      	cmp	r3, #0
 800f254:	d053      	beq.n	800f2fe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f256:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f25a:	f003 0301 	and.w	r3, r3, #1
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d011      	beq.n	800f286 <UART_RxISR_8BIT_FIFOEN+0xca>
 800f262:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d00b      	beq.n	800f286 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	2201      	movs	r2, #1
 800f274:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f27c:	f043 0201 	orr.w	r2, r3, #1
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f286:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f28a:	f003 0302 	and.w	r3, r3, #2
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d011      	beq.n	800f2b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800f292:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f296:	f003 0301 	and.w	r3, r3, #1
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d00b      	beq.n	800f2b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	2202      	movs	r2, #2
 800f2a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2ac:	f043 0204 	orr.w	r2, r3, #4
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f2b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2ba:	f003 0304 	and.w	r3, r3, #4
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d011      	beq.n	800f2e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800f2c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f2c6:	f003 0301 	and.w	r3, r3, #1
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d00b      	beq.n	800f2e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	2204      	movs	r2, #4
 800f2d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2dc:	f043 0202 	orr.w	r2, r3, #2
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d006      	beq.n	800f2fe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f2f0:	6878      	ldr	r0, [r7, #4]
 800f2f2:	f7fe fd77 	bl	800dde4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f304:	b29b      	uxth	r3, r3
 800f306:	2b00      	cmp	r3, #0
 800f308:	f040 80a3 	bne.w	800f452 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f312:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f314:	e853 3f00 	ldrex	r3, [r3]
 800f318:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800f31a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f31c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f320:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	461a      	mov	r2, r3
 800f32a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f32e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f330:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f332:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800f334:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f336:	e841 2300 	strex	r3, r2, [r1]
 800f33a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800f33c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d1e4      	bne.n	800f30c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	3308      	adds	r3, #8
 800f348:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f34a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f34c:	e853 3f00 	ldrex	r3, [r3]
 800f350:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800f352:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f354:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f358:	f023 0301 	bic.w	r3, r3, #1
 800f35c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	3308      	adds	r3, #8
 800f366:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f36a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f36c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f36e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f370:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f372:	e841 2300 	strex	r3, r2, [r1]
 800f376:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f378:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d1e1      	bne.n	800f342 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	2220      	movs	r2, #32
 800f382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	2200      	movs	r2, #0
 800f38a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2200      	movs	r2, #0
 800f390:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	4a60      	ldr	r2, [pc, #384]	@ (800f518 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800f398:	4293      	cmp	r3, r2
 800f39a:	d021      	beq.n	800f3e0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d01a      	beq.n	800f3e0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3b2:	e853 3f00 	ldrex	r3, [r3]
 800f3b6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f3b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f3ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f3be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	461a      	mov	r2, r3
 800f3c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f3cc:	657b      	str	r3, [r7, #84]	@ 0x54
 800f3ce:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3d0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f3d2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f3d4:	e841 2300 	strex	r3, r2, [r1]
 800f3d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f3da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d1e4      	bne.n	800f3aa <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f3e4:	2b01      	cmp	r3, #1
 800f3e6:	d130      	bne.n	800f44a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3f6:	e853 3f00 	ldrex	r3, [r3]
 800f3fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f3fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3fe:	f023 0310 	bic.w	r3, r3, #16
 800f402:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	461a      	mov	r2, r3
 800f40c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f410:	643b      	str	r3, [r7, #64]	@ 0x40
 800f412:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f414:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f416:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f418:	e841 2300 	strex	r3, r2, [r1]
 800f41c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f41e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f420:	2b00      	cmp	r3, #0
 800f422:	d1e4      	bne.n	800f3ee <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	69db      	ldr	r3, [r3, #28]
 800f42a:	f003 0310 	and.w	r3, r3, #16
 800f42e:	2b10      	cmp	r3, #16
 800f430:	d103      	bne.n	800f43a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	2210      	movs	r2, #16
 800f438:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f440:	4619      	mov	r1, r3
 800f442:	6878      	ldr	r0, [r7, #4]
 800f444:	f7fe fcd8 	bl	800ddf8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800f448:	e00e      	b.n	800f468 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800f44a:	6878      	ldr	r0, [r7, #4]
 800f44c:	f7fe fcc0 	bl	800ddd0 <HAL_UART_RxCpltCallback>
        break;
 800f450:	e00a      	b.n	800f468 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f452:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800f456:	2b00      	cmp	r3, #0
 800f458:	d006      	beq.n	800f468 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800f45a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f45e:	f003 0320 	and.w	r3, r3, #32
 800f462:	2b00      	cmp	r3, #0
 800f464:	f47f aece 	bne.w	800f204 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f46e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f472:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f476:	2b00      	cmp	r3, #0
 800f478:	d049      	beq.n	800f50e <UART_RxISR_8BIT_FIFOEN+0x352>
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f480:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800f484:	429a      	cmp	r2, r3
 800f486:	d242      	bcs.n	800f50e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	3308      	adds	r3, #8
 800f48e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f490:	6a3b      	ldr	r3, [r7, #32]
 800f492:	e853 3f00 	ldrex	r3, [r3]
 800f496:	61fb      	str	r3, [r7, #28]
   return(result);
 800f498:	69fb      	ldr	r3, [r7, #28]
 800f49a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f49e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	3308      	adds	r3, #8
 800f4a8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f4ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f4ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f4b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f4b4:	e841 2300 	strex	r3, r2, [r1]
 800f4b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d1e3      	bne.n	800f488 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	4a16      	ldr	r2, [pc, #88]	@ (800f51c <UART_RxISR_8BIT_FIFOEN+0x360>)
 800f4c4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	e853 3f00 	ldrex	r3, [r3]
 800f4d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800f4d4:	68bb      	ldr	r3, [r7, #8]
 800f4d6:	f043 0320 	orr.w	r3, r3, #32
 800f4da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	461a      	mov	r2, r3
 800f4e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f4e8:	61bb      	str	r3, [r7, #24]
 800f4ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4ec:	6979      	ldr	r1, [r7, #20]
 800f4ee:	69ba      	ldr	r2, [r7, #24]
 800f4f0:	e841 2300 	strex	r3, r2, [r1]
 800f4f4:	613b      	str	r3, [r7, #16]
   return(result);
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d1e4      	bne.n	800f4c6 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f4fc:	e007      	b.n	800f50e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	699a      	ldr	r2, [r3, #24]
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f042 0208 	orr.w	r2, r2, #8
 800f50c:	619a      	str	r2, [r3, #24]
}
 800f50e:	bf00      	nop
 800f510:	37b0      	adds	r7, #176	@ 0xb0
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
 800f516:	bf00      	nop
 800f518:	40008000 	.word	0x40008000
 800f51c:	0800ee4d 	.word	0x0800ee4d

0800f520 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b0ae      	sub	sp, #184	@ 0xb8
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f52e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	69db      	ldr	r3, [r3, #28]
 800f538:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	689b      	ldr	r3, [r3, #8]
 800f54c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f556:	2b22      	cmp	r3, #34	@ 0x22
 800f558:	f040 8187 	bne.w	800f86a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f562:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f566:	e12a      	b.n	800f7be <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f56e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f576:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800f57a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800f57e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800f582:	4013      	ands	r3, r2
 800f584:	b29a      	uxth	r2, r3
 800f586:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f58a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f590:	1c9a      	adds	r2, r3, #2
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f59c:	b29b      	uxth	r3, r3
 800f59e:	3b01      	subs	r3, #1
 800f5a0:	b29a      	uxth	r2, r3
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	69db      	ldr	r3, [r3, #28]
 800f5ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f5b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f5b6:	f003 0307 	and.w	r3, r3, #7
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d053      	beq.n	800f666 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f5be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f5c2:	f003 0301 	and.w	r3, r3, #1
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d011      	beq.n	800f5ee <UART_RxISR_16BIT_FIFOEN+0xce>
 800f5ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d00b      	beq.n	800f5ee <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	2201      	movs	r2, #1
 800f5dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f5e4:	f043 0201 	orr.w	r2, r3, #1
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f5ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f5f2:	f003 0302 	and.w	r3, r3, #2
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d011      	beq.n	800f61e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800f5fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f5fe:	f003 0301 	and.w	r3, r3, #1
 800f602:	2b00      	cmp	r3, #0
 800f604:	d00b      	beq.n	800f61e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	2202      	movs	r2, #2
 800f60c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f614:	f043 0204 	orr.w	r2, r3, #4
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f61e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f622:	f003 0304 	and.w	r3, r3, #4
 800f626:	2b00      	cmp	r3, #0
 800f628:	d011      	beq.n	800f64e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800f62a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f62e:	f003 0301 	and.w	r3, r3, #1
 800f632:	2b00      	cmp	r3, #0
 800f634:	d00b      	beq.n	800f64e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	2204      	movs	r2, #4
 800f63c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f644:	f043 0202 	orr.w	r2, r3, #2
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f654:	2b00      	cmp	r3, #0
 800f656:	d006      	beq.n	800f666 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f658:	6878      	ldr	r0, [r7, #4]
 800f65a:	f7fe fbc3 	bl	800dde4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	2200      	movs	r2, #0
 800f662:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f66c:	b29b      	uxth	r3, r3
 800f66e:	2b00      	cmp	r3, #0
 800f670:	f040 80a5 	bne.w	800f7be <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f67a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f67c:	e853 3f00 	ldrex	r3, [r3]
 800f680:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f682:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f688:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	461a      	mov	r2, r3
 800f692:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f696:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f69a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f69c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f69e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f6a2:	e841 2300 	strex	r3, r2, [r1]
 800f6a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f6a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d1e2      	bne.n	800f674 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	3308      	adds	r3, #8
 800f6b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f6b8:	e853 3f00 	ldrex	r3, [r3]
 800f6bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f6be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f6c4:	f023 0301 	bic.w	r3, r3, #1
 800f6c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	3308      	adds	r3, #8
 800f6d2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f6d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f6d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f6dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f6de:	e841 2300 	strex	r3, r2, [r1]
 800f6e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f6e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d1e1      	bne.n	800f6ae <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2220      	movs	r2, #32
 800f6ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	4a60      	ldr	r2, [pc, #384]	@ (800f884 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800f704:	4293      	cmp	r3, r2
 800f706:	d021      	beq.n	800f74c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	685b      	ldr	r3, [r3, #4]
 800f70e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f712:	2b00      	cmp	r3, #0
 800f714:	d01a      	beq.n	800f74c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f71c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f71e:	e853 3f00 	ldrex	r3, [r3]
 800f722:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f724:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f726:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f72a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	461a      	mov	r2, r3
 800f734:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f738:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f73a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f73c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f73e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f740:	e841 2300 	strex	r3, r2, [r1]
 800f744:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f746:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d1e4      	bne.n	800f716 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f750:	2b01      	cmp	r3, #1
 800f752:	d130      	bne.n	800f7b6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2200      	movs	r2, #0
 800f758:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f762:	e853 3f00 	ldrex	r3, [r3]
 800f766:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f76a:	f023 0310 	bic.w	r3, r3, #16
 800f76e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	461a      	mov	r2, r3
 800f778:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f77c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f77e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f780:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f782:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f784:	e841 2300 	strex	r3, r2, [r1]
 800f788:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f78a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d1e4      	bne.n	800f75a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	69db      	ldr	r3, [r3, #28]
 800f796:	f003 0310 	and.w	r3, r3, #16
 800f79a:	2b10      	cmp	r3, #16
 800f79c:	d103      	bne.n	800f7a6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	2210      	movs	r2, #16
 800f7a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f7ac:	4619      	mov	r1, r3
 800f7ae:	6878      	ldr	r0, [r7, #4]
 800f7b0:	f7fe fb22 	bl	800ddf8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800f7b4:	e00e      	b.n	800f7d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f7fe fb0a 	bl	800ddd0 <HAL_UART_RxCpltCallback>
        break;
 800f7bc:	e00a      	b.n	800f7d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f7be:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d006      	beq.n	800f7d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800f7c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f7ca:	f003 0320 	and.w	r3, r3, #32
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	f47f aeca 	bne.w	800f568 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f7da:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f7de:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d049      	beq.n	800f87a <UART_RxISR_16BIT_FIFOEN+0x35a>
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f7ec:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800f7f0:	429a      	cmp	r2, r3
 800f7f2:	d242      	bcs.n	800f87a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	3308      	adds	r3, #8
 800f7fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7fe:	e853 3f00 	ldrex	r3, [r3]
 800f802:	623b      	str	r3, [r7, #32]
   return(result);
 800f804:	6a3b      	ldr	r3, [r7, #32]
 800f806:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f80a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	3308      	adds	r3, #8
 800f814:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800f818:	633a      	str	r2, [r7, #48]	@ 0x30
 800f81a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f81c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f81e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f820:	e841 2300 	strex	r3, r2, [r1]
 800f824:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d1e3      	bne.n	800f7f4 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	4a16      	ldr	r2, [pc, #88]	@ (800f888 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800f830:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f838:	693b      	ldr	r3, [r7, #16]
 800f83a:	e853 3f00 	ldrex	r3, [r3]
 800f83e:	60fb      	str	r3, [r7, #12]
   return(result);
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f043 0320 	orr.w	r3, r3, #32
 800f846:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	461a      	mov	r2, r3
 800f850:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f854:	61fb      	str	r3, [r7, #28]
 800f856:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f858:	69b9      	ldr	r1, [r7, #24]
 800f85a:	69fa      	ldr	r2, [r7, #28]
 800f85c:	e841 2300 	strex	r3, r2, [r1]
 800f860:	617b      	str	r3, [r7, #20]
   return(result);
 800f862:	697b      	ldr	r3, [r7, #20]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d1e4      	bne.n	800f832 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f868:	e007      	b.n	800f87a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	699a      	ldr	r2, [r3, #24]
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	f042 0208 	orr.w	r2, r2, #8
 800f878:	619a      	str	r2, [r3, #24]
}
 800f87a:	bf00      	nop
 800f87c:	37b8      	adds	r7, #184	@ 0xb8
 800f87e:	46bd      	mov	sp, r7
 800f880:	bd80      	pop	{r7, pc}
 800f882:	bf00      	nop
 800f884:	40008000 	.word	0x40008000
 800f888:	0800f005 	.word	0x0800f005

0800f88c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f88c:	b480      	push	{r7}
 800f88e:	b083      	sub	sp, #12
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f894:	bf00      	nop
 800f896:	370c      	adds	r7, #12
 800f898:	46bd      	mov	sp, r7
 800f89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89e:	4770      	bx	lr

0800f8a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f8a0:	b480      	push	{r7}
 800f8a2:	b083      	sub	sp, #12
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f8a8:	bf00      	nop
 800f8aa:	370c      	adds	r7, #12
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b2:	4770      	bx	lr

0800f8b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b083      	sub	sp, #12
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f8bc:	bf00      	nop
 800f8be:	370c      	adds	r7, #12
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c6:	4770      	bx	lr

0800f8c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f8c8:	b480      	push	{r7}
 800f8ca:	b085      	sub	sp, #20
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f8d6:	2b01      	cmp	r3, #1
 800f8d8:	d101      	bne.n	800f8de <HAL_UARTEx_DisableFifoMode+0x16>
 800f8da:	2302      	movs	r3, #2
 800f8dc:	e027      	b.n	800f92e <HAL_UARTEx_DisableFifoMode+0x66>
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	2201      	movs	r2, #1
 800f8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	2224      	movs	r2, #36	@ 0x24
 800f8ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	681a      	ldr	r2, [r3, #0]
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	f022 0201 	bic.w	r2, r2, #1
 800f904:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f90c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	2200      	movs	r2, #0
 800f912:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	68fa      	ldr	r2, [r7, #12]
 800f91a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2220      	movs	r2, #32
 800f920:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	2200      	movs	r2, #0
 800f928:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f92c:	2300      	movs	r3, #0
}
 800f92e:	4618      	mov	r0, r3
 800f930:	3714      	adds	r7, #20
 800f932:	46bd      	mov	sp, r7
 800f934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f938:	4770      	bx	lr

0800f93a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f93a:	b580      	push	{r7, lr}
 800f93c:	b084      	sub	sp, #16
 800f93e:	af00      	add	r7, sp, #0
 800f940:	6078      	str	r0, [r7, #4]
 800f942:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f94a:	2b01      	cmp	r3, #1
 800f94c:	d101      	bne.n	800f952 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f94e:	2302      	movs	r3, #2
 800f950:	e02d      	b.n	800f9ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	2201      	movs	r2, #1
 800f956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	2224      	movs	r2, #36	@ 0x24
 800f95e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	681a      	ldr	r2, [r3, #0]
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	f022 0201 	bic.w	r2, r2, #1
 800f978:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	689b      	ldr	r3, [r3, #8]
 800f980:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	683a      	ldr	r2, [r7, #0]
 800f98a:	430a      	orrs	r2, r1
 800f98c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f98e:	6878      	ldr	r0, [r7, #4]
 800f990:	f000 f850 	bl	800fa34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	68fa      	ldr	r2, [r7, #12]
 800f99a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	2220      	movs	r2, #32
 800f9a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f9ac:	2300      	movs	r3, #0
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	3710      	adds	r7, #16
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bd80      	pop	{r7, pc}

0800f9b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f9b6:	b580      	push	{r7, lr}
 800f9b8:	b084      	sub	sp, #16
 800f9ba:	af00      	add	r7, sp, #0
 800f9bc:	6078      	str	r0, [r7, #4]
 800f9be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f9c6:	2b01      	cmp	r3, #1
 800f9c8:	d101      	bne.n	800f9ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f9ca:	2302      	movs	r3, #2
 800f9cc:	e02d      	b.n	800fa2a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	2201      	movs	r2, #1
 800f9d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	2224      	movs	r2, #36	@ 0x24
 800f9da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	681a      	ldr	r2, [r3, #0]
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	f022 0201 	bic.w	r2, r2, #1
 800f9f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	689b      	ldr	r3, [r3, #8]
 800f9fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	683a      	ldr	r2, [r7, #0]
 800fa06:	430a      	orrs	r2, r1
 800fa08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fa0a:	6878      	ldr	r0, [r7, #4]
 800fa0c:	f000 f812 	bl	800fa34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	68fa      	ldr	r2, [r7, #12]
 800fa16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2220      	movs	r2, #32
 800fa1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	2200      	movs	r2, #0
 800fa24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa28:	2300      	movs	r3, #0
}
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	3710      	adds	r7, #16
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd80      	pop	{r7, pc}
	...

0800fa34 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fa34:	b480      	push	{r7}
 800fa36:	b085      	sub	sp, #20
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d108      	bne.n	800fa56 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	2201      	movs	r2, #1
 800fa48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2201      	movs	r2, #1
 800fa50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fa54:	e031      	b.n	800faba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fa56:	2308      	movs	r3, #8
 800fa58:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fa5a:	2308      	movs	r3, #8
 800fa5c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	689b      	ldr	r3, [r3, #8]
 800fa64:	0e5b      	lsrs	r3, r3, #25
 800fa66:	b2db      	uxtb	r3, r3
 800fa68:	f003 0307 	and.w	r3, r3, #7
 800fa6c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	689b      	ldr	r3, [r3, #8]
 800fa74:	0f5b      	lsrs	r3, r3, #29
 800fa76:	b2db      	uxtb	r3, r3
 800fa78:	f003 0307 	and.w	r3, r3, #7
 800fa7c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fa7e:	7bbb      	ldrb	r3, [r7, #14]
 800fa80:	7b3a      	ldrb	r2, [r7, #12]
 800fa82:	4911      	ldr	r1, [pc, #68]	@ (800fac8 <UARTEx_SetNbDataToProcess+0x94>)
 800fa84:	5c8a      	ldrb	r2, [r1, r2]
 800fa86:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fa8a:	7b3a      	ldrb	r2, [r7, #12]
 800fa8c:	490f      	ldr	r1, [pc, #60]	@ (800facc <UARTEx_SetNbDataToProcess+0x98>)
 800fa8e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fa90:	fb93 f3f2 	sdiv	r3, r3, r2
 800fa94:	b29a      	uxth	r2, r3
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fa9c:	7bfb      	ldrb	r3, [r7, #15]
 800fa9e:	7b7a      	ldrb	r2, [r7, #13]
 800faa0:	4909      	ldr	r1, [pc, #36]	@ (800fac8 <UARTEx_SetNbDataToProcess+0x94>)
 800faa2:	5c8a      	ldrb	r2, [r1, r2]
 800faa4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800faa8:	7b7a      	ldrb	r2, [r7, #13]
 800faaa:	4908      	ldr	r1, [pc, #32]	@ (800facc <UARTEx_SetNbDataToProcess+0x98>)
 800faac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800faae:	fb93 f3f2 	sdiv	r3, r3, r2
 800fab2:	b29a      	uxth	r2, r3
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800faba:	bf00      	nop
 800fabc:	3714      	adds	r7, #20
 800fabe:	46bd      	mov	sp, r7
 800fac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac4:	4770      	bx	lr
 800fac6:	bf00      	nop
 800fac8:	08014794 	.word	0x08014794
 800facc:	0801479c 	.word	0x0801479c

0800fad0 <__cvt>:
 800fad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fad4:	ec57 6b10 	vmov	r6, r7, d0
 800fad8:	2f00      	cmp	r7, #0
 800fada:	460c      	mov	r4, r1
 800fadc:	4619      	mov	r1, r3
 800fade:	463b      	mov	r3, r7
 800fae0:	bfbb      	ittet	lt
 800fae2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fae6:	461f      	movlt	r7, r3
 800fae8:	2300      	movge	r3, #0
 800faea:	232d      	movlt	r3, #45	@ 0x2d
 800faec:	700b      	strb	r3, [r1, #0]
 800faee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800faf0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800faf4:	4691      	mov	r9, r2
 800faf6:	f023 0820 	bic.w	r8, r3, #32
 800fafa:	bfbc      	itt	lt
 800fafc:	4632      	movlt	r2, r6
 800fafe:	4616      	movlt	r6, r2
 800fb00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fb04:	d005      	beq.n	800fb12 <__cvt+0x42>
 800fb06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fb0a:	d100      	bne.n	800fb0e <__cvt+0x3e>
 800fb0c:	3401      	adds	r4, #1
 800fb0e:	2102      	movs	r1, #2
 800fb10:	e000      	b.n	800fb14 <__cvt+0x44>
 800fb12:	2103      	movs	r1, #3
 800fb14:	ab03      	add	r3, sp, #12
 800fb16:	9301      	str	r3, [sp, #4]
 800fb18:	ab02      	add	r3, sp, #8
 800fb1a:	9300      	str	r3, [sp, #0]
 800fb1c:	ec47 6b10 	vmov	d0, r6, r7
 800fb20:	4653      	mov	r3, sl
 800fb22:	4622      	mov	r2, r4
 800fb24:	f001 f8b4 	bl	8010c90 <_dtoa_r>
 800fb28:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fb2c:	4605      	mov	r5, r0
 800fb2e:	d119      	bne.n	800fb64 <__cvt+0x94>
 800fb30:	f019 0f01 	tst.w	r9, #1
 800fb34:	d00e      	beq.n	800fb54 <__cvt+0x84>
 800fb36:	eb00 0904 	add.w	r9, r0, r4
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	4630      	mov	r0, r6
 800fb40:	4639      	mov	r1, r7
 800fb42:	f7f0 ffe9 	bl	8000b18 <__aeabi_dcmpeq>
 800fb46:	b108      	cbz	r0, 800fb4c <__cvt+0x7c>
 800fb48:	f8cd 900c 	str.w	r9, [sp, #12]
 800fb4c:	2230      	movs	r2, #48	@ 0x30
 800fb4e:	9b03      	ldr	r3, [sp, #12]
 800fb50:	454b      	cmp	r3, r9
 800fb52:	d31e      	bcc.n	800fb92 <__cvt+0xc2>
 800fb54:	9b03      	ldr	r3, [sp, #12]
 800fb56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb58:	1b5b      	subs	r3, r3, r5
 800fb5a:	4628      	mov	r0, r5
 800fb5c:	6013      	str	r3, [r2, #0]
 800fb5e:	b004      	add	sp, #16
 800fb60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fb68:	eb00 0904 	add.w	r9, r0, r4
 800fb6c:	d1e5      	bne.n	800fb3a <__cvt+0x6a>
 800fb6e:	7803      	ldrb	r3, [r0, #0]
 800fb70:	2b30      	cmp	r3, #48	@ 0x30
 800fb72:	d10a      	bne.n	800fb8a <__cvt+0xba>
 800fb74:	2200      	movs	r2, #0
 800fb76:	2300      	movs	r3, #0
 800fb78:	4630      	mov	r0, r6
 800fb7a:	4639      	mov	r1, r7
 800fb7c:	f7f0 ffcc 	bl	8000b18 <__aeabi_dcmpeq>
 800fb80:	b918      	cbnz	r0, 800fb8a <__cvt+0xba>
 800fb82:	f1c4 0401 	rsb	r4, r4, #1
 800fb86:	f8ca 4000 	str.w	r4, [sl]
 800fb8a:	f8da 3000 	ldr.w	r3, [sl]
 800fb8e:	4499      	add	r9, r3
 800fb90:	e7d3      	b.n	800fb3a <__cvt+0x6a>
 800fb92:	1c59      	adds	r1, r3, #1
 800fb94:	9103      	str	r1, [sp, #12]
 800fb96:	701a      	strb	r2, [r3, #0]
 800fb98:	e7d9      	b.n	800fb4e <__cvt+0x7e>

0800fb9a <__exponent>:
 800fb9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb9c:	2900      	cmp	r1, #0
 800fb9e:	bfba      	itte	lt
 800fba0:	4249      	neglt	r1, r1
 800fba2:	232d      	movlt	r3, #45	@ 0x2d
 800fba4:	232b      	movge	r3, #43	@ 0x2b
 800fba6:	2909      	cmp	r1, #9
 800fba8:	7002      	strb	r2, [r0, #0]
 800fbaa:	7043      	strb	r3, [r0, #1]
 800fbac:	dd29      	ble.n	800fc02 <__exponent+0x68>
 800fbae:	f10d 0307 	add.w	r3, sp, #7
 800fbb2:	461d      	mov	r5, r3
 800fbb4:	270a      	movs	r7, #10
 800fbb6:	461a      	mov	r2, r3
 800fbb8:	fbb1 f6f7 	udiv	r6, r1, r7
 800fbbc:	fb07 1416 	mls	r4, r7, r6, r1
 800fbc0:	3430      	adds	r4, #48	@ 0x30
 800fbc2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fbc6:	460c      	mov	r4, r1
 800fbc8:	2c63      	cmp	r4, #99	@ 0x63
 800fbca:	f103 33ff 	add.w	r3, r3, #4294967295
 800fbce:	4631      	mov	r1, r6
 800fbd0:	dcf1      	bgt.n	800fbb6 <__exponent+0x1c>
 800fbd2:	3130      	adds	r1, #48	@ 0x30
 800fbd4:	1e94      	subs	r4, r2, #2
 800fbd6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fbda:	1c41      	adds	r1, r0, #1
 800fbdc:	4623      	mov	r3, r4
 800fbde:	42ab      	cmp	r3, r5
 800fbe0:	d30a      	bcc.n	800fbf8 <__exponent+0x5e>
 800fbe2:	f10d 0309 	add.w	r3, sp, #9
 800fbe6:	1a9b      	subs	r3, r3, r2
 800fbe8:	42ac      	cmp	r4, r5
 800fbea:	bf88      	it	hi
 800fbec:	2300      	movhi	r3, #0
 800fbee:	3302      	adds	r3, #2
 800fbf0:	4403      	add	r3, r0
 800fbf2:	1a18      	subs	r0, r3, r0
 800fbf4:	b003      	add	sp, #12
 800fbf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbf8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fbfc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fc00:	e7ed      	b.n	800fbde <__exponent+0x44>
 800fc02:	2330      	movs	r3, #48	@ 0x30
 800fc04:	3130      	adds	r1, #48	@ 0x30
 800fc06:	7083      	strb	r3, [r0, #2]
 800fc08:	70c1      	strb	r1, [r0, #3]
 800fc0a:	1d03      	adds	r3, r0, #4
 800fc0c:	e7f1      	b.n	800fbf2 <__exponent+0x58>
	...

0800fc10 <_printf_float>:
 800fc10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc14:	b08d      	sub	sp, #52	@ 0x34
 800fc16:	460c      	mov	r4, r1
 800fc18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fc1c:	4616      	mov	r6, r2
 800fc1e:	461f      	mov	r7, r3
 800fc20:	4605      	mov	r5, r0
 800fc22:	f000 ff1f 	bl	8010a64 <_localeconv_r>
 800fc26:	6803      	ldr	r3, [r0, #0]
 800fc28:	9304      	str	r3, [sp, #16]
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	f7f0 fb48 	bl	80002c0 <strlen>
 800fc30:	2300      	movs	r3, #0
 800fc32:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc34:	f8d8 3000 	ldr.w	r3, [r8]
 800fc38:	9005      	str	r0, [sp, #20]
 800fc3a:	3307      	adds	r3, #7
 800fc3c:	f023 0307 	bic.w	r3, r3, #7
 800fc40:	f103 0208 	add.w	r2, r3, #8
 800fc44:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fc48:	f8d4 b000 	ldr.w	fp, [r4]
 800fc4c:	f8c8 2000 	str.w	r2, [r8]
 800fc50:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fc54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fc58:	9307      	str	r3, [sp, #28]
 800fc5a:	f8cd 8018 	str.w	r8, [sp, #24]
 800fc5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fc62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc66:	4b9c      	ldr	r3, [pc, #624]	@ (800fed8 <_printf_float+0x2c8>)
 800fc68:	f04f 32ff 	mov.w	r2, #4294967295
 800fc6c:	f7f0 ff86 	bl	8000b7c <__aeabi_dcmpun>
 800fc70:	bb70      	cbnz	r0, 800fcd0 <_printf_float+0xc0>
 800fc72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc76:	4b98      	ldr	r3, [pc, #608]	@ (800fed8 <_printf_float+0x2c8>)
 800fc78:	f04f 32ff 	mov.w	r2, #4294967295
 800fc7c:	f7f0 ff60 	bl	8000b40 <__aeabi_dcmple>
 800fc80:	bb30      	cbnz	r0, 800fcd0 <_printf_float+0xc0>
 800fc82:	2200      	movs	r2, #0
 800fc84:	2300      	movs	r3, #0
 800fc86:	4640      	mov	r0, r8
 800fc88:	4649      	mov	r1, r9
 800fc8a:	f7f0 ff4f 	bl	8000b2c <__aeabi_dcmplt>
 800fc8e:	b110      	cbz	r0, 800fc96 <_printf_float+0x86>
 800fc90:	232d      	movs	r3, #45	@ 0x2d
 800fc92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fc96:	4a91      	ldr	r2, [pc, #580]	@ (800fedc <_printf_float+0x2cc>)
 800fc98:	4b91      	ldr	r3, [pc, #580]	@ (800fee0 <_printf_float+0x2d0>)
 800fc9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fc9e:	bf8c      	ite	hi
 800fca0:	4690      	movhi	r8, r2
 800fca2:	4698      	movls	r8, r3
 800fca4:	2303      	movs	r3, #3
 800fca6:	6123      	str	r3, [r4, #16]
 800fca8:	f02b 0304 	bic.w	r3, fp, #4
 800fcac:	6023      	str	r3, [r4, #0]
 800fcae:	f04f 0900 	mov.w	r9, #0
 800fcb2:	9700      	str	r7, [sp, #0]
 800fcb4:	4633      	mov	r3, r6
 800fcb6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fcb8:	4621      	mov	r1, r4
 800fcba:	4628      	mov	r0, r5
 800fcbc:	f000 f9d2 	bl	8010064 <_printf_common>
 800fcc0:	3001      	adds	r0, #1
 800fcc2:	f040 808d 	bne.w	800fde0 <_printf_float+0x1d0>
 800fcc6:	f04f 30ff 	mov.w	r0, #4294967295
 800fcca:	b00d      	add	sp, #52	@ 0x34
 800fccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcd0:	4642      	mov	r2, r8
 800fcd2:	464b      	mov	r3, r9
 800fcd4:	4640      	mov	r0, r8
 800fcd6:	4649      	mov	r1, r9
 800fcd8:	f7f0 ff50 	bl	8000b7c <__aeabi_dcmpun>
 800fcdc:	b140      	cbz	r0, 800fcf0 <_printf_float+0xe0>
 800fcde:	464b      	mov	r3, r9
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	bfbc      	itt	lt
 800fce4:	232d      	movlt	r3, #45	@ 0x2d
 800fce6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fcea:	4a7e      	ldr	r2, [pc, #504]	@ (800fee4 <_printf_float+0x2d4>)
 800fcec:	4b7e      	ldr	r3, [pc, #504]	@ (800fee8 <_printf_float+0x2d8>)
 800fcee:	e7d4      	b.n	800fc9a <_printf_float+0x8a>
 800fcf0:	6863      	ldr	r3, [r4, #4]
 800fcf2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fcf6:	9206      	str	r2, [sp, #24]
 800fcf8:	1c5a      	adds	r2, r3, #1
 800fcfa:	d13b      	bne.n	800fd74 <_printf_float+0x164>
 800fcfc:	2306      	movs	r3, #6
 800fcfe:	6063      	str	r3, [r4, #4]
 800fd00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fd04:	2300      	movs	r3, #0
 800fd06:	6022      	str	r2, [r4, #0]
 800fd08:	9303      	str	r3, [sp, #12]
 800fd0a:	ab0a      	add	r3, sp, #40	@ 0x28
 800fd0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fd10:	ab09      	add	r3, sp, #36	@ 0x24
 800fd12:	9300      	str	r3, [sp, #0]
 800fd14:	6861      	ldr	r1, [r4, #4]
 800fd16:	ec49 8b10 	vmov	d0, r8, r9
 800fd1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fd1e:	4628      	mov	r0, r5
 800fd20:	f7ff fed6 	bl	800fad0 <__cvt>
 800fd24:	9b06      	ldr	r3, [sp, #24]
 800fd26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fd28:	2b47      	cmp	r3, #71	@ 0x47
 800fd2a:	4680      	mov	r8, r0
 800fd2c:	d129      	bne.n	800fd82 <_printf_float+0x172>
 800fd2e:	1cc8      	adds	r0, r1, #3
 800fd30:	db02      	blt.n	800fd38 <_printf_float+0x128>
 800fd32:	6863      	ldr	r3, [r4, #4]
 800fd34:	4299      	cmp	r1, r3
 800fd36:	dd41      	ble.n	800fdbc <_printf_float+0x1ac>
 800fd38:	f1aa 0a02 	sub.w	sl, sl, #2
 800fd3c:	fa5f fa8a 	uxtb.w	sl, sl
 800fd40:	3901      	subs	r1, #1
 800fd42:	4652      	mov	r2, sl
 800fd44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fd48:	9109      	str	r1, [sp, #36]	@ 0x24
 800fd4a:	f7ff ff26 	bl	800fb9a <__exponent>
 800fd4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fd50:	1813      	adds	r3, r2, r0
 800fd52:	2a01      	cmp	r2, #1
 800fd54:	4681      	mov	r9, r0
 800fd56:	6123      	str	r3, [r4, #16]
 800fd58:	dc02      	bgt.n	800fd60 <_printf_float+0x150>
 800fd5a:	6822      	ldr	r2, [r4, #0]
 800fd5c:	07d2      	lsls	r2, r2, #31
 800fd5e:	d501      	bpl.n	800fd64 <_printf_float+0x154>
 800fd60:	3301      	adds	r3, #1
 800fd62:	6123      	str	r3, [r4, #16]
 800fd64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d0a2      	beq.n	800fcb2 <_printf_float+0xa2>
 800fd6c:	232d      	movs	r3, #45	@ 0x2d
 800fd6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd72:	e79e      	b.n	800fcb2 <_printf_float+0xa2>
 800fd74:	9a06      	ldr	r2, [sp, #24]
 800fd76:	2a47      	cmp	r2, #71	@ 0x47
 800fd78:	d1c2      	bne.n	800fd00 <_printf_float+0xf0>
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d1c0      	bne.n	800fd00 <_printf_float+0xf0>
 800fd7e:	2301      	movs	r3, #1
 800fd80:	e7bd      	b.n	800fcfe <_printf_float+0xee>
 800fd82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fd86:	d9db      	bls.n	800fd40 <_printf_float+0x130>
 800fd88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fd8c:	d118      	bne.n	800fdc0 <_printf_float+0x1b0>
 800fd8e:	2900      	cmp	r1, #0
 800fd90:	6863      	ldr	r3, [r4, #4]
 800fd92:	dd0b      	ble.n	800fdac <_printf_float+0x19c>
 800fd94:	6121      	str	r1, [r4, #16]
 800fd96:	b913      	cbnz	r3, 800fd9e <_printf_float+0x18e>
 800fd98:	6822      	ldr	r2, [r4, #0]
 800fd9a:	07d0      	lsls	r0, r2, #31
 800fd9c:	d502      	bpl.n	800fda4 <_printf_float+0x194>
 800fd9e:	3301      	adds	r3, #1
 800fda0:	440b      	add	r3, r1
 800fda2:	6123      	str	r3, [r4, #16]
 800fda4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fda6:	f04f 0900 	mov.w	r9, #0
 800fdaa:	e7db      	b.n	800fd64 <_printf_float+0x154>
 800fdac:	b913      	cbnz	r3, 800fdb4 <_printf_float+0x1a4>
 800fdae:	6822      	ldr	r2, [r4, #0]
 800fdb0:	07d2      	lsls	r2, r2, #31
 800fdb2:	d501      	bpl.n	800fdb8 <_printf_float+0x1a8>
 800fdb4:	3302      	adds	r3, #2
 800fdb6:	e7f4      	b.n	800fda2 <_printf_float+0x192>
 800fdb8:	2301      	movs	r3, #1
 800fdba:	e7f2      	b.n	800fda2 <_printf_float+0x192>
 800fdbc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fdc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fdc2:	4299      	cmp	r1, r3
 800fdc4:	db05      	blt.n	800fdd2 <_printf_float+0x1c2>
 800fdc6:	6823      	ldr	r3, [r4, #0]
 800fdc8:	6121      	str	r1, [r4, #16]
 800fdca:	07d8      	lsls	r0, r3, #31
 800fdcc:	d5ea      	bpl.n	800fda4 <_printf_float+0x194>
 800fdce:	1c4b      	adds	r3, r1, #1
 800fdd0:	e7e7      	b.n	800fda2 <_printf_float+0x192>
 800fdd2:	2900      	cmp	r1, #0
 800fdd4:	bfd4      	ite	le
 800fdd6:	f1c1 0202 	rsble	r2, r1, #2
 800fdda:	2201      	movgt	r2, #1
 800fddc:	4413      	add	r3, r2
 800fdde:	e7e0      	b.n	800fda2 <_printf_float+0x192>
 800fde0:	6823      	ldr	r3, [r4, #0]
 800fde2:	055a      	lsls	r2, r3, #21
 800fde4:	d407      	bmi.n	800fdf6 <_printf_float+0x1e6>
 800fde6:	6923      	ldr	r3, [r4, #16]
 800fde8:	4642      	mov	r2, r8
 800fdea:	4631      	mov	r1, r6
 800fdec:	4628      	mov	r0, r5
 800fdee:	47b8      	blx	r7
 800fdf0:	3001      	adds	r0, #1
 800fdf2:	d12b      	bne.n	800fe4c <_printf_float+0x23c>
 800fdf4:	e767      	b.n	800fcc6 <_printf_float+0xb6>
 800fdf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fdfa:	f240 80dd 	bls.w	800ffb8 <_printf_float+0x3a8>
 800fdfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fe02:	2200      	movs	r2, #0
 800fe04:	2300      	movs	r3, #0
 800fe06:	f7f0 fe87 	bl	8000b18 <__aeabi_dcmpeq>
 800fe0a:	2800      	cmp	r0, #0
 800fe0c:	d033      	beq.n	800fe76 <_printf_float+0x266>
 800fe0e:	4a37      	ldr	r2, [pc, #220]	@ (800feec <_printf_float+0x2dc>)
 800fe10:	2301      	movs	r3, #1
 800fe12:	4631      	mov	r1, r6
 800fe14:	4628      	mov	r0, r5
 800fe16:	47b8      	blx	r7
 800fe18:	3001      	adds	r0, #1
 800fe1a:	f43f af54 	beq.w	800fcc6 <_printf_float+0xb6>
 800fe1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fe22:	4543      	cmp	r3, r8
 800fe24:	db02      	blt.n	800fe2c <_printf_float+0x21c>
 800fe26:	6823      	ldr	r3, [r4, #0]
 800fe28:	07d8      	lsls	r0, r3, #31
 800fe2a:	d50f      	bpl.n	800fe4c <_printf_float+0x23c>
 800fe2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe30:	4631      	mov	r1, r6
 800fe32:	4628      	mov	r0, r5
 800fe34:	47b8      	blx	r7
 800fe36:	3001      	adds	r0, #1
 800fe38:	f43f af45 	beq.w	800fcc6 <_printf_float+0xb6>
 800fe3c:	f04f 0900 	mov.w	r9, #0
 800fe40:	f108 38ff 	add.w	r8, r8, #4294967295
 800fe44:	f104 0a1a 	add.w	sl, r4, #26
 800fe48:	45c8      	cmp	r8, r9
 800fe4a:	dc09      	bgt.n	800fe60 <_printf_float+0x250>
 800fe4c:	6823      	ldr	r3, [r4, #0]
 800fe4e:	079b      	lsls	r3, r3, #30
 800fe50:	f100 8103 	bmi.w	801005a <_printf_float+0x44a>
 800fe54:	68e0      	ldr	r0, [r4, #12]
 800fe56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe58:	4298      	cmp	r0, r3
 800fe5a:	bfb8      	it	lt
 800fe5c:	4618      	movlt	r0, r3
 800fe5e:	e734      	b.n	800fcca <_printf_float+0xba>
 800fe60:	2301      	movs	r3, #1
 800fe62:	4652      	mov	r2, sl
 800fe64:	4631      	mov	r1, r6
 800fe66:	4628      	mov	r0, r5
 800fe68:	47b8      	blx	r7
 800fe6a:	3001      	adds	r0, #1
 800fe6c:	f43f af2b 	beq.w	800fcc6 <_printf_float+0xb6>
 800fe70:	f109 0901 	add.w	r9, r9, #1
 800fe74:	e7e8      	b.n	800fe48 <_printf_float+0x238>
 800fe76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	dc39      	bgt.n	800fef0 <_printf_float+0x2e0>
 800fe7c:	4a1b      	ldr	r2, [pc, #108]	@ (800feec <_printf_float+0x2dc>)
 800fe7e:	2301      	movs	r3, #1
 800fe80:	4631      	mov	r1, r6
 800fe82:	4628      	mov	r0, r5
 800fe84:	47b8      	blx	r7
 800fe86:	3001      	adds	r0, #1
 800fe88:	f43f af1d 	beq.w	800fcc6 <_printf_float+0xb6>
 800fe8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fe90:	ea59 0303 	orrs.w	r3, r9, r3
 800fe94:	d102      	bne.n	800fe9c <_printf_float+0x28c>
 800fe96:	6823      	ldr	r3, [r4, #0]
 800fe98:	07d9      	lsls	r1, r3, #31
 800fe9a:	d5d7      	bpl.n	800fe4c <_printf_float+0x23c>
 800fe9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fea0:	4631      	mov	r1, r6
 800fea2:	4628      	mov	r0, r5
 800fea4:	47b8      	blx	r7
 800fea6:	3001      	adds	r0, #1
 800fea8:	f43f af0d 	beq.w	800fcc6 <_printf_float+0xb6>
 800feac:	f04f 0a00 	mov.w	sl, #0
 800feb0:	f104 0b1a 	add.w	fp, r4, #26
 800feb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feb6:	425b      	negs	r3, r3
 800feb8:	4553      	cmp	r3, sl
 800feba:	dc01      	bgt.n	800fec0 <_printf_float+0x2b0>
 800febc:	464b      	mov	r3, r9
 800febe:	e793      	b.n	800fde8 <_printf_float+0x1d8>
 800fec0:	2301      	movs	r3, #1
 800fec2:	465a      	mov	r2, fp
 800fec4:	4631      	mov	r1, r6
 800fec6:	4628      	mov	r0, r5
 800fec8:	47b8      	blx	r7
 800feca:	3001      	adds	r0, #1
 800fecc:	f43f aefb 	beq.w	800fcc6 <_printf_float+0xb6>
 800fed0:	f10a 0a01 	add.w	sl, sl, #1
 800fed4:	e7ee      	b.n	800feb4 <_printf_float+0x2a4>
 800fed6:	bf00      	nop
 800fed8:	7fefffff 	.word	0x7fefffff
 800fedc:	080147a8 	.word	0x080147a8
 800fee0:	080147a4 	.word	0x080147a4
 800fee4:	080147b0 	.word	0x080147b0
 800fee8:	080147ac 	.word	0x080147ac
 800feec:	080147b4 	.word	0x080147b4
 800fef0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fef2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fef6:	4553      	cmp	r3, sl
 800fef8:	bfa8      	it	ge
 800fefa:	4653      	movge	r3, sl
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	4699      	mov	r9, r3
 800ff00:	dc36      	bgt.n	800ff70 <_printf_float+0x360>
 800ff02:	f04f 0b00 	mov.w	fp, #0
 800ff06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ff0a:	f104 021a 	add.w	r2, r4, #26
 800ff0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ff10:	9306      	str	r3, [sp, #24]
 800ff12:	eba3 0309 	sub.w	r3, r3, r9
 800ff16:	455b      	cmp	r3, fp
 800ff18:	dc31      	bgt.n	800ff7e <_printf_float+0x36e>
 800ff1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff1c:	459a      	cmp	sl, r3
 800ff1e:	dc3a      	bgt.n	800ff96 <_printf_float+0x386>
 800ff20:	6823      	ldr	r3, [r4, #0]
 800ff22:	07da      	lsls	r2, r3, #31
 800ff24:	d437      	bmi.n	800ff96 <_printf_float+0x386>
 800ff26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff28:	ebaa 0903 	sub.w	r9, sl, r3
 800ff2c:	9b06      	ldr	r3, [sp, #24]
 800ff2e:	ebaa 0303 	sub.w	r3, sl, r3
 800ff32:	4599      	cmp	r9, r3
 800ff34:	bfa8      	it	ge
 800ff36:	4699      	movge	r9, r3
 800ff38:	f1b9 0f00 	cmp.w	r9, #0
 800ff3c:	dc33      	bgt.n	800ffa6 <_printf_float+0x396>
 800ff3e:	f04f 0800 	mov.w	r8, #0
 800ff42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ff46:	f104 0b1a 	add.w	fp, r4, #26
 800ff4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff4c:	ebaa 0303 	sub.w	r3, sl, r3
 800ff50:	eba3 0309 	sub.w	r3, r3, r9
 800ff54:	4543      	cmp	r3, r8
 800ff56:	f77f af79 	ble.w	800fe4c <_printf_float+0x23c>
 800ff5a:	2301      	movs	r3, #1
 800ff5c:	465a      	mov	r2, fp
 800ff5e:	4631      	mov	r1, r6
 800ff60:	4628      	mov	r0, r5
 800ff62:	47b8      	blx	r7
 800ff64:	3001      	adds	r0, #1
 800ff66:	f43f aeae 	beq.w	800fcc6 <_printf_float+0xb6>
 800ff6a:	f108 0801 	add.w	r8, r8, #1
 800ff6e:	e7ec      	b.n	800ff4a <_printf_float+0x33a>
 800ff70:	4642      	mov	r2, r8
 800ff72:	4631      	mov	r1, r6
 800ff74:	4628      	mov	r0, r5
 800ff76:	47b8      	blx	r7
 800ff78:	3001      	adds	r0, #1
 800ff7a:	d1c2      	bne.n	800ff02 <_printf_float+0x2f2>
 800ff7c:	e6a3      	b.n	800fcc6 <_printf_float+0xb6>
 800ff7e:	2301      	movs	r3, #1
 800ff80:	4631      	mov	r1, r6
 800ff82:	4628      	mov	r0, r5
 800ff84:	9206      	str	r2, [sp, #24]
 800ff86:	47b8      	blx	r7
 800ff88:	3001      	adds	r0, #1
 800ff8a:	f43f ae9c 	beq.w	800fcc6 <_printf_float+0xb6>
 800ff8e:	9a06      	ldr	r2, [sp, #24]
 800ff90:	f10b 0b01 	add.w	fp, fp, #1
 800ff94:	e7bb      	b.n	800ff0e <_printf_float+0x2fe>
 800ff96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff9a:	4631      	mov	r1, r6
 800ff9c:	4628      	mov	r0, r5
 800ff9e:	47b8      	blx	r7
 800ffa0:	3001      	adds	r0, #1
 800ffa2:	d1c0      	bne.n	800ff26 <_printf_float+0x316>
 800ffa4:	e68f      	b.n	800fcc6 <_printf_float+0xb6>
 800ffa6:	9a06      	ldr	r2, [sp, #24]
 800ffa8:	464b      	mov	r3, r9
 800ffaa:	4442      	add	r2, r8
 800ffac:	4631      	mov	r1, r6
 800ffae:	4628      	mov	r0, r5
 800ffb0:	47b8      	blx	r7
 800ffb2:	3001      	adds	r0, #1
 800ffb4:	d1c3      	bne.n	800ff3e <_printf_float+0x32e>
 800ffb6:	e686      	b.n	800fcc6 <_printf_float+0xb6>
 800ffb8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ffbc:	f1ba 0f01 	cmp.w	sl, #1
 800ffc0:	dc01      	bgt.n	800ffc6 <_printf_float+0x3b6>
 800ffc2:	07db      	lsls	r3, r3, #31
 800ffc4:	d536      	bpl.n	8010034 <_printf_float+0x424>
 800ffc6:	2301      	movs	r3, #1
 800ffc8:	4642      	mov	r2, r8
 800ffca:	4631      	mov	r1, r6
 800ffcc:	4628      	mov	r0, r5
 800ffce:	47b8      	blx	r7
 800ffd0:	3001      	adds	r0, #1
 800ffd2:	f43f ae78 	beq.w	800fcc6 <_printf_float+0xb6>
 800ffd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ffda:	4631      	mov	r1, r6
 800ffdc:	4628      	mov	r0, r5
 800ffde:	47b8      	blx	r7
 800ffe0:	3001      	adds	r0, #1
 800ffe2:	f43f ae70 	beq.w	800fcc6 <_printf_float+0xb6>
 800ffe6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ffea:	2200      	movs	r2, #0
 800ffec:	2300      	movs	r3, #0
 800ffee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fff2:	f7f0 fd91 	bl	8000b18 <__aeabi_dcmpeq>
 800fff6:	b9c0      	cbnz	r0, 801002a <_printf_float+0x41a>
 800fff8:	4653      	mov	r3, sl
 800fffa:	f108 0201 	add.w	r2, r8, #1
 800fffe:	4631      	mov	r1, r6
 8010000:	4628      	mov	r0, r5
 8010002:	47b8      	blx	r7
 8010004:	3001      	adds	r0, #1
 8010006:	d10c      	bne.n	8010022 <_printf_float+0x412>
 8010008:	e65d      	b.n	800fcc6 <_printf_float+0xb6>
 801000a:	2301      	movs	r3, #1
 801000c:	465a      	mov	r2, fp
 801000e:	4631      	mov	r1, r6
 8010010:	4628      	mov	r0, r5
 8010012:	47b8      	blx	r7
 8010014:	3001      	adds	r0, #1
 8010016:	f43f ae56 	beq.w	800fcc6 <_printf_float+0xb6>
 801001a:	f108 0801 	add.w	r8, r8, #1
 801001e:	45d0      	cmp	r8, sl
 8010020:	dbf3      	blt.n	801000a <_printf_float+0x3fa>
 8010022:	464b      	mov	r3, r9
 8010024:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010028:	e6df      	b.n	800fdea <_printf_float+0x1da>
 801002a:	f04f 0800 	mov.w	r8, #0
 801002e:	f104 0b1a 	add.w	fp, r4, #26
 8010032:	e7f4      	b.n	801001e <_printf_float+0x40e>
 8010034:	2301      	movs	r3, #1
 8010036:	4642      	mov	r2, r8
 8010038:	e7e1      	b.n	800fffe <_printf_float+0x3ee>
 801003a:	2301      	movs	r3, #1
 801003c:	464a      	mov	r2, r9
 801003e:	4631      	mov	r1, r6
 8010040:	4628      	mov	r0, r5
 8010042:	47b8      	blx	r7
 8010044:	3001      	adds	r0, #1
 8010046:	f43f ae3e 	beq.w	800fcc6 <_printf_float+0xb6>
 801004a:	f108 0801 	add.w	r8, r8, #1
 801004e:	68e3      	ldr	r3, [r4, #12]
 8010050:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010052:	1a5b      	subs	r3, r3, r1
 8010054:	4543      	cmp	r3, r8
 8010056:	dcf0      	bgt.n	801003a <_printf_float+0x42a>
 8010058:	e6fc      	b.n	800fe54 <_printf_float+0x244>
 801005a:	f04f 0800 	mov.w	r8, #0
 801005e:	f104 0919 	add.w	r9, r4, #25
 8010062:	e7f4      	b.n	801004e <_printf_float+0x43e>

08010064 <_printf_common>:
 8010064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010068:	4616      	mov	r6, r2
 801006a:	4698      	mov	r8, r3
 801006c:	688a      	ldr	r2, [r1, #8]
 801006e:	690b      	ldr	r3, [r1, #16]
 8010070:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010074:	4293      	cmp	r3, r2
 8010076:	bfb8      	it	lt
 8010078:	4613      	movlt	r3, r2
 801007a:	6033      	str	r3, [r6, #0]
 801007c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010080:	4607      	mov	r7, r0
 8010082:	460c      	mov	r4, r1
 8010084:	b10a      	cbz	r2, 801008a <_printf_common+0x26>
 8010086:	3301      	adds	r3, #1
 8010088:	6033      	str	r3, [r6, #0]
 801008a:	6823      	ldr	r3, [r4, #0]
 801008c:	0699      	lsls	r1, r3, #26
 801008e:	bf42      	ittt	mi
 8010090:	6833      	ldrmi	r3, [r6, #0]
 8010092:	3302      	addmi	r3, #2
 8010094:	6033      	strmi	r3, [r6, #0]
 8010096:	6825      	ldr	r5, [r4, #0]
 8010098:	f015 0506 	ands.w	r5, r5, #6
 801009c:	d106      	bne.n	80100ac <_printf_common+0x48>
 801009e:	f104 0a19 	add.w	sl, r4, #25
 80100a2:	68e3      	ldr	r3, [r4, #12]
 80100a4:	6832      	ldr	r2, [r6, #0]
 80100a6:	1a9b      	subs	r3, r3, r2
 80100a8:	42ab      	cmp	r3, r5
 80100aa:	dc26      	bgt.n	80100fa <_printf_common+0x96>
 80100ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80100b0:	6822      	ldr	r2, [r4, #0]
 80100b2:	3b00      	subs	r3, #0
 80100b4:	bf18      	it	ne
 80100b6:	2301      	movne	r3, #1
 80100b8:	0692      	lsls	r2, r2, #26
 80100ba:	d42b      	bmi.n	8010114 <_printf_common+0xb0>
 80100bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80100c0:	4641      	mov	r1, r8
 80100c2:	4638      	mov	r0, r7
 80100c4:	47c8      	blx	r9
 80100c6:	3001      	adds	r0, #1
 80100c8:	d01e      	beq.n	8010108 <_printf_common+0xa4>
 80100ca:	6823      	ldr	r3, [r4, #0]
 80100cc:	6922      	ldr	r2, [r4, #16]
 80100ce:	f003 0306 	and.w	r3, r3, #6
 80100d2:	2b04      	cmp	r3, #4
 80100d4:	bf02      	ittt	eq
 80100d6:	68e5      	ldreq	r5, [r4, #12]
 80100d8:	6833      	ldreq	r3, [r6, #0]
 80100da:	1aed      	subeq	r5, r5, r3
 80100dc:	68a3      	ldr	r3, [r4, #8]
 80100de:	bf0c      	ite	eq
 80100e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80100e4:	2500      	movne	r5, #0
 80100e6:	4293      	cmp	r3, r2
 80100e8:	bfc4      	itt	gt
 80100ea:	1a9b      	subgt	r3, r3, r2
 80100ec:	18ed      	addgt	r5, r5, r3
 80100ee:	2600      	movs	r6, #0
 80100f0:	341a      	adds	r4, #26
 80100f2:	42b5      	cmp	r5, r6
 80100f4:	d11a      	bne.n	801012c <_printf_common+0xc8>
 80100f6:	2000      	movs	r0, #0
 80100f8:	e008      	b.n	801010c <_printf_common+0xa8>
 80100fa:	2301      	movs	r3, #1
 80100fc:	4652      	mov	r2, sl
 80100fe:	4641      	mov	r1, r8
 8010100:	4638      	mov	r0, r7
 8010102:	47c8      	blx	r9
 8010104:	3001      	adds	r0, #1
 8010106:	d103      	bne.n	8010110 <_printf_common+0xac>
 8010108:	f04f 30ff 	mov.w	r0, #4294967295
 801010c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010110:	3501      	adds	r5, #1
 8010112:	e7c6      	b.n	80100a2 <_printf_common+0x3e>
 8010114:	18e1      	adds	r1, r4, r3
 8010116:	1c5a      	adds	r2, r3, #1
 8010118:	2030      	movs	r0, #48	@ 0x30
 801011a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801011e:	4422      	add	r2, r4
 8010120:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010124:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010128:	3302      	adds	r3, #2
 801012a:	e7c7      	b.n	80100bc <_printf_common+0x58>
 801012c:	2301      	movs	r3, #1
 801012e:	4622      	mov	r2, r4
 8010130:	4641      	mov	r1, r8
 8010132:	4638      	mov	r0, r7
 8010134:	47c8      	blx	r9
 8010136:	3001      	adds	r0, #1
 8010138:	d0e6      	beq.n	8010108 <_printf_common+0xa4>
 801013a:	3601      	adds	r6, #1
 801013c:	e7d9      	b.n	80100f2 <_printf_common+0x8e>
	...

08010140 <_printf_i>:
 8010140:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010144:	7e0f      	ldrb	r7, [r1, #24]
 8010146:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010148:	2f78      	cmp	r7, #120	@ 0x78
 801014a:	4691      	mov	r9, r2
 801014c:	4680      	mov	r8, r0
 801014e:	460c      	mov	r4, r1
 8010150:	469a      	mov	sl, r3
 8010152:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010156:	d807      	bhi.n	8010168 <_printf_i+0x28>
 8010158:	2f62      	cmp	r7, #98	@ 0x62
 801015a:	d80a      	bhi.n	8010172 <_printf_i+0x32>
 801015c:	2f00      	cmp	r7, #0
 801015e:	f000 80d1 	beq.w	8010304 <_printf_i+0x1c4>
 8010162:	2f58      	cmp	r7, #88	@ 0x58
 8010164:	f000 80b8 	beq.w	80102d8 <_printf_i+0x198>
 8010168:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801016c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010170:	e03a      	b.n	80101e8 <_printf_i+0xa8>
 8010172:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010176:	2b15      	cmp	r3, #21
 8010178:	d8f6      	bhi.n	8010168 <_printf_i+0x28>
 801017a:	a101      	add	r1, pc, #4	@ (adr r1, 8010180 <_printf_i+0x40>)
 801017c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010180:	080101d9 	.word	0x080101d9
 8010184:	080101ed 	.word	0x080101ed
 8010188:	08010169 	.word	0x08010169
 801018c:	08010169 	.word	0x08010169
 8010190:	08010169 	.word	0x08010169
 8010194:	08010169 	.word	0x08010169
 8010198:	080101ed 	.word	0x080101ed
 801019c:	08010169 	.word	0x08010169
 80101a0:	08010169 	.word	0x08010169
 80101a4:	08010169 	.word	0x08010169
 80101a8:	08010169 	.word	0x08010169
 80101ac:	080102eb 	.word	0x080102eb
 80101b0:	08010217 	.word	0x08010217
 80101b4:	080102a5 	.word	0x080102a5
 80101b8:	08010169 	.word	0x08010169
 80101bc:	08010169 	.word	0x08010169
 80101c0:	0801030d 	.word	0x0801030d
 80101c4:	08010169 	.word	0x08010169
 80101c8:	08010217 	.word	0x08010217
 80101cc:	08010169 	.word	0x08010169
 80101d0:	08010169 	.word	0x08010169
 80101d4:	080102ad 	.word	0x080102ad
 80101d8:	6833      	ldr	r3, [r6, #0]
 80101da:	1d1a      	adds	r2, r3, #4
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	6032      	str	r2, [r6, #0]
 80101e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80101e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80101e8:	2301      	movs	r3, #1
 80101ea:	e09c      	b.n	8010326 <_printf_i+0x1e6>
 80101ec:	6833      	ldr	r3, [r6, #0]
 80101ee:	6820      	ldr	r0, [r4, #0]
 80101f0:	1d19      	adds	r1, r3, #4
 80101f2:	6031      	str	r1, [r6, #0]
 80101f4:	0606      	lsls	r6, r0, #24
 80101f6:	d501      	bpl.n	80101fc <_printf_i+0xbc>
 80101f8:	681d      	ldr	r5, [r3, #0]
 80101fa:	e003      	b.n	8010204 <_printf_i+0xc4>
 80101fc:	0645      	lsls	r5, r0, #25
 80101fe:	d5fb      	bpl.n	80101f8 <_printf_i+0xb8>
 8010200:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010204:	2d00      	cmp	r5, #0
 8010206:	da03      	bge.n	8010210 <_printf_i+0xd0>
 8010208:	232d      	movs	r3, #45	@ 0x2d
 801020a:	426d      	negs	r5, r5
 801020c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010210:	4858      	ldr	r0, [pc, #352]	@ (8010374 <_printf_i+0x234>)
 8010212:	230a      	movs	r3, #10
 8010214:	e011      	b.n	801023a <_printf_i+0xfa>
 8010216:	6821      	ldr	r1, [r4, #0]
 8010218:	6833      	ldr	r3, [r6, #0]
 801021a:	0608      	lsls	r0, r1, #24
 801021c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010220:	d402      	bmi.n	8010228 <_printf_i+0xe8>
 8010222:	0649      	lsls	r1, r1, #25
 8010224:	bf48      	it	mi
 8010226:	b2ad      	uxthmi	r5, r5
 8010228:	2f6f      	cmp	r7, #111	@ 0x6f
 801022a:	4852      	ldr	r0, [pc, #328]	@ (8010374 <_printf_i+0x234>)
 801022c:	6033      	str	r3, [r6, #0]
 801022e:	bf14      	ite	ne
 8010230:	230a      	movne	r3, #10
 8010232:	2308      	moveq	r3, #8
 8010234:	2100      	movs	r1, #0
 8010236:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801023a:	6866      	ldr	r6, [r4, #4]
 801023c:	60a6      	str	r6, [r4, #8]
 801023e:	2e00      	cmp	r6, #0
 8010240:	db05      	blt.n	801024e <_printf_i+0x10e>
 8010242:	6821      	ldr	r1, [r4, #0]
 8010244:	432e      	orrs	r6, r5
 8010246:	f021 0104 	bic.w	r1, r1, #4
 801024a:	6021      	str	r1, [r4, #0]
 801024c:	d04b      	beq.n	80102e6 <_printf_i+0x1a6>
 801024e:	4616      	mov	r6, r2
 8010250:	fbb5 f1f3 	udiv	r1, r5, r3
 8010254:	fb03 5711 	mls	r7, r3, r1, r5
 8010258:	5dc7      	ldrb	r7, [r0, r7]
 801025a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801025e:	462f      	mov	r7, r5
 8010260:	42bb      	cmp	r3, r7
 8010262:	460d      	mov	r5, r1
 8010264:	d9f4      	bls.n	8010250 <_printf_i+0x110>
 8010266:	2b08      	cmp	r3, #8
 8010268:	d10b      	bne.n	8010282 <_printf_i+0x142>
 801026a:	6823      	ldr	r3, [r4, #0]
 801026c:	07df      	lsls	r7, r3, #31
 801026e:	d508      	bpl.n	8010282 <_printf_i+0x142>
 8010270:	6923      	ldr	r3, [r4, #16]
 8010272:	6861      	ldr	r1, [r4, #4]
 8010274:	4299      	cmp	r1, r3
 8010276:	bfde      	ittt	le
 8010278:	2330      	movle	r3, #48	@ 0x30
 801027a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801027e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010282:	1b92      	subs	r2, r2, r6
 8010284:	6122      	str	r2, [r4, #16]
 8010286:	f8cd a000 	str.w	sl, [sp]
 801028a:	464b      	mov	r3, r9
 801028c:	aa03      	add	r2, sp, #12
 801028e:	4621      	mov	r1, r4
 8010290:	4640      	mov	r0, r8
 8010292:	f7ff fee7 	bl	8010064 <_printf_common>
 8010296:	3001      	adds	r0, #1
 8010298:	d14a      	bne.n	8010330 <_printf_i+0x1f0>
 801029a:	f04f 30ff 	mov.w	r0, #4294967295
 801029e:	b004      	add	sp, #16
 80102a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102a4:	6823      	ldr	r3, [r4, #0]
 80102a6:	f043 0320 	orr.w	r3, r3, #32
 80102aa:	6023      	str	r3, [r4, #0]
 80102ac:	4832      	ldr	r0, [pc, #200]	@ (8010378 <_printf_i+0x238>)
 80102ae:	2778      	movs	r7, #120	@ 0x78
 80102b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80102b4:	6823      	ldr	r3, [r4, #0]
 80102b6:	6831      	ldr	r1, [r6, #0]
 80102b8:	061f      	lsls	r7, r3, #24
 80102ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80102be:	d402      	bmi.n	80102c6 <_printf_i+0x186>
 80102c0:	065f      	lsls	r7, r3, #25
 80102c2:	bf48      	it	mi
 80102c4:	b2ad      	uxthmi	r5, r5
 80102c6:	6031      	str	r1, [r6, #0]
 80102c8:	07d9      	lsls	r1, r3, #31
 80102ca:	bf44      	itt	mi
 80102cc:	f043 0320 	orrmi.w	r3, r3, #32
 80102d0:	6023      	strmi	r3, [r4, #0]
 80102d2:	b11d      	cbz	r5, 80102dc <_printf_i+0x19c>
 80102d4:	2310      	movs	r3, #16
 80102d6:	e7ad      	b.n	8010234 <_printf_i+0xf4>
 80102d8:	4826      	ldr	r0, [pc, #152]	@ (8010374 <_printf_i+0x234>)
 80102da:	e7e9      	b.n	80102b0 <_printf_i+0x170>
 80102dc:	6823      	ldr	r3, [r4, #0]
 80102de:	f023 0320 	bic.w	r3, r3, #32
 80102e2:	6023      	str	r3, [r4, #0]
 80102e4:	e7f6      	b.n	80102d4 <_printf_i+0x194>
 80102e6:	4616      	mov	r6, r2
 80102e8:	e7bd      	b.n	8010266 <_printf_i+0x126>
 80102ea:	6833      	ldr	r3, [r6, #0]
 80102ec:	6825      	ldr	r5, [r4, #0]
 80102ee:	6961      	ldr	r1, [r4, #20]
 80102f0:	1d18      	adds	r0, r3, #4
 80102f2:	6030      	str	r0, [r6, #0]
 80102f4:	062e      	lsls	r6, r5, #24
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	d501      	bpl.n	80102fe <_printf_i+0x1be>
 80102fa:	6019      	str	r1, [r3, #0]
 80102fc:	e002      	b.n	8010304 <_printf_i+0x1c4>
 80102fe:	0668      	lsls	r0, r5, #25
 8010300:	d5fb      	bpl.n	80102fa <_printf_i+0x1ba>
 8010302:	8019      	strh	r1, [r3, #0]
 8010304:	2300      	movs	r3, #0
 8010306:	6123      	str	r3, [r4, #16]
 8010308:	4616      	mov	r6, r2
 801030a:	e7bc      	b.n	8010286 <_printf_i+0x146>
 801030c:	6833      	ldr	r3, [r6, #0]
 801030e:	1d1a      	adds	r2, r3, #4
 8010310:	6032      	str	r2, [r6, #0]
 8010312:	681e      	ldr	r6, [r3, #0]
 8010314:	6862      	ldr	r2, [r4, #4]
 8010316:	2100      	movs	r1, #0
 8010318:	4630      	mov	r0, r6
 801031a:	f7ef ff81 	bl	8000220 <memchr>
 801031e:	b108      	cbz	r0, 8010324 <_printf_i+0x1e4>
 8010320:	1b80      	subs	r0, r0, r6
 8010322:	6060      	str	r0, [r4, #4]
 8010324:	6863      	ldr	r3, [r4, #4]
 8010326:	6123      	str	r3, [r4, #16]
 8010328:	2300      	movs	r3, #0
 801032a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801032e:	e7aa      	b.n	8010286 <_printf_i+0x146>
 8010330:	6923      	ldr	r3, [r4, #16]
 8010332:	4632      	mov	r2, r6
 8010334:	4649      	mov	r1, r9
 8010336:	4640      	mov	r0, r8
 8010338:	47d0      	blx	sl
 801033a:	3001      	adds	r0, #1
 801033c:	d0ad      	beq.n	801029a <_printf_i+0x15a>
 801033e:	6823      	ldr	r3, [r4, #0]
 8010340:	079b      	lsls	r3, r3, #30
 8010342:	d413      	bmi.n	801036c <_printf_i+0x22c>
 8010344:	68e0      	ldr	r0, [r4, #12]
 8010346:	9b03      	ldr	r3, [sp, #12]
 8010348:	4298      	cmp	r0, r3
 801034a:	bfb8      	it	lt
 801034c:	4618      	movlt	r0, r3
 801034e:	e7a6      	b.n	801029e <_printf_i+0x15e>
 8010350:	2301      	movs	r3, #1
 8010352:	4632      	mov	r2, r6
 8010354:	4649      	mov	r1, r9
 8010356:	4640      	mov	r0, r8
 8010358:	47d0      	blx	sl
 801035a:	3001      	adds	r0, #1
 801035c:	d09d      	beq.n	801029a <_printf_i+0x15a>
 801035e:	3501      	adds	r5, #1
 8010360:	68e3      	ldr	r3, [r4, #12]
 8010362:	9903      	ldr	r1, [sp, #12]
 8010364:	1a5b      	subs	r3, r3, r1
 8010366:	42ab      	cmp	r3, r5
 8010368:	dcf2      	bgt.n	8010350 <_printf_i+0x210>
 801036a:	e7eb      	b.n	8010344 <_printf_i+0x204>
 801036c:	2500      	movs	r5, #0
 801036e:	f104 0619 	add.w	r6, r4, #25
 8010372:	e7f5      	b.n	8010360 <_printf_i+0x220>
 8010374:	080147b6 	.word	0x080147b6
 8010378:	080147c7 	.word	0x080147c7

0801037c <_scanf_float>:
 801037c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010380:	b087      	sub	sp, #28
 8010382:	4691      	mov	r9, r2
 8010384:	9303      	str	r3, [sp, #12]
 8010386:	688b      	ldr	r3, [r1, #8]
 8010388:	1e5a      	subs	r2, r3, #1
 801038a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801038e:	bf81      	itttt	hi
 8010390:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010394:	eb03 0b05 	addhi.w	fp, r3, r5
 8010398:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801039c:	608b      	strhi	r3, [r1, #8]
 801039e:	680b      	ldr	r3, [r1, #0]
 80103a0:	460a      	mov	r2, r1
 80103a2:	f04f 0500 	mov.w	r5, #0
 80103a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80103aa:	f842 3b1c 	str.w	r3, [r2], #28
 80103ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80103b2:	4680      	mov	r8, r0
 80103b4:	460c      	mov	r4, r1
 80103b6:	bf98      	it	ls
 80103b8:	f04f 0b00 	movls.w	fp, #0
 80103bc:	9201      	str	r2, [sp, #4]
 80103be:	4616      	mov	r6, r2
 80103c0:	46aa      	mov	sl, r5
 80103c2:	462f      	mov	r7, r5
 80103c4:	9502      	str	r5, [sp, #8]
 80103c6:	68a2      	ldr	r2, [r4, #8]
 80103c8:	b15a      	cbz	r2, 80103e2 <_scanf_float+0x66>
 80103ca:	f8d9 3000 	ldr.w	r3, [r9]
 80103ce:	781b      	ldrb	r3, [r3, #0]
 80103d0:	2b4e      	cmp	r3, #78	@ 0x4e
 80103d2:	d863      	bhi.n	801049c <_scanf_float+0x120>
 80103d4:	2b40      	cmp	r3, #64	@ 0x40
 80103d6:	d83b      	bhi.n	8010450 <_scanf_float+0xd4>
 80103d8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80103dc:	b2c8      	uxtb	r0, r1
 80103de:	280e      	cmp	r0, #14
 80103e0:	d939      	bls.n	8010456 <_scanf_float+0xda>
 80103e2:	b11f      	cbz	r7, 80103ec <_scanf_float+0x70>
 80103e4:	6823      	ldr	r3, [r4, #0]
 80103e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80103ea:	6023      	str	r3, [r4, #0]
 80103ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80103f0:	f1ba 0f01 	cmp.w	sl, #1
 80103f4:	f200 8114 	bhi.w	8010620 <_scanf_float+0x2a4>
 80103f8:	9b01      	ldr	r3, [sp, #4]
 80103fa:	429e      	cmp	r6, r3
 80103fc:	f200 8105 	bhi.w	801060a <_scanf_float+0x28e>
 8010400:	2001      	movs	r0, #1
 8010402:	b007      	add	sp, #28
 8010404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010408:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801040c:	2a0d      	cmp	r2, #13
 801040e:	d8e8      	bhi.n	80103e2 <_scanf_float+0x66>
 8010410:	a101      	add	r1, pc, #4	@ (adr r1, 8010418 <_scanf_float+0x9c>)
 8010412:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010416:	bf00      	nop
 8010418:	08010561 	.word	0x08010561
 801041c:	080103e3 	.word	0x080103e3
 8010420:	080103e3 	.word	0x080103e3
 8010424:	080103e3 	.word	0x080103e3
 8010428:	080105bd 	.word	0x080105bd
 801042c:	08010597 	.word	0x08010597
 8010430:	080103e3 	.word	0x080103e3
 8010434:	080103e3 	.word	0x080103e3
 8010438:	0801056f 	.word	0x0801056f
 801043c:	080103e3 	.word	0x080103e3
 8010440:	080103e3 	.word	0x080103e3
 8010444:	080103e3 	.word	0x080103e3
 8010448:	080103e3 	.word	0x080103e3
 801044c:	0801052b 	.word	0x0801052b
 8010450:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8010454:	e7da      	b.n	801040c <_scanf_float+0x90>
 8010456:	290e      	cmp	r1, #14
 8010458:	d8c3      	bhi.n	80103e2 <_scanf_float+0x66>
 801045a:	a001      	add	r0, pc, #4	@ (adr r0, 8010460 <_scanf_float+0xe4>)
 801045c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8010460:	0801051b 	.word	0x0801051b
 8010464:	080103e3 	.word	0x080103e3
 8010468:	0801051b 	.word	0x0801051b
 801046c:	080105ab 	.word	0x080105ab
 8010470:	080103e3 	.word	0x080103e3
 8010474:	080104bd 	.word	0x080104bd
 8010478:	08010501 	.word	0x08010501
 801047c:	08010501 	.word	0x08010501
 8010480:	08010501 	.word	0x08010501
 8010484:	08010501 	.word	0x08010501
 8010488:	08010501 	.word	0x08010501
 801048c:	08010501 	.word	0x08010501
 8010490:	08010501 	.word	0x08010501
 8010494:	08010501 	.word	0x08010501
 8010498:	08010501 	.word	0x08010501
 801049c:	2b6e      	cmp	r3, #110	@ 0x6e
 801049e:	d809      	bhi.n	80104b4 <_scanf_float+0x138>
 80104a0:	2b60      	cmp	r3, #96	@ 0x60
 80104a2:	d8b1      	bhi.n	8010408 <_scanf_float+0x8c>
 80104a4:	2b54      	cmp	r3, #84	@ 0x54
 80104a6:	d07b      	beq.n	80105a0 <_scanf_float+0x224>
 80104a8:	2b59      	cmp	r3, #89	@ 0x59
 80104aa:	d19a      	bne.n	80103e2 <_scanf_float+0x66>
 80104ac:	2d07      	cmp	r5, #7
 80104ae:	d198      	bne.n	80103e2 <_scanf_float+0x66>
 80104b0:	2508      	movs	r5, #8
 80104b2:	e02f      	b.n	8010514 <_scanf_float+0x198>
 80104b4:	2b74      	cmp	r3, #116	@ 0x74
 80104b6:	d073      	beq.n	80105a0 <_scanf_float+0x224>
 80104b8:	2b79      	cmp	r3, #121	@ 0x79
 80104ba:	e7f6      	b.n	80104aa <_scanf_float+0x12e>
 80104bc:	6821      	ldr	r1, [r4, #0]
 80104be:	05c8      	lsls	r0, r1, #23
 80104c0:	d51e      	bpl.n	8010500 <_scanf_float+0x184>
 80104c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80104c6:	6021      	str	r1, [r4, #0]
 80104c8:	3701      	adds	r7, #1
 80104ca:	f1bb 0f00 	cmp.w	fp, #0
 80104ce:	d003      	beq.n	80104d8 <_scanf_float+0x15c>
 80104d0:	3201      	adds	r2, #1
 80104d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80104d6:	60a2      	str	r2, [r4, #8]
 80104d8:	68a3      	ldr	r3, [r4, #8]
 80104da:	3b01      	subs	r3, #1
 80104dc:	60a3      	str	r3, [r4, #8]
 80104de:	6923      	ldr	r3, [r4, #16]
 80104e0:	3301      	adds	r3, #1
 80104e2:	6123      	str	r3, [r4, #16]
 80104e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80104e8:	3b01      	subs	r3, #1
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	f8c9 3004 	str.w	r3, [r9, #4]
 80104f0:	f340 8082 	ble.w	80105f8 <_scanf_float+0x27c>
 80104f4:	f8d9 3000 	ldr.w	r3, [r9]
 80104f8:	3301      	adds	r3, #1
 80104fa:	f8c9 3000 	str.w	r3, [r9]
 80104fe:	e762      	b.n	80103c6 <_scanf_float+0x4a>
 8010500:	eb1a 0105 	adds.w	r1, sl, r5
 8010504:	f47f af6d 	bne.w	80103e2 <_scanf_float+0x66>
 8010508:	6822      	ldr	r2, [r4, #0]
 801050a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801050e:	6022      	str	r2, [r4, #0]
 8010510:	460d      	mov	r5, r1
 8010512:	468a      	mov	sl, r1
 8010514:	f806 3b01 	strb.w	r3, [r6], #1
 8010518:	e7de      	b.n	80104d8 <_scanf_float+0x15c>
 801051a:	6822      	ldr	r2, [r4, #0]
 801051c:	0610      	lsls	r0, r2, #24
 801051e:	f57f af60 	bpl.w	80103e2 <_scanf_float+0x66>
 8010522:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010526:	6022      	str	r2, [r4, #0]
 8010528:	e7f4      	b.n	8010514 <_scanf_float+0x198>
 801052a:	f1ba 0f00 	cmp.w	sl, #0
 801052e:	d10c      	bne.n	801054a <_scanf_float+0x1ce>
 8010530:	b977      	cbnz	r7, 8010550 <_scanf_float+0x1d4>
 8010532:	6822      	ldr	r2, [r4, #0]
 8010534:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8010538:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801053c:	d108      	bne.n	8010550 <_scanf_float+0x1d4>
 801053e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010542:	6022      	str	r2, [r4, #0]
 8010544:	f04f 0a01 	mov.w	sl, #1
 8010548:	e7e4      	b.n	8010514 <_scanf_float+0x198>
 801054a:	f1ba 0f02 	cmp.w	sl, #2
 801054e:	d050      	beq.n	80105f2 <_scanf_float+0x276>
 8010550:	2d01      	cmp	r5, #1
 8010552:	d002      	beq.n	801055a <_scanf_float+0x1de>
 8010554:	2d04      	cmp	r5, #4
 8010556:	f47f af44 	bne.w	80103e2 <_scanf_float+0x66>
 801055a:	3501      	adds	r5, #1
 801055c:	b2ed      	uxtb	r5, r5
 801055e:	e7d9      	b.n	8010514 <_scanf_float+0x198>
 8010560:	f1ba 0f01 	cmp.w	sl, #1
 8010564:	f47f af3d 	bne.w	80103e2 <_scanf_float+0x66>
 8010568:	f04f 0a02 	mov.w	sl, #2
 801056c:	e7d2      	b.n	8010514 <_scanf_float+0x198>
 801056e:	b975      	cbnz	r5, 801058e <_scanf_float+0x212>
 8010570:	2f00      	cmp	r7, #0
 8010572:	f47f af37 	bne.w	80103e4 <_scanf_float+0x68>
 8010576:	6822      	ldr	r2, [r4, #0]
 8010578:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801057c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8010580:	f040 8103 	bne.w	801078a <_scanf_float+0x40e>
 8010584:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010588:	6022      	str	r2, [r4, #0]
 801058a:	2501      	movs	r5, #1
 801058c:	e7c2      	b.n	8010514 <_scanf_float+0x198>
 801058e:	2d03      	cmp	r5, #3
 8010590:	d0e3      	beq.n	801055a <_scanf_float+0x1de>
 8010592:	2d05      	cmp	r5, #5
 8010594:	e7df      	b.n	8010556 <_scanf_float+0x1da>
 8010596:	2d02      	cmp	r5, #2
 8010598:	f47f af23 	bne.w	80103e2 <_scanf_float+0x66>
 801059c:	2503      	movs	r5, #3
 801059e:	e7b9      	b.n	8010514 <_scanf_float+0x198>
 80105a0:	2d06      	cmp	r5, #6
 80105a2:	f47f af1e 	bne.w	80103e2 <_scanf_float+0x66>
 80105a6:	2507      	movs	r5, #7
 80105a8:	e7b4      	b.n	8010514 <_scanf_float+0x198>
 80105aa:	6822      	ldr	r2, [r4, #0]
 80105ac:	0591      	lsls	r1, r2, #22
 80105ae:	f57f af18 	bpl.w	80103e2 <_scanf_float+0x66>
 80105b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80105b6:	6022      	str	r2, [r4, #0]
 80105b8:	9702      	str	r7, [sp, #8]
 80105ba:	e7ab      	b.n	8010514 <_scanf_float+0x198>
 80105bc:	6822      	ldr	r2, [r4, #0]
 80105be:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80105c2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80105c6:	d005      	beq.n	80105d4 <_scanf_float+0x258>
 80105c8:	0550      	lsls	r0, r2, #21
 80105ca:	f57f af0a 	bpl.w	80103e2 <_scanf_float+0x66>
 80105ce:	2f00      	cmp	r7, #0
 80105d0:	f000 80db 	beq.w	801078a <_scanf_float+0x40e>
 80105d4:	0591      	lsls	r1, r2, #22
 80105d6:	bf58      	it	pl
 80105d8:	9902      	ldrpl	r1, [sp, #8]
 80105da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80105de:	bf58      	it	pl
 80105e0:	1a79      	subpl	r1, r7, r1
 80105e2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80105e6:	bf58      	it	pl
 80105e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80105ec:	6022      	str	r2, [r4, #0]
 80105ee:	2700      	movs	r7, #0
 80105f0:	e790      	b.n	8010514 <_scanf_float+0x198>
 80105f2:	f04f 0a03 	mov.w	sl, #3
 80105f6:	e78d      	b.n	8010514 <_scanf_float+0x198>
 80105f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80105fc:	4649      	mov	r1, r9
 80105fe:	4640      	mov	r0, r8
 8010600:	4798      	blx	r3
 8010602:	2800      	cmp	r0, #0
 8010604:	f43f aedf 	beq.w	80103c6 <_scanf_float+0x4a>
 8010608:	e6eb      	b.n	80103e2 <_scanf_float+0x66>
 801060a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801060e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010612:	464a      	mov	r2, r9
 8010614:	4640      	mov	r0, r8
 8010616:	4798      	blx	r3
 8010618:	6923      	ldr	r3, [r4, #16]
 801061a:	3b01      	subs	r3, #1
 801061c:	6123      	str	r3, [r4, #16]
 801061e:	e6eb      	b.n	80103f8 <_scanf_float+0x7c>
 8010620:	1e6b      	subs	r3, r5, #1
 8010622:	2b06      	cmp	r3, #6
 8010624:	d824      	bhi.n	8010670 <_scanf_float+0x2f4>
 8010626:	2d02      	cmp	r5, #2
 8010628:	d836      	bhi.n	8010698 <_scanf_float+0x31c>
 801062a:	9b01      	ldr	r3, [sp, #4]
 801062c:	429e      	cmp	r6, r3
 801062e:	f67f aee7 	bls.w	8010400 <_scanf_float+0x84>
 8010632:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010636:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801063a:	464a      	mov	r2, r9
 801063c:	4640      	mov	r0, r8
 801063e:	4798      	blx	r3
 8010640:	6923      	ldr	r3, [r4, #16]
 8010642:	3b01      	subs	r3, #1
 8010644:	6123      	str	r3, [r4, #16]
 8010646:	e7f0      	b.n	801062a <_scanf_float+0x2ae>
 8010648:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801064c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8010650:	464a      	mov	r2, r9
 8010652:	4640      	mov	r0, r8
 8010654:	4798      	blx	r3
 8010656:	6923      	ldr	r3, [r4, #16]
 8010658:	3b01      	subs	r3, #1
 801065a:	6123      	str	r3, [r4, #16]
 801065c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010660:	fa5f fa8a 	uxtb.w	sl, sl
 8010664:	f1ba 0f02 	cmp.w	sl, #2
 8010668:	d1ee      	bne.n	8010648 <_scanf_float+0x2cc>
 801066a:	3d03      	subs	r5, #3
 801066c:	b2ed      	uxtb	r5, r5
 801066e:	1b76      	subs	r6, r6, r5
 8010670:	6823      	ldr	r3, [r4, #0]
 8010672:	05da      	lsls	r2, r3, #23
 8010674:	d530      	bpl.n	80106d8 <_scanf_float+0x35c>
 8010676:	055b      	lsls	r3, r3, #21
 8010678:	d511      	bpl.n	801069e <_scanf_float+0x322>
 801067a:	9b01      	ldr	r3, [sp, #4]
 801067c:	429e      	cmp	r6, r3
 801067e:	f67f aebf 	bls.w	8010400 <_scanf_float+0x84>
 8010682:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010686:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801068a:	464a      	mov	r2, r9
 801068c:	4640      	mov	r0, r8
 801068e:	4798      	blx	r3
 8010690:	6923      	ldr	r3, [r4, #16]
 8010692:	3b01      	subs	r3, #1
 8010694:	6123      	str	r3, [r4, #16]
 8010696:	e7f0      	b.n	801067a <_scanf_float+0x2fe>
 8010698:	46aa      	mov	sl, r5
 801069a:	46b3      	mov	fp, r6
 801069c:	e7de      	b.n	801065c <_scanf_float+0x2e0>
 801069e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80106a2:	6923      	ldr	r3, [r4, #16]
 80106a4:	2965      	cmp	r1, #101	@ 0x65
 80106a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80106aa:	f106 35ff 	add.w	r5, r6, #4294967295
 80106ae:	6123      	str	r3, [r4, #16]
 80106b0:	d00c      	beq.n	80106cc <_scanf_float+0x350>
 80106b2:	2945      	cmp	r1, #69	@ 0x45
 80106b4:	d00a      	beq.n	80106cc <_scanf_float+0x350>
 80106b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80106ba:	464a      	mov	r2, r9
 80106bc:	4640      	mov	r0, r8
 80106be:	4798      	blx	r3
 80106c0:	6923      	ldr	r3, [r4, #16]
 80106c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80106c6:	3b01      	subs	r3, #1
 80106c8:	1eb5      	subs	r5, r6, #2
 80106ca:	6123      	str	r3, [r4, #16]
 80106cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80106d0:	464a      	mov	r2, r9
 80106d2:	4640      	mov	r0, r8
 80106d4:	4798      	blx	r3
 80106d6:	462e      	mov	r6, r5
 80106d8:	6822      	ldr	r2, [r4, #0]
 80106da:	f012 0210 	ands.w	r2, r2, #16
 80106de:	d001      	beq.n	80106e4 <_scanf_float+0x368>
 80106e0:	2000      	movs	r0, #0
 80106e2:	e68e      	b.n	8010402 <_scanf_float+0x86>
 80106e4:	7032      	strb	r2, [r6, #0]
 80106e6:	6823      	ldr	r3, [r4, #0]
 80106e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80106ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80106f0:	d125      	bne.n	801073e <_scanf_float+0x3c2>
 80106f2:	9b02      	ldr	r3, [sp, #8]
 80106f4:	429f      	cmp	r7, r3
 80106f6:	d00a      	beq.n	801070e <_scanf_float+0x392>
 80106f8:	1bda      	subs	r2, r3, r7
 80106fa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80106fe:	429e      	cmp	r6, r3
 8010700:	bf28      	it	cs
 8010702:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8010706:	4922      	ldr	r1, [pc, #136]	@ (8010790 <_scanf_float+0x414>)
 8010708:	4630      	mov	r0, r6
 801070a:	f000 f93d 	bl	8010988 <siprintf>
 801070e:	9901      	ldr	r1, [sp, #4]
 8010710:	2200      	movs	r2, #0
 8010712:	4640      	mov	r0, r8
 8010714:	f002 fc38 	bl	8012f88 <_strtod_r>
 8010718:	9b03      	ldr	r3, [sp, #12]
 801071a:	6821      	ldr	r1, [r4, #0]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	f011 0f02 	tst.w	r1, #2
 8010722:	ec57 6b10 	vmov	r6, r7, d0
 8010726:	f103 0204 	add.w	r2, r3, #4
 801072a:	d015      	beq.n	8010758 <_scanf_float+0x3dc>
 801072c:	9903      	ldr	r1, [sp, #12]
 801072e:	600a      	str	r2, [r1, #0]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	e9c3 6700 	strd	r6, r7, [r3]
 8010736:	68e3      	ldr	r3, [r4, #12]
 8010738:	3301      	adds	r3, #1
 801073a:	60e3      	str	r3, [r4, #12]
 801073c:	e7d0      	b.n	80106e0 <_scanf_float+0x364>
 801073e:	9b04      	ldr	r3, [sp, #16]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d0e4      	beq.n	801070e <_scanf_float+0x392>
 8010744:	9905      	ldr	r1, [sp, #20]
 8010746:	230a      	movs	r3, #10
 8010748:	3101      	adds	r1, #1
 801074a:	4640      	mov	r0, r8
 801074c:	f002 fc9c 	bl	8013088 <_strtol_r>
 8010750:	9b04      	ldr	r3, [sp, #16]
 8010752:	9e05      	ldr	r6, [sp, #20]
 8010754:	1ac2      	subs	r2, r0, r3
 8010756:	e7d0      	b.n	80106fa <_scanf_float+0x37e>
 8010758:	f011 0f04 	tst.w	r1, #4
 801075c:	9903      	ldr	r1, [sp, #12]
 801075e:	600a      	str	r2, [r1, #0]
 8010760:	d1e6      	bne.n	8010730 <_scanf_float+0x3b4>
 8010762:	681d      	ldr	r5, [r3, #0]
 8010764:	4632      	mov	r2, r6
 8010766:	463b      	mov	r3, r7
 8010768:	4630      	mov	r0, r6
 801076a:	4639      	mov	r1, r7
 801076c:	f7f0 fa06 	bl	8000b7c <__aeabi_dcmpun>
 8010770:	b128      	cbz	r0, 801077e <_scanf_float+0x402>
 8010772:	4808      	ldr	r0, [pc, #32]	@ (8010794 <_scanf_float+0x418>)
 8010774:	f000 f9fc 	bl	8010b70 <nanf>
 8010778:	ed85 0a00 	vstr	s0, [r5]
 801077c:	e7db      	b.n	8010736 <_scanf_float+0x3ba>
 801077e:	4630      	mov	r0, r6
 8010780:	4639      	mov	r1, r7
 8010782:	f7f0 fa59 	bl	8000c38 <__aeabi_d2f>
 8010786:	6028      	str	r0, [r5, #0]
 8010788:	e7d5      	b.n	8010736 <_scanf_float+0x3ba>
 801078a:	2700      	movs	r7, #0
 801078c:	e62e      	b.n	80103ec <_scanf_float+0x70>
 801078e:	bf00      	nop
 8010790:	080147d8 	.word	0x080147d8
 8010794:	08014919 	.word	0x08014919

08010798 <std>:
 8010798:	2300      	movs	r3, #0
 801079a:	b510      	push	{r4, lr}
 801079c:	4604      	mov	r4, r0
 801079e:	e9c0 3300 	strd	r3, r3, [r0]
 80107a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80107a6:	6083      	str	r3, [r0, #8]
 80107a8:	8181      	strh	r1, [r0, #12]
 80107aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80107ac:	81c2      	strh	r2, [r0, #14]
 80107ae:	6183      	str	r3, [r0, #24]
 80107b0:	4619      	mov	r1, r3
 80107b2:	2208      	movs	r2, #8
 80107b4:	305c      	adds	r0, #92	@ 0x5c
 80107b6:	f000 f94c 	bl	8010a52 <memset>
 80107ba:	4b0d      	ldr	r3, [pc, #52]	@ (80107f0 <std+0x58>)
 80107bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80107be:	4b0d      	ldr	r3, [pc, #52]	@ (80107f4 <std+0x5c>)
 80107c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80107c2:	4b0d      	ldr	r3, [pc, #52]	@ (80107f8 <std+0x60>)
 80107c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80107c6:	4b0d      	ldr	r3, [pc, #52]	@ (80107fc <std+0x64>)
 80107c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80107ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010800 <std+0x68>)
 80107cc:	6224      	str	r4, [r4, #32]
 80107ce:	429c      	cmp	r4, r3
 80107d0:	d006      	beq.n	80107e0 <std+0x48>
 80107d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80107d6:	4294      	cmp	r4, r2
 80107d8:	d002      	beq.n	80107e0 <std+0x48>
 80107da:	33d0      	adds	r3, #208	@ 0xd0
 80107dc:	429c      	cmp	r4, r3
 80107de:	d105      	bne.n	80107ec <std+0x54>
 80107e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80107e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80107e8:	f000 b9b0 	b.w	8010b4c <__retarget_lock_init_recursive>
 80107ec:	bd10      	pop	{r4, pc}
 80107ee:	bf00      	nop
 80107f0:	080109cd 	.word	0x080109cd
 80107f4:	080109ef 	.word	0x080109ef
 80107f8:	08010a27 	.word	0x08010a27
 80107fc:	08010a4b 	.word	0x08010a4b
 8010800:	20000790 	.word	0x20000790

08010804 <stdio_exit_handler>:
 8010804:	4a02      	ldr	r2, [pc, #8]	@ (8010810 <stdio_exit_handler+0xc>)
 8010806:	4903      	ldr	r1, [pc, #12]	@ (8010814 <stdio_exit_handler+0x10>)
 8010808:	4803      	ldr	r0, [pc, #12]	@ (8010818 <stdio_exit_handler+0x14>)
 801080a:	f000 b869 	b.w	80108e0 <_fwalk_sglue>
 801080e:	bf00      	nop
 8010810:	20000014 	.word	0x20000014
 8010814:	08013445 	.word	0x08013445
 8010818:	20000024 	.word	0x20000024

0801081c <cleanup_stdio>:
 801081c:	6841      	ldr	r1, [r0, #4]
 801081e:	4b0c      	ldr	r3, [pc, #48]	@ (8010850 <cleanup_stdio+0x34>)
 8010820:	4299      	cmp	r1, r3
 8010822:	b510      	push	{r4, lr}
 8010824:	4604      	mov	r4, r0
 8010826:	d001      	beq.n	801082c <cleanup_stdio+0x10>
 8010828:	f002 fe0c 	bl	8013444 <_fflush_r>
 801082c:	68a1      	ldr	r1, [r4, #8]
 801082e:	4b09      	ldr	r3, [pc, #36]	@ (8010854 <cleanup_stdio+0x38>)
 8010830:	4299      	cmp	r1, r3
 8010832:	d002      	beq.n	801083a <cleanup_stdio+0x1e>
 8010834:	4620      	mov	r0, r4
 8010836:	f002 fe05 	bl	8013444 <_fflush_r>
 801083a:	68e1      	ldr	r1, [r4, #12]
 801083c:	4b06      	ldr	r3, [pc, #24]	@ (8010858 <cleanup_stdio+0x3c>)
 801083e:	4299      	cmp	r1, r3
 8010840:	d004      	beq.n	801084c <cleanup_stdio+0x30>
 8010842:	4620      	mov	r0, r4
 8010844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010848:	f002 bdfc 	b.w	8013444 <_fflush_r>
 801084c:	bd10      	pop	{r4, pc}
 801084e:	bf00      	nop
 8010850:	20000790 	.word	0x20000790
 8010854:	200007f8 	.word	0x200007f8
 8010858:	20000860 	.word	0x20000860

0801085c <global_stdio_init.part.0>:
 801085c:	b510      	push	{r4, lr}
 801085e:	4b0b      	ldr	r3, [pc, #44]	@ (801088c <global_stdio_init.part.0+0x30>)
 8010860:	4c0b      	ldr	r4, [pc, #44]	@ (8010890 <global_stdio_init.part.0+0x34>)
 8010862:	4a0c      	ldr	r2, [pc, #48]	@ (8010894 <global_stdio_init.part.0+0x38>)
 8010864:	601a      	str	r2, [r3, #0]
 8010866:	4620      	mov	r0, r4
 8010868:	2200      	movs	r2, #0
 801086a:	2104      	movs	r1, #4
 801086c:	f7ff ff94 	bl	8010798 <std>
 8010870:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010874:	2201      	movs	r2, #1
 8010876:	2109      	movs	r1, #9
 8010878:	f7ff ff8e 	bl	8010798 <std>
 801087c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010880:	2202      	movs	r2, #2
 8010882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010886:	2112      	movs	r1, #18
 8010888:	f7ff bf86 	b.w	8010798 <std>
 801088c:	200008c8 	.word	0x200008c8
 8010890:	20000790 	.word	0x20000790
 8010894:	08010805 	.word	0x08010805

08010898 <__sfp_lock_acquire>:
 8010898:	4801      	ldr	r0, [pc, #4]	@ (80108a0 <__sfp_lock_acquire+0x8>)
 801089a:	f000 b958 	b.w	8010b4e <__retarget_lock_acquire_recursive>
 801089e:	bf00      	nop
 80108a0:	200008d1 	.word	0x200008d1

080108a4 <__sfp_lock_release>:
 80108a4:	4801      	ldr	r0, [pc, #4]	@ (80108ac <__sfp_lock_release+0x8>)
 80108a6:	f000 b953 	b.w	8010b50 <__retarget_lock_release_recursive>
 80108aa:	bf00      	nop
 80108ac:	200008d1 	.word	0x200008d1

080108b0 <__sinit>:
 80108b0:	b510      	push	{r4, lr}
 80108b2:	4604      	mov	r4, r0
 80108b4:	f7ff fff0 	bl	8010898 <__sfp_lock_acquire>
 80108b8:	6a23      	ldr	r3, [r4, #32]
 80108ba:	b11b      	cbz	r3, 80108c4 <__sinit+0x14>
 80108bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108c0:	f7ff bff0 	b.w	80108a4 <__sfp_lock_release>
 80108c4:	4b04      	ldr	r3, [pc, #16]	@ (80108d8 <__sinit+0x28>)
 80108c6:	6223      	str	r3, [r4, #32]
 80108c8:	4b04      	ldr	r3, [pc, #16]	@ (80108dc <__sinit+0x2c>)
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d1f5      	bne.n	80108bc <__sinit+0xc>
 80108d0:	f7ff ffc4 	bl	801085c <global_stdio_init.part.0>
 80108d4:	e7f2      	b.n	80108bc <__sinit+0xc>
 80108d6:	bf00      	nop
 80108d8:	0801081d 	.word	0x0801081d
 80108dc:	200008c8 	.word	0x200008c8

080108e0 <_fwalk_sglue>:
 80108e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80108e4:	4607      	mov	r7, r0
 80108e6:	4688      	mov	r8, r1
 80108e8:	4614      	mov	r4, r2
 80108ea:	2600      	movs	r6, #0
 80108ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80108f0:	f1b9 0901 	subs.w	r9, r9, #1
 80108f4:	d505      	bpl.n	8010902 <_fwalk_sglue+0x22>
 80108f6:	6824      	ldr	r4, [r4, #0]
 80108f8:	2c00      	cmp	r4, #0
 80108fa:	d1f7      	bne.n	80108ec <_fwalk_sglue+0xc>
 80108fc:	4630      	mov	r0, r6
 80108fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010902:	89ab      	ldrh	r3, [r5, #12]
 8010904:	2b01      	cmp	r3, #1
 8010906:	d907      	bls.n	8010918 <_fwalk_sglue+0x38>
 8010908:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801090c:	3301      	adds	r3, #1
 801090e:	d003      	beq.n	8010918 <_fwalk_sglue+0x38>
 8010910:	4629      	mov	r1, r5
 8010912:	4638      	mov	r0, r7
 8010914:	47c0      	blx	r8
 8010916:	4306      	orrs	r6, r0
 8010918:	3568      	adds	r5, #104	@ 0x68
 801091a:	e7e9      	b.n	80108f0 <_fwalk_sglue+0x10>

0801091c <sniprintf>:
 801091c:	b40c      	push	{r2, r3}
 801091e:	b530      	push	{r4, r5, lr}
 8010920:	4b18      	ldr	r3, [pc, #96]	@ (8010984 <sniprintf+0x68>)
 8010922:	1e0c      	subs	r4, r1, #0
 8010924:	681d      	ldr	r5, [r3, #0]
 8010926:	b09d      	sub	sp, #116	@ 0x74
 8010928:	da08      	bge.n	801093c <sniprintf+0x20>
 801092a:	238b      	movs	r3, #139	@ 0x8b
 801092c:	602b      	str	r3, [r5, #0]
 801092e:	f04f 30ff 	mov.w	r0, #4294967295
 8010932:	b01d      	add	sp, #116	@ 0x74
 8010934:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010938:	b002      	add	sp, #8
 801093a:	4770      	bx	lr
 801093c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010940:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010944:	f04f 0300 	mov.w	r3, #0
 8010948:	931b      	str	r3, [sp, #108]	@ 0x6c
 801094a:	bf14      	ite	ne
 801094c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010950:	4623      	moveq	r3, r4
 8010952:	9304      	str	r3, [sp, #16]
 8010954:	9307      	str	r3, [sp, #28]
 8010956:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801095a:	9002      	str	r0, [sp, #8]
 801095c:	9006      	str	r0, [sp, #24]
 801095e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010962:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010964:	ab21      	add	r3, sp, #132	@ 0x84
 8010966:	a902      	add	r1, sp, #8
 8010968:	4628      	mov	r0, r5
 801096a:	9301      	str	r3, [sp, #4]
 801096c:	f002 fbea 	bl	8013144 <_svfiprintf_r>
 8010970:	1c43      	adds	r3, r0, #1
 8010972:	bfbc      	itt	lt
 8010974:	238b      	movlt	r3, #139	@ 0x8b
 8010976:	602b      	strlt	r3, [r5, #0]
 8010978:	2c00      	cmp	r4, #0
 801097a:	d0da      	beq.n	8010932 <sniprintf+0x16>
 801097c:	9b02      	ldr	r3, [sp, #8]
 801097e:	2200      	movs	r2, #0
 8010980:	701a      	strb	r2, [r3, #0]
 8010982:	e7d6      	b.n	8010932 <sniprintf+0x16>
 8010984:	20000020 	.word	0x20000020

08010988 <siprintf>:
 8010988:	b40e      	push	{r1, r2, r3}
 801098a:	b510      	push	{r4, lr}
 801098c:	b09d      	sub	sp, #116	@ 0x74
 801098e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010990:	9002      	str	r0, [sp, #8]
 8010992:	9006      	str	r0, [sp, #24]
 8010994:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010998:	480a      	ldr	r0, [pc, #40]	@ (80109c4 <siprintf+0x3c>)
 801099a:	9107      	str	r1, [sp, #28]
 801099c:	9104      	str	r1, [sp, #16]
 801099e:	490a      	ldr	r1, [pc, #40]	@ (80109c8 <siprintf+0x40>)
 80109a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80109a4:	9105      	str	r1, [sp, #20]
 80109a6:	2400      	movs	r4, #0
 80109a8:	a902      	add	r1, sp, #8
 80109aa:	6800      	ldr	r0, [r0, #0]
 80109ac:	9301      	str	r3, [sp, #4]
 80109ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80109b0:	f002 fbc8 	bl	8013144 <_svfiprintf_r>
 80109b4:	9b02      	ldr	r3, [sp, #8]
 80109b6:	701c      	strb	r4, [r3, #0]
 80109b8:	b01d      	add	sp, #116	@ 0x74
 80109ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80109be:	b003      	add	sp, #12
 80109c0:	4770      	bx	lr
 80109c2:	bf00      	nop
 80109c4:	20000020 	.word	0x20000020
 80109c8:	ffff0208 	.word	0xffff0208

080109cc <__sread>:
 80109cc:	b510      	push	{r4, lr}
 80109ce:	460c      	mov	r4, r1
 80109d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109d4:	f000 f86c 	bl	8010ab0 <_read_r>
 80109d8:	2800      	cmp	r0, #0
 80109da:	bfab      	itete	ge
 80109dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80109de:	89a3      	ldrhlt	r3, [r4, #12]
 80109e0:	181b      	addge	r3, r3, r0
 80109e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80109e6:	bfac      	ite	ge
 80109e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80109ea:	81a3      	strhlt	r3, [r4, #12]
 80109ec:	bd10      	pop	{r4, pc}

080109ee <__swrite>:
 80109ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109f2:	461f      	mov	r7, r3
 80109f4:	898b      	ldrh	r3, [r1, #12]
 80109f6:	05db      	lsls	r3, r3, #23
 80109f8:	4605      	mov	r5, r0
 80109fa:	460c      	mov	r4, r1
 80109fc:	4616      	mov	r6, r2
 80109fe:	d505      	bpl.n	8010a0c <__swrite+0x1e>
 8010a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a04:	2302      	movs	r3, #2
 8010a06:	2200      	movs	r2, #0
 8010a08:	f000 f840 	bl	8010a8c <_lseek_r>
 8010a0c:	89a3      	ldrh	r3, [r4, #12]
 8010a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010a16:	81a3      	strh	r3, [r4, #12]
 8010a18:	4632      	mov	r2, r6
 8010a1a:	463b      	mov	r3, r7
 8010a1c:	4628      	mov	r0, r5
 8010a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a22:	f000 b857 	b.w	8010ad4 <_write_r>

08010a26 <__sseek>:
 8010a26:	b510      	push	{r4, lr}
 8010a28:	460c      	mov	r4, r1
 8010a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a2e:	f000 f82d 	bl	8010a8c <_lseek_r>
 8010a32:	1c43      	adds	r3, r0, #1
 8010a34:	89a3      	ldrh	r3, [r4, #12]
 8010a36:	bf15      	itete	ne
 8010a38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010a3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010a3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010a42:	81a3      	strheq	r3, [r4, #12]
 8010a44:	bf18      	it	ne
 8010a46:	81a3      	strhne	r3, [r4, #12]
 8010a48:	bd10      	pop	{r4, pc}

08010a4a <__sclose>:
 8010a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a4e:	f000 b80d 	b.w	8010a6c <_close_r>

08010a52 <memset>:
 8010a52:	4402      	add	r2, r0
 8010a54:	4603      	mov	r3, r0
 8010a56:	4293      	cmp	r3, r2
 8010a58:	d100      	bne.n	8010a5c <memset+0xa>
 8010a5a:	4770      	bx	lr
 8010a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8010a60:	e7f9      	b.n	8010a56 <memset+0x4>
	...

08010a64 <_localeconv_r>:
 8010a64:	4800      	ldr	r0, [pc, #0]	@ (8010a68 <_localeconv_r+0x4>)
 8010a66:	4770      	bx	lr
 8010a68:	20000160 	.word	0x20000160

08010a6c <_close_r>:
 8010a6c:	b538      	push	{r3, r4, r5, lr}
 8010a6e:	4d06      	ldr	r5, [pc, #24]	@ (8010a88 <_close_r+0x1c>)
 8010a70:	2300      	movs	r3, #0
 8010a72:	4604      	mov	r4, r0
 8010a74:	4608      	mov	r0, r1
 8010a76:	602b      	str	r3, [r5, #0]
 8010a78:	f7f4 ff36 	bl	80058e8 <_close>
 8010a7c:	1c43      	adds	r3, r0, #1
 8010a7e:	d102      	bne.n	8010a86 <_close_r+0x1a>
 8010a80:	682b      	ldr	r3, [r5, #0]
 8010a82:	b103      	cbz	r3, 8010a86 <_close_r+0x1a>
 8010a84:	6023      	str	r3, [r4, #0]
 8010a86:	bd38      	pop	{r3, r4, r5, pc}
 8010a88:	200008cc 	.word	0x200008cc

08010a8c <_lseek_r>:
 8010a8c:	b538      	push	{r3, r4, r5, lr}
 8010a8e:	4d07      	ldr	r5, [pc, #28]	@ (8010aac <_lseek_r+0x20>)
 8010a90:	4604      	mov	r4, r0
 8010a92:	4608      	mov	r0, r1
 8010a94:	4611      	mov	r1, r2
 8010a96:	2200      	movs	r2, #0
 8010a98:	602a      	str	r2, [r5, #0]
 8010a9a:	461a      	mov	r2, r3
 8010a9c:	f7f4 ff4b 	bl	8005936 <_lseek>
 8010aa0:	1c43      	adds	r3, r0, #1
 8010aa2:	d102      	bne.n	8010aaa <_lseek_r+0x1e>
 8010aa4:	682b      	ldr	r3, [r5, #0]
 8010aa6:	b103      	cbz	r3, 8010aaa <_lseek_r+0x1e>
 8010aa8:	6023      	str	r3, [r4, #0]
 8010aaa:	bd38      	pop	{r3, r4, r5, pc}
 8010aac:	200008cc 	.word	0x200008cc

08010ab0 <_read_r>:
 8010ab0:	b538      	push	{r3, r4, r5, lr}
 8010ab2:	4d07      	ldr	r5, [pc, #28]	@ (8010ad0 <_read_r+0x20>)
 8010ab4:	4604      	mov	r4, r0
 8010ab6:	4608      	mov	r0, r1
 8010ab8:	4611      	mov	r1, r2
 8010aba:	2200      	movs	r2, #0
 8010abc:	602a      	str	r2, [r5, #0]
 8010abe:	461a      	mov	r2, r3
 8010ac0:	f7f4 fed9 	bl	8005876 <_read>
 8010ac4:	1c43      	adds	r3, r0, #1
 8010ac6:	d102      	bne.n	8010ace <_read_r+0x1e>
 8010ac8:	682b      	ldr	r3, [r5, #0]
 8010aca:	b103      	cbz	r3, 8010ace <_read_r+0x1e>
 8010acc:	6023      	str	r3, [r4, #0]
 8010ace:	bd38      	pop	{r3, r4, r5, pc}
 8010ad0:	200008cc 	.word	0x200008cc

08010ad4 <_write_r>:
 8010ad4:	b538      	push	{r3, r4, r5, lr}
 8010ad6:	4d07      	ldr	r5, [pc, #28]	@ (8010af4 <_write_r+0x20>)
 8010ad8:	4604      	mov	r4, r0
 8010ada:	4608      	mov	r0, r1
 8010adc:	4611      	mov	r1, r2
 8010ade:	2200      	movs	r2, #0
 8010ae0:	602a      	str	r2, [r5, #0]
 8010ae2:	461a      	mov	r2, r3
 8010ae4:	f7f4 fee4 	bl	80058b0 <_write>
 8010ae8:	1c43      	adds	r3, r0, #1
 8010aea:	d102      	bne.n	8010af2 <_write_r+0x1e>
 8010aec:	682b      	ldr	r3, [r5, #0]
 8010aee:	b103      	cbz	r3, 8010af2 <_write_r+0x1e>
 8010af0:	6023      	str	r3, [r4, #0]
 8010af2:	bd38      	pop	{r3, r4, r5, pc}
 8010af4:	200008cc 	.word	0x200008cc

08010af8 <__errno>:
 8010af8:	4b01      	ldr	r3, [pc, #4]	@ (8010b00 <__errno+0x8>)
 8010afa:	6818      	ldr	r0, [r3, #0]
 8010afc:	4770      	bx	lr
 8010afe:	bf00      	nop
 8010b00:	20000020 	.word	0x20000020

08010b04 <__libc_init_array>:
 8010b04:	b570      	push	{r4, r5, r6, lr}
 8010b06:	4d0d      	ldr	r5, [pc, #52]	@ (8010b3c <__libc_init_array+0x38>)
 8010b08:	4c0d      	ldr	r4, [pc, #52]	@ (8010b40 <__libc_init_array+0x3c>)
 8010b0a:	1b64      	subs	r4, r4, r5
 8010b0c:	10a4      	asrs	r4, r4, #2
 8010b0e:	2600      	movs	r6, #0
 8010b10:	42a6      	cmp	r6, r4
 8010b12:	d109      	bne.n	8010b28 <__libc_init_array+0x24>
 8010b14:	4d0b      	ldr	r5, [pc, #44]	@ (8010b44 <__libc_init_array+0x40>)
 8010b16:	4c0c      	ldr	r4, [pc, #48]	@ (8010b48 <__libc_init_array+0x44>)
 8010b18:	f003 fb78 	bl	801420c <_init>
 8010b1c:	1b64      	subs	r4, r4, r5
 8010b1e:	10a4      	asrs	r4, r4, #2
 8010b20:	2600      	movs	r6, #0
 8010b22:	42a6      	cmp	r6, r4
 8010b24:	d105      	bne.n	8010b32 <__libc_init_array+0x2e>
 8010b26:	bd70      	pop	{r4, r5, r6, pc}
 8010b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b2c:	4798      	blx	r3
 8010b2e:	3601      	adds	r6, #1
 8010b30:	e7ee      	b.n	8010b10 <__libc_init_array+0xc>
 8010b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b36:	4798      	blx	r3
 8010b38:	3601      	adds	r6, #1
 8010b3a:	e7f2      	b.n	8010b22 <__libc_init_array+0x1e>
 8010b3c:	08014bd4 	.word	0x08014bd4
 8010b40:	08014bd4 	.word	0x08014bd4
 8010b44:	08014bd4 	.word	0x08014bd4
 8010b48:	08014bd8 	.word	0x08014bd8

08010b4c <__retarget_lock_init_recursive>:
 8010b4c:	4770      	bx	lr

08010b4e <__retarget_lock_acquire_recursive>:
 8010b4e:	4770      	bx	lr

08010b50 <__retarget_lock_release_recursive>:
 8010b50:	4770      	bx	lr

08010b52 <memcpy>:
 8010b52:	440a      	add	r2, r1
 8010b54:	4291      	cmp	r1, r2
 8010b56:	f100 33ff 	add.w	r3, r0, #4294967295
 8010b5a:	d100      	bne.n	8010b5e <memcpy+0xc>
 8010b5c:	4770      	bx	lr
 8010b5e:	b510      	push	{r4, lr}
 8010b60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010b68:	4291      	cmp	r1, r2
 8010b6a:	d1f9      	bne.n	8010b60 <memcpy+0xe>
 8010b6c:	bd10      	pop	{r4, pc}
	...

08010b70 <nanf>:
 8010b70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010b78 <nanf+0x8>
 8010b74:	4770      	bx	lr
 8010b76:	bf00      	nop
 8010b78:	7fc00000 	.word	0x7fc00000

08010b7c <quorem>:
 8010b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b80:	6903      	ldr	r3, [r0, #16]
 8010b82:	690c      	ldr	r4, [r1, #16]
 8010b84:	42a3      	cmp	r3, r4
 8010b86:	4607      	mov	r7, r0
 8010b88:	db7e      	blt.n	8010c88 <quorem+0x10c>
 8010b8a:	3c01      	subs	r4, #1
 8010b8c:	f101 0814 	add.w	r8, r1, #20
 8010b90:	00a3      	lsls	r3, r4, #2
 8010b92:	f100 0514 	add.w	r5, r0, #20
 8010b96:	9300      	str	r3, [sp, #0]
 8010b98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b9c:	9301      	str	r3, [sp, #4]
 8010b9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010ba2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010ba6:	3301      	adds	r3, #1
 8010ba8:	429a      	cmp	r2, r3
 8010baa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010bae:	fbb2 f6f3 	udiv	r6, r2, r3
 8010bb2:	d32e      	bcc.n	8010c12 <quorem+0x96>
 8010bb4:	f04f 0a00 	mov.w	sl, #0
 8010bb8:	46c4      	mov	ip, r8
 8010bba:	46ae      	mov	lr, r5
 8010bbc:	46d3      	mov	fp, sl
 8010bbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010bc2:	b298      	uxth	r0, r3
 8010bc4:	fb06 a000 	mla	r0, r6, r0, sl
 8010bc8:	0c02      	lsrs	r2, r0, #16
 8010bca:	0c1b      	lsrs	r3, r3, #16
 8010bcc:	fb06 2303 	mla	r3, r6, r3, r2
 8010bd0:	f8de 2000 	ldr.w	r2, [lr]
 8010bd4:	b280      	uxth	r0, r0
 8010bd6:	b292      	uxth	r2, r2
 8010bd8:	1a12      	subs	r2, r2, r0
 8010bda:	445a      	add	r2, fp
 8010bdc:	f8de 0000 	ldr.w	r0, [lr]
 8010be0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010be4:	b29b      	uxth	r3, r3
 8010be6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010bea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010bee:	b292      	uxth	r2, r2
 8010bf0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010bf4:	45e1      	cmp	r9, ip
 8010bf6:	f84e 2b04 	str.w	r2, [lr], #4
 8010bfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010bfe:	d2de      	bcs.n	8010bbe <quorem+0x42>
 8010c00:	9b00      	ldr	r3, [sp, #0]
 8010c02:	58eb      	ldr	r3, [r5, r3]
 8010c04:	b92b      	cbnz	r3, 8010c12 <quorem+0x96>
 8010c06:	9b01      	ldr	r3, [sp, #4]
 8010c08:	3b04      	subs	r3, #4
 8010c0a:	429d      	cmp	r5, r3
 8010c0c:	461a      	mov	r2, r3
 8010c0e:	d32f      	bcc.n	8010c70 <quorem+0xf4>
 8010c10:	613c      	str	r4, [r7, #16]
 8010c12:	4638      	mov	r0, r7
 8010c14:	f001 f9c8 	bl	8011fa8 <__mcmp>
 8010c18:	2800      	cmp	r0, #0
 8010c1a:	db25      	blt.n	8010c68 <quorem+0xec>
 8010c1c:	4629      	mov	r1, r5
 8010c1e:	2000      	movs	r0, #0
 8010c20:	f858 2b04 	ldr.w	r2, [r8], #4
 8010c24:	f8d1 c000 	ldr.w	ip, [r1]
 8010c28:	fa1f fe82 	uxth.w	lr, r2
 8010c2c:	fa1f f38c 	uxth.w	r3, ip
 8010c30:	eba3 030e 	sub.w	r3, r3, lr
 8010c34:	4403      	add	r3, r0
 8010c36:	0c12      	lsrs	r2, r2, #16
 8010c38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010c3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010c40:	b29b      	uxth	r3, r3
 8010c42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010c46:	45c1      	cmp	r9, r8
 8010c48:	f841 3b04 	str.w	r3, [r1], #4
 8010c4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010c50:	d2e6      	bcs.n	8010c20 <quorem+0xa4>
 8010c52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010c56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010c5a:	b922      	cbnz	r2, 8010c66 <quorem+0xea>
 8010c5c:	3b04      	subs	r3, #4
 8010c5e:	429d      	cmp	r5, r3
 8010c60:	461a      	mov	r2, r3
 8010c62:	d30b      	bcc.n	8010c7c <quorem+0x100>
 8010c64:	613c      	str	r4, [r7, #16]
 8010c66:	3601      	adds	r6, #1
 8010c68:	4630      	mov	r0, r6
 8010c6a:	b003      	add	sp, #12
 8010c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c70:	6812      	ldr	r2, [r2, #0]
 8010c72:	3b04      	subs	r3, #4
 8010c74:	2a00      	cmp	r2, #0
 8010c76:	d1cb      	bne.n	8010c10 <quorem+0x94>
 8010c78:	3c01      	subs	r4, #1
 8010c7a:	e7c6      	b.n	8010c0a <quorem+0x8e>
 8010c7c:	6812      	ldr	r2, [r2, #0]
 8010c7e:	3b04      	subs	r3, #4
 8010c80:	2a00      	cmp	r2, #0
 8010c82:	d1ef      	bne.n	8010c64 <quorem+0xe8>
 8010c84:	3c01      	subs	r4, #1
 8010c86:	e7ea      	b.n	8010c5e <quorem+0xe2>
 8010c88:	2000      	movs	r0, #0
 8010c8a:	e7ee      	b.n	8010c6a <quorem+0xee>
 8010c8c:	0000      	movs	r0, r0
	...

08010c90 <_dtoa_r>:
 8010c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c94:	69c7      	ldr	r7, [r0, #28]
 8010c96:	b097      	sub	sp, #92	@ 0x5c
 8010c98:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010c9c:	ec55 4b10 	vmov	r4, r5, d0
 8010ca0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010ca2:	9107      	str	r1, [sp, #28]
 8010ca4:	4681      	mov	r9, r0
 8010ca6:	920c      	str	r2, [sp, #48]	@ 0x30
 8010ca8:	9311      	str	r3, [sp, #68]	@ 0x44
 8010caa:	b97f      	cbnz	r7, 8010ccc <_dtoa_r+0x3c>
 8010cac:	2010      	movs	r0, #16
 8010cae:	f000 fe09 	bl	80118c4 <malloc>
 8010cb2:	4602      	mov	r2, r0
 8010cb4:	f8c9 001c 	str.w	r0, [r9, #28]
 8010cb8:	b920      	cbnz	r0, 8010cc4 <_dtoa_r+0x34>
 8010cba:	4ba9      	ldr	r3, [pc, #676]	@ (8010f60 <_dtoa_r+0x2d0>)
 8010cbc:	21ef      	movs	r1, #239	@ 0xef
 8010cbe:	48a9      	ldr	r0, [pc, #676]	@ (8010f64 <_dtoa_r+0x2d4>)
 8010cc0:	f002 fc2e 	bl	8013520 <__assert_func>
 8010cc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010cc8:	6007      	str	r7, [r0, #0]
 8010cca:	60c7      	str	r7, [r0, #12]
 8010ccc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010cd0:	6819      	ldr	r1, [r3, #0]
 8010cd2:	b159      	cbz	r1, 8010cec <_dtoa_r+0x5c>
 8010cd4:	685a      	ldr	r2, [r3, #4]
 8010cd6:	604a      	str	r2, [r1, #4]
 8010cd8:	2301      	movs	r3, #1
 8010cda:	4093      	lsls	r3, r2
 8010cdc:	608b      	str	r3, [r1, #8]
 8010cde:	4648      	mov	r0, r9
 8010ce0:	f000 fee6 	bl	8011ab0 <_Bfree>
 8010ce4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010ce8:	2200      	movs	r2, #0
 8010cea:	601a      	str	r2, [r3, #0]
 8010cec:	1e2b      	subs	r3, r5, #0
 8010cee:	bfb9      	ittee	lt
 8010cf0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010cf4:	9305      	strlt	r3, [sp, #20]
 8010cf6:	2300      	movge	r3, #0
 8010cf8:	6033      	strge	r3, [r6, #0]
 8010cfa:	9f05      	ldr	r7, [sp, #20]
 8010cfc:	4b9a      	ldr	r3, [pc, #616]	@ (8010f68 <_dtoa_r+0x2d8>)
 8010cfe:	bfbc      	itt	lt
 8010d00:	2201      	movlt	r2, #1
 8010d02:	6032      	strlt	r2, [r6, #0]
 8010d04:	43bb      	bics	r3, r7
 8010d06:	d112      	bne.n	8010d2e <_dtoa_r+0x9e>
 8010d08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010d0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010d0e:	6013      	str	r3, [r2, #0]
 8010d10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010d14:	4323      	orrs	r3, r4
 8010d16:	f000 855a 	beq.w	80117ce <_dtoa_r+0xb3e>
 8010d1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010d1c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010f7c <_dtoa_r+0x2ec>
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	f000 855c 	beq.w	80117de <_dtoa_r+0xb4e>
 8010d26:	f10a 0303 	add.w	r3, sl, #3
 8010d2a:	f000 bd56 	b.w	80117da <_dtoa_r+0xb4a>
 8010d2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010d32:	2200      	movs	r2, #0
 8010d34:	ec51 0b17 	vmov	r0, r1, d7
 8010d38:	2300      	movs	r3, #0
 8010d3a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010d3e:	f7ef feeb 	bl	8000b18 <__aeabi_dcmpeq>
 8010d42:	4680      	mov	r8, r0
 8010d44:	b158      	cbz	r0, 8010d5e <_dtoa_r+0xce>
 8010d46:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010d48:	2301      	movs	r3, #1
 8010d4a:	6013      	str	r3, [r2, #0]
 8010d4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010d4e:	b113      	cbz	r3, 8010d56 <_dtoa_r+0xc6>
 8010d50:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010d52:	4b86      	ldr	r3, [pc, #536]	@ (8010f6c <_dtoa_r+0x2dc>)
 8010d54:	6013      	str	r3, [r2, #0]
 8010d56:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010f80 <_dtoa_r+0x2f0>
 8010d5a:	f000 bd40 	b.w	80117de <_dtoa_r+0xb4e>
 8010d5e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010d62:	aa14      	add	r2, sp, #80	@ 0x50
 8010d64:	a915      	add	r1, sp, #84	@ 0x54
 8010d66:	4648      	mov	r0, r9
 8010d68:	f001 fa3e 	bl	80121e8 <__d2b>
 8010d6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010d70:	9002      	str	r0, [sp, #8]
 8010d72:	2e00      	cmp	r6, #0
 8010d74:	d078      	beq.n	8010e68 <_dtoa_r+0x1d8>
 8010d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010d78:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010d7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010d84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010d88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010d8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010d90:	4619      	mov	r1, r3
 8010d92:	2200      	movs	r2, #0
 8010d94:	4b76      	ldr	r3, [pc, #472]	@ (8010f70 <_dtoa_r+0x2e0>)
 8010d96:	f7ef fa9f 	bl	80002d8 <__aeabi_dsub>
 8010d9a:	a36b      	add	r3, pc, #428	@ (adr r3, 8010f48 <_dtoa_r+0x2b8>)
 8010d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da0:	f7ef fc52 	bl	8000648 <__aeabi_dmul>
 8010da4:	a36a      	add	r3, pc, #424	@ (adr r3, 8010f50 <_dtoa_r+0x2c0>)
 8010da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010daa:	f7ef fa97 	bl	80002dc <__adddf3>
 8010dae:	4604      	mov	r4, r0
 8010db0:	4630      	mov	r0, r6
 8010db2:	460d      	mov	r5, r1
 8010db4:	f7ef fbde 	bl	8000574 <__aeabi_i2d>
 8010db8:	a367      	add	r3, pc, #412	@ (adr r3, 8010f58 <_dtoa_r+0x2c8>)
 8010dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dbe:	f7ef fc43 	bl	8000648 <__aeabi_dmul>
 8010dc2:	4602      	mov	r2, r0
 8010dc4:	460b      	mov	r3, r1
 8010dc6:	4620      	mov	r0, r4
 8010dc8:	4629      	mov	r1, r5
 8010dca:	f7ef fa87 	bl	80002dc <__adddf3>
 8010dce:	4604      	mov	r4, r0
 8010dd0:	460d      	mov	r5, r1
 8010dd2:	f7ef fee9 	bl	8000ba8 <__aeabi_d2iz>
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	4607      	mov	r7, r0
 8010dda:	2300      	movs	r3, #0
 8010ddc:	4620      	mov	r0, r4
 8010dde:	4629      	mov	r1, r5
 8010de0:	f7ef fea4 	bl	8000b2c <__aeabi_dcmplt>
 8010de4:	b140      	cbz	r0, 8010df8 <_dtoa_r+0x168>
 8010de6:	4638      	mov	r0, r7
 8010de8:	f7ef fbc4 	bl	8000574 <__aeabi_i2d>
 8010dec:	4622      	mov	r2, r4
 8010dee:	462b      	mov	r3, r5
 8010df0:	f7ef fe92 	bl	8000b18 <__aeabi_dcmpeq>
 8010df4:	b900      	cbnz	r0, 8010df8 <_dtoa_r+0x168>
 8010df6:	3f01      	subs	r7, #1
 8010df8:	2f16      	cmp	r7, #22
 8010dfa:	d852      	bhi.n	8010ea2 <_dtoa_r+0x212>
 8010dfc:	4b5d      	ldr	r3, [pc, #372]	@ (8010f74 <_dtoa_r+0x2e4>)
 8010dfe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010e0a:	f7ef fe8f 	bl	8000b2c <__aeabi_dcmplt>
 8010e0e:	2800      	cmp	r0, #0
 8010e10:	d049      	beq.n	8010ea6 <_dtoa_r+0x216>
 8010e12:	3f01      	subs	r7, #1
 8010e14:	2300      	movs	r3, #0
 8010e16:	9310      	str	r3, [sp, #64]	@ 0x40
 8010e18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010e1a:	1b9b      	subs	r3, r3, r6
 8010e1c:	1e5a      	subs	r2, r3, #1
 8010e1e:	bf45      	ittet	mi
 8010e20:	f1c3 0301 	rsbmi	r3, r3, #1
 8010e24:	9300      	strmi	r3, [sp, #0]
 8010e26:	2300      	movpl	r3, #0
 8010e28:	2300      	movmi	r3, #0
 8010e2a:	9206      	str	r2, [sp, #24]
 8010e2c:	bf54      	ite	pl
 8010e2e:	9300      	strpl	r3, [sp, #0]
 8010e30:	9306      	strmi	r3, [sp, #24]
 8010e32:	2f00      	cmp	r7, #0
 8010e34:	db39      	blt.n	8010eaa <_dtoa_r+0x21a>
 8010e36:	9b06      	ldr	r3, [sp, #24]
 8010e38:	970d      	str	r7, [sp, #52]	@ 0x34
 8010e3a:	443b      	add	r3, r7
 8010e3c:	9306      	str	r3, [sp, #24]
 8010e3e:	2300      	movs	r3, #0
 8010e40:	9308      	str	r3, [sp, #32]
 8010e42:	9b07      	ldr	r3, [sp, #28]
 8010e44:	2b09      	cmp	r3, #9
 8010e46:	d863      	bhi.n	8010f10 <_dtoa_r+0x280>
 8010e48:	2b05      	cmp	r3, #5
 8010e4a:	bfc4      	itt	gt
 8010e4c:	3b04      	subgt	r3, #4
 8010e4e:	9307      	strgt	r3, [sp, #28]
 8010e50:	9b07      	ldr	r3, [sp, #28]
 8010e52:	f1a3 0302 	sub.w	r3, r3, #2
 8010e56:	bfcc      	ite	gt
 8010e58:	2400      	movgt	r4, #0
 8010e5a:	2401      	movle	r4, #1
 8010e5c:	2b03      	cmp	r3, #3
 8010e5e:	d863      	bhi.n	8010f28 <_dtoa_r+0x298>
 8010e60:	e8df f003 	tbb	[pc, r3]
 8010e64:	2b375452 	.word	0x2b375452
 8010e68:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010e6c:	441e      	add	r6, r3
 8010e6e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010e72:	2b20      	cmp	r3, #32
 8010e74:	bfc1      	itttt	gt
 8010e76:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010e7a:	409f      	lslgt	r7, r3
 8010e7c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010e80:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010e84:	bfd6      	itet	le
 8010e86:	f1c3 0320 	rsble	r3, r3, #32
 8010e8a:	ea47 0003 	orrgt.w	r0, r7, r3
 8010e8e:	fa04 f003 	lslle.w	r0, r4, r3
 8010e92:	f7ef fb5f 	bl	8000554 <__aeabi_ui2d>
 8010e96:	2201      	movs	r2, #1
 8010e98:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010e9c:	3e01      	subs	r6, #1
 8010e9e:	9212      	str	r2, [sp, #72]	@ 0x48
 8010ea0:	e776      	b.n	8010d90 <_dtoa_r+0x100>
 8010ea2:	2301      	movs	r3, #1
 8010ea4:	e7b7      	b.n	8010e16 <_dtoa_r+0x186>
 8010ea6:	9010      	str	r0, [sp, #64]	@ 0x40
 8010ea8:	e7b6      	b.n	8010e18 <_dtoa_r+0x188>
 8010eaa:	9b00      	ldr	r3, [sp, #0]
 8010eac:	1bdb      	subs	r3, r3, r7
 8010eae:	9300      	str	r3, [sp, #0]
 8010eb0:	427b      	negs	r3, r7
 8010eb2:	9308      	str	r3, [sp, #32]
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	930d      	str	r3, [sp, #52]	@ 0x34
 8010eb8:	e7c3      	b.n	8010e42 <_dtoa_r+0x1b2>
 8010eba:	2301      	movs	r3, #1
 8010ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ebe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ec0:	eb07 0b03 	add.w	fp, r7, r3
 8010ec4:	f10b 0301 	add.w	r3, fp, #1
 8010ec8:	2b01      	cmp	r3, #1
 8010eca:	9303      	str	r3, [sp, #12]
 8010ecc:	bfb8      	it	lt
 8010ece:	2301      	movlt	r3, #1
 8010ed0:	e006      	b.n	8010ee0 <_dtoa_r+0x250>
 8010ed2:	2301      	movs	r3, #1
 8010ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ed6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	dd28      	ble.n	8010f2e <_dtoa_r+0x29e>
 8010edc:	469b      	mov	fp, r3
 8010ede:	9303      	str	r3, [sp, #12]
 8010ee0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010ee4:	2100      	movs	r1, #0
 8010ee6:	2204      	movs	r2, #4
 8010ee8:	f102 0514 	add.w	r5, r2, #20
 8010eec:	429d      	cmp	r5, r3
 8010eee:	d926      	bls.n	8010f3e <_dtoa_r+0x2ae>
 8010ef0:	6041      	str	r1, [r0, #4]
 8010ef2:	4648      	mov	r0, r9
 8010ef4:	f000 fd9c 	bl	8011a30 <_Balloc>
 8010ef8:	4682      	mov	sl, r0
 8010efa:	2800      	cmp	r0, #0
 8010efc:	d142      	bne.n	8010f84 <_dtoa_r+0x2f4>
 8010efe:	4b1e      	ldr	r3, [pc, #120]	@ (8010f78 <_dtoa_r+0x2e8>)
 8010f00:	4602      	mov	r2, r0
 8010f02:	f240 11af 	movw	r1, #431	@ 0x1af
 8010f06:	e6da      	b.n	8010cbe <_dtoa_r+0x2e>
 8010f08:	2300      	movs	r3, #0
 8010f0a:	e7e3      	b.n	8010ed4 <_dtoa_r+0x244>
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	e7d5      	b.n	8010ebc <_dtoa_r+0x22c>
 8010f10:	2401      	movs	r4, #1
 8010f12:	2300      	movs	r3, #0
 8010f14:	9307      	str	r3, [sp, #28]
 8010f16:	9409      	str	r4, [sp, #36]	@ 0x24
 8010f18:	f04f 3bff 	mov.w	fp, #4294967295
 8010f1c:	2200      	movs	r2, #0
 8010f1e:	f8cd b00c 	str.w	fp, [sp, #12]
 8010f22:	2312      	movs	r3, #18
 8010f24:	920c      	str	r2, [sp, #48]	@ 0x30
 8010f26:	e7db      	b.n	8010ee0 <_dtoa_r+0x250>
 8010f28:	2301      	movs	r3, #1
 8010f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f2c:	e7f4      	b.n	8010f18 <_dtoa_r+0x288>
 8010f2e:	f04f 0b01 	mov.w	fp, #1
 8010f32:	f8cd b00c 	str.w	fp, [sp, #12]
 8010f36:	465b      	mov	r3, fp
 8010f38:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010f3c:	e7d0      	b.n	8010ee0 <_dtoa_r+0x250>
 8010f3e:	3101      	adds	r1, #1
 8010f40:	0052      	lsls	r2, r2, #1
 8010f42:	e7d1      	b.n	8010ee8 <_dtoa_r+0x258>
 8010f44:	f3af 8000 	nop.w
 8010f48:	636f4361 	.word	0x636f4361
 8010f4c:	3fd287a7 	.word	0x3fd287a7
 8010f50:	8b60c8b3 	.word	0x8b60c8b3
 8010f54:	3fc68a28 	.word	0x3fc68a28
 8010f58:	509f79fb 	.word	0x509f79fb
 8010f5c:	3fd34413 	.word	0x3fd34413
 8010f60:	080147ea 	.word	0x080147ea
 8010f64:	08014801 	.word	0x08014801
 8010f68:	7ff00000 	.word	0x7ff00000
 8010f6c:	080147b5 	.word	0x080147b5
 8010f70:	3ff80000 	.word	0x3ff80000
 8010f74:	080149b0 	.word	0x080149b0
 8010f78:	08014859 	.word	0x08014859
 8010f7c:	080147e6 	.word	0x080147e6
 8010f80:	080147b4 	.word	0x080147b4
 8010f84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010f88:	6018      	str	r0, [r3, #0]
 8010f8a:	9b03      	ldr	r3, [sp, #12]
 8010f8c:	2b0e      	cmp	r3, #14
 8010f8e:	f200 80a1 	bhi.w	80110d4 <_dtoa_r+0x444>
 8010f92:	2c00      	cmp	r4, #0
 8010f94:	f000 809e 	beq.w	80110d4 <_dtoa_r+0x444>
 8010f98:	2f00      	cmp	r7, #0
 8010f9a:	dd33      	ble.n	8011004 <_dtoa_r+0x374>
 8010f9c:	4b9c      	ldr	r3, [pc, #624]	@ (8011210 <_dtoa_r+0x580>)
 8010f9e:	f007 020f 	and.w	r2, r7, #15
 8010fa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010fa6:	ed93 7b00 	vldr	d7, [r3]
 8010faa:	05f8      	lsls	r0, r7, #23
 8010fac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010fb0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010fb4:	d516      	bpl.n	8010fe4 <_dtoa_r+0x354>
 8010fb6:	4b97      	ldr	r3, [pc, #604]	@ (8011214 <_dtoa_r+0x584>)
 8010fb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010fbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010fc0:	f7ef fc6c 	bl	800089c <__aeabi_ddiv>
 8010fc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fc8:	f004 040f 	and.w	r4, r4, #15
 8010fcc:	2603      	movs	r6, #3
 8010fce:	4d91      	ldr	r5, [pc, #580]	@ (8011214 <_dtoa_r+0x584>)
 8010fd0:	b954      	cbnz	r4, 8010fe8 <_dtoa_r+0x358>
 8010fd2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010fd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fda:	f7ef fc5f 	bl	800089c <__aeabi_ddiv>
 8010fde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fe2:	e028      	b.n	8011036 <_dtoa_r+0x3a6>
 8010fe4:	2602      	movs	r6, #2
 8010fe6:	e7f2      	b.n	8010fce <_dtoa_r+0x33e>
 8010fe8:	07e1      	lsls	r1, r4, #31
 8010fea:	d508      	bpl.n	8010ffe <_dtoa_r+0x36e>
 8010fec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010ff0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010ff4:	f7ef fb28 	bl	8000648 <__aeabi_dmul>
 8010ff8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010ffc:	3601      	adds	r6, #1
 8010ffe:	1064      	asrs	r4, r4, #1
 8011000:	3508      	adds	r5, #8
 8011002:	e7e5      	b.n	8010fd0 <_dtoa_r+0x340>
 8011004:	f000 80af 	beq.w	8011166 <_dtoa_r+0x4d6>
 8011008:	427c      	negs	r4, r7
 801100a:	4b81      	ldr	r3, [pc, #516]	@ (8011210 <_dtoa_r+0x580>)
 801100c:	4d81      	ldr	r5, [pc, #516]	@ (8011214 <_dtoa_r+0x584>)
 801100e:	f004 020f 	and.w	r2, r4, #15
 8011012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801101a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801101e:	f7ef fb13 	bl	8000648 <__aeabi_dmul>
 8011022:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011026:	1124      	asrs	r4, r4, #4
 8011028:	2300      	movs	r3, #0
 801102a:	2602      	movs	r6, #2
 801102c:	2c00      	cmp	r4, #0
 801102e:	f040 808f 	bne.w	8011150 <_dtoa_r+0x4c0>
 8011032:	2b00      	cmp	r3, #0
 8011034:	d1d3      	bne.n	8010fde <_dtoa_r+0x34e>
 8011036:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011038:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801103c:	2b00      	cmp	r3, #0
 801103e:	f000 8094 	beq.w	801116a <_dtoa_r+0x4da>
 8011042:	4b75      	ldr	r3, [pc, #468]	@ (8011218 <_dtoa_r+0x588>)
 8011044:	2200      	movs	r2, #0
 8011046:	4620      	mov	r0, r4
 8011048:	4629      	mov	r1, r5
 801104a:	f7ef fd6f 	bl	8000b2c <__aeabi_dcmplt>
 801104e:	2800      	cmp	r0, #0
 8011050:	f000 808b 	beq.w	801116a <_dtoa_r+0x4da>
 8011054:	9b03      	ldr	r3, [sp, #12]
 8011056:	2b00      	cmp	r3, #0
 8011058:	f000 8087 	beq.w	801116a <_dtoa_r+0x4da>
 801105c:	f1bb 0f00 	cmp.w	fp, #0
 8011060:	dd34      	ble.n	80110cc <_dtoa_r+0x43c>
 8011062:	4620      	mov	r0, r4
 8011064:	4b6d      	ldr	r3, [pc, #436]	@ (801121c <_dtoa_r+0x58c>)
 8011066:	2200      	movs	r2, #0
 8011068:	4629      	mov	r1, r5
 801106a:	f7ef faed 	bl	8000648 <__aeabi_dmul>
 801106e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011072:	f107 38ff 	add.w	r8, r7, #4294967295
 8011076:	3601      	adds	r6, #1
 8011078:	465c      	mov	r4, fp
 801107a:	4630      	mov	r0, r6
 801107c:	f7ef fa7a 	bl	8000574 <__aeabi_i2d>
 8011080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011084:	f7ef fae0 	bl	8000648 <__aeabi_dmul>
 8011088:	4b65      	ldr	r3, [pc, #404]	@ (8011220 <_dtoa_r+0x590>)
 801108a:	2200      	movs	r2, #0
 801108c:	f7ef f926 	bl	80002dc <__adddf3>
 8011090:	4605      	mov	r5, r0
 8011092:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011096:	2c00      	cmp	r4, #0
 8011098:	d16a      	bne.n	8011170 <_dtoa_r+0x4e0>
 801109a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801109e:	4b61      	ldr	r3, [pc, #388]	@ (8011224 <_dtoa_r+0x594>)
 80110a0:	2200      	movs	r2, #0
 80110a2:	f7ef f919 	bl	80002d8 <__aeabi_dsub>
 80110a6:	4602      	mov	r2, r0
 80110a8:	460b      	mov	r3, r1
 80110aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80110ae:	462a      	mov	r2, r5
 80110b0:	4633      	mov	r3, r6
 80110b2:	f7ef fd59 	bl	8000b68 <__aeabi_dcmpgt>
 80110b6:	2800      	cmp	r0, #0
 80110b8:	f040 8298 	bne.w	80115ec <_dtoa_r+0x95c>
 80110bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110c0:	462a      	mov	r2, r5
 80110c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80110c6:	f7ef fd31 	bl	8000b2c <__aeabi_dcmplt>
 80110ca:	bb38      	cbnz	r0, 801111c <_dtoa_r+0x48c>
 80110cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80110d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80110d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	f2c0 8157 	blt.w	801138a <_dtoa_r+0x6fa>
 80110dc:	2f0e      	cmp	r7, #14
 80110de:	f300 8154 	bgt.w	801138a <_dtoa_r+0x6fa>
 80110e2:	4b4b      	ldr	r3, [pc, #300]	@ (8011210 <_dtoa_r+0x580>)
 80110e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80110e8:	ed93 7b00 	vldr	d7, [r3]
 80110ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	ed8d 7b00 	vstr	d7, [sp]
 80110f4:	f280 80e5 	bge.w	80112c2 <_dtoa_r+0x632>
 80110f8:	9b03      	ldr	r3, [sp, #12]
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	f300 80e1 	bgt.w	80112c2 <_dtoa_r+0x632>
 8011100:	d10c      	bne.n	801111c <_dtoa_r+0x48c>
 8011102:	4b48      	ldr	r3, [pc, #288]	@ (8011224 <_dtoa_r+0x594>)
 8011104:	2200      	movs	r2, #0
 8011106:	ec51 0b17 	vmov	r0, r1, d7
 801110a:	f7ef fa9d 	bl	8000648 <__aeabi_dmul>
 801110e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011112:	f7ef fd1f 	bl	8000b54 <__aeabi_dcmpge>
 8011116:	2800      	cmp	r0, #0
 8011118:	f000 8266 	beq.w	80115e8 <_dtoa_r+0x958>
 801111c:	2400      	movs	r4, #0
 801111e:	4625      	mov	r5, r4
 8011120:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011122:	4656      	mov	r6, sl
 8011124:	ea6f 0803 	mvn.w	r8, r3
 8011128:	2700      	movs	r7, #0
 801112a:	4621      	mov	r1, r4
 801112c:	4648      	mov	r0, r9
 801112e:	f000 fcbf 	bl	8011ab0 <_Bfree>
 8011132:	2d00      	cmp	r5, #0
 8011134:	f000 80bd 	beq.w	80112b2 <_dtoa_r+0x622>
 8011138:	b12f      	cbz	r7, 8011146 <_dtoa_r+0x4b6>
 801113a:	42af      	cmp	r7, r5
 801113c:	d003      	beq.n	8011146 <_dtoa_r+0x4b6>
 801113e:	4639      	mov	r1, r7
 8011140:	4648      	mov	r0, r9
 8011142:	f000 fcb5 	bl	8011ab0 <_Bfree>
 8011146:	4629      	mov	r1, r5
 8011148:	4648      	mov	r0, r9
 801114a:	f000 fcb1 	bl	8011ab0 <_Bfree>
 801114e:	e0b0      	b.n	80112b2 <_dtoa_r+0x622>
 8011150:	07e2      	lsls	r2, r4, #31
 8011152:	d505      	bpl.n	8011160 <_dtoa_r+0x4d0>
 8011154:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011158:	f7ef fa76 	bl	8000648 <__aeabi_dmul>
 801115c:	3601      	adds	r6, #1
 801115e:	2301      	movs	r3, #1
 8011160:	1064      	asrs	r4, r4, #1
 8011162:	3508      	adds	r5, #8
 8011164:	e762      	b.n	801102c <_dtoa_r+0x39c>
 8011166:	2602      	movs	r6, #2
 8011168:	e765      	b.n	8011036 <_dtoa_r+0x3a6>
 801116a:	9c03      	ldr	r4, [sp, #12]
 801116c:	46b8      	mov	r8, r7
 801116e:	e784      	b.n	801107a <_dtoa_r+0x3ea>
 8011170:	4b27      	ldr	r3, [pc, #156]	@ (8011210 <_dtoa_r+0x580>)
 8011172:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011174:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011178:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801117c:	4454      	add	r4, sl
 801117e:	2900      	cmp	r1, #0
 8011180:	d054      	beq.n	801122c <_dtoa_r+0x59c>
 8011182:	4929      	ldr	r1, [pc, #164]	@ (8011228 <_dtoa_r+0x598>)
 8011184:	2000      	movs	r0, #0
 8011186:	f7ef fb89 	bl	800089c <__aeabi_ddiv>
 801118a:	4633      	mov	r3, r6
 801118c:	462a      	mov	r2, r5
 801118e:	f7ef f8a3 	bl	80002d8 <__aeabi_dsub>
 8011192:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011196:	4656      	mov	r6, sl
 8011198:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801119c:	f7ef fd04 	bl	8000ba8 <__aeabi_d2iz>
 80111a0:	4605      	mov	r5, r0
 80111a2:	f7ef f9e7 	bl	8000574 <__aeabi_i2d>
 80111a6:	4602      	mov	r2, r0
 80111a8:	460b      	mov	r3, r1
 80111aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80111ae:	f7ef f893 	bl	80002d8 <__aeabi_dsub>
 80111b2:	3530      	adds	r5, #48	@ 0x30
 80111b4:	4602      	mov	r2, r0
 80111b6:	460b      	mov	r3, r1
 80111b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80111bc:	f806 5b01 	strb.w	r5, [r6], #1
 80111c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80111c4:	f7ef fcb2 	bl	8000b2c <__aeabi_dcmplt>
 80111c8:	2800      	cmp	r0, #0
 80111ca:	d172      	bne.n	80112b2 <_dtoa_r+0x622>
 80111cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80111d0:	4911      	ldr	r1, [pc, #68]	@ (8011218 <_dtoa_r+0x588>)
 80111d2:	2000      	movs	r0, #0
 80111d4:	f7ef f880 	bl	80002d8 <__aeabi_dsub>
 80111d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80111dc:	f7ef fca6 	bl	8000b2c <__aeabi_dcmplt>
 80111e0:	2800      	cmp	r0, #0
 80111e2:	f040 80b4 	bne.w	801134e <_dtoa_r+0x6be>
 80111e6:	42a6      	cmp	r6, r4
 80111e8:	f43f af70 	beq.w	80110cc <_dtoa_r+0x43c>
 80111ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80111f0:	4b0a      	ldr	r3, [pc, #40]	@ (801121c <_dtoa_r+0x58c>)
 80111f2:	2200      	movs	r2, #0
 80111f4:	f7ef fa28 	bl	8000648 <__aeabi_dmul>
 80111f8:	4b08      	ldr	r3, [pc, #32]	@ (801121c <_dtoa_r+0x58c>)
 80111fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80111fe:	2200      	movs	r2, #0
 8011200:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011204:	f7ef fa20 	bl	8000648 <__aeabi_dmul>
 8011208:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801120c:	e7c4      	b.n	8011198 <_dtoa_r+0x508>
 801120e:	bf00      	nop
 8011210:	080149b0 	.word	0x080149b0
 8011214:	08014988 	.word	0x08014988
 8011218:	3ff00000 	.word	0x3ff00000
 801121c:	40240000 	.word	0x40240000
 8011220:	401c0000 	.word	0x401c0000
 8011224:	40140000 	.word	0x40140000
 8011228:	3fe00000 	.word	0x3fe00000
 801122c:	4631      	mov	r1, r6
 801122e:	4628      	mov	r0, r5
 8011230:	f7ef fa0a 	bl	8000648 <__aeabi_dmul>
 8011234:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011238:	9413      	str	r4, [sp, #76]	@ 0x4c
 801123a:	4656      	mov	r6, sl
 801123c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011240:	f7ef fcb2 	bl	8000ba8 <__aeabi_d2iz>
 8011244:	4605      	mov	r5, r0
 8011246:	f7ef f995 	bl	8000574 <__aeabi_i2d>
 801124a:	4602      	mov	r2, r0
 801124c:	460b      	mov	r3, r1
 801124e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011252:	f7ef f841 	bl	80002d8 <__aeabi_dsub>
 8011256:	3530      	adds	r5, #48	@ 0x30
 8011258:	f806 5b01 	strb.w	r5, [r6], #1
 801125c:	4602      	mov	r2, r0
 801125e:	460b      	mov	r3, r1
 8011260:	42a6      	cmp	r6, r4
 8011262:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011266:	f04f 0200 	mov.w	r2, #0
 801126a:	d124      	bne.n	80112b6 <_dtoa_r+0x626>
 801126c:	4baf      	ldr	r3, [pc, #700]	@ (801152c <_dtoa_r+0x89c>)
 801126e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011272:	f7ef f833 	bl	80002dc <__adddf3>
 8011276:	4602      	mov	r2, r0
 8011278:	460b      	mov	r3, r1
 801127a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801127e:	f7ef fc73 	bl	8000b68 <__aeabi_dcmpgt>
 8011282:	2800      	cmp	r0, #0
 8011284:	d163      	bne.n	801134e <_dtoa_r+0x6be>
 8011286:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801128a:	49a8      	ldr	r1, [pc, #672]	@ (801152c <_dtoa_r+0x89c>)
 801128c:	2000      	movs	r0, #0
 801128e:	f7ef f823 	bl	80002d8 <__aeabi_dsub>
 8011292:	4602      	mov	r2, r0
 8011294:	460b      	mov	r3, r1
 8011296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801129a:	f7ef fc47 	bl	8000b2c <__aeabi_dcmplt>
 801129e:	2800      	cmp	r0, #0
 80112a0:	f43f af14 	beq.w	80110cc <_dtoa_r+0x43c>
 80112a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80112a6:	1e73      	subs	r3, r6, #1
 80112a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80112aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80112ae:	2b30      	cmp	r3, #48	@ 0x30
 80112b0:	d0f8      	beq.n	80112a4 <_dtoa_r+0x614>
 80112b2:	4647      	mov	r7, r8
 80112b4:	e03b      	b.n	801132e <_dtoa_r+0x69e>
 80112b6:	4b9e      	ldr	r3, [pc, #632]	@ (8011530 <_dtoa_r+0x8a0>)
 80112b8:	f7ef f9c6 	bl	8000648 <__aeabi_dmul>
 80112bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80112c0:	e7bc      	b.n	801123c <_dtoa_r+0x5ac>
 80112c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80112c6:	4656      	mov	r6, sl
 80112c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80112cc:	4620      	mov	r0, r4
 80112ce:	4629      	mov	r1, r5
 80112d0:	f7ef fae4 	bl	800089c <__aeabi_ddiv>
 80112d4:	f7ef fc68 	bl	8000ba8 <__aeabi_d2iz>
 80112d8:	4680      	mov	r8, r0
 80112da:	f7ef f94b 	bl	8000574 <__aeabi_i2d>
 80112de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80112e2:	f7ef f9b1 	bl	8000648 <__aeabi_dmul>
 80112e6:	4602      	mov	r2, r0
 80112e8:	460b      	mov	r3, r1
 80112ea:	4620      	mov	r0, r4
 80112ec:	4629      	mov	r1, r5
 80112ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80112f2:	f7ee fff1 	bl	80002d8 <__aeabi_dsub>
 80112f6:	f806 4b01 	strb.w	r4, [r6], #1
 80112fa:	9d03      	ldr	r5, [sp, #12]
 80112fc:	eba6 040a 	sub.w	r4, r6, sl
 8011300:	42a5      	cmp	r5, r4
 8011302:	4602      	mov	r2, r0
 8011304:	460b      	mov	r3, r1
 8011306:	d133      	bne.n	8011370 <_dtoa_r+0x6e0>
 8011308:	f7ee ffe8 	bl	80002dc <__adddf3>
 801130c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011310:	4604      	mov	r4, r0
 8011312:	460d      	mov	r5, r1
 8011314:	f7ef fc28 	bl	8000b68 <__aeabi_dcmpgt>
 8011318:	b9c0      	cbnz	r0, 801134c <_dtoa_r+0x6bc>
 801131a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801131e:	4620      	mov	r0, r4
 8011320:	4629      	mov	r1, r5
 8011322:	f7ef fbf9 	bl	8000b18 <__aeabi_dcmpeq>
 8011326:	b110      	cbz	r0, 801132e <_dtoa_r+0x69e>
 8011328:	f018 0f01 	tst.w	r8, #1
 801132c:	d10e      	bne.n	801134c <_dtoa_r+0x6bc>
 801132e:	9902      	ldr	r1, [sp, #8]
 8011330:	4648      	mov	r0, r9
 8011332:	f000 fbbd 	bl	8011ab0 <_Bfree>
 8011336:	2300      	movs	r3, #0
 8011338:	7033      	strb	r3, [r6, #0]
 801133a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801133c:	3701      	adds	r7, #1
 801133e:	601f      	str	r7, [r3, #0]
 8011340:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011342:	2b00      	cmp	r3, #0
 8011344:	f000 824b 	beq.w	80117de <_dtoa_r+0xb4e>
 8011348:	601e      	str	r6, [r3, #0]
 801134a:	e248      	b.n	80117de <_dtoa_r+0xb4e>
 801134c:	46b8      	mov	r8, r7
 801134e:	4633      	mov	r3, r6
 8011350:	461e      	mov	r6, r3
 8011352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011356:	2a39      	cmp	r2, #57	@ 0x39
 8011358:	d106      	bne.n	8011368 <_dtoa_r+0x6d8>
 801135a:	459a      	cmp	sl, r3
 801135c:	d1f8      	bne.n	8011350 <_dtoa_r+0x6c0>
 801135e:	2230      	movs	r2, #48	@ 0x30
 8011360:	f108 0801 	add.w	r8, r8, #1
 8011364:	f88a 2000 	strb.w	r2, [sl]
 8011368:	781a      	ldrb	r2, [r3, #0]
 801136a:	3201      	adds	r2, #1
 801136c:	701a      	strb	r2, [r3, #0]
 801136e:	e7a0      	b.n	80112b2 <_dtoa_r+0x622>
 8011370:	4b6f      	ldr	r3, [pc, #444]	@ (8011530 <_dtoa_r+0x8a0>)
 8011372:	2200      	movs	r2, #0
 8011374:	f7ef f968 	bl	8000648 <__aeabi_dmul>
 8011378:	2200      	movs	r2, #0
 801137a:	2300      	movs	r3, #0
 801137c:	4604      	mov	r4, r0
 801137e:	460d      	mov	r5, r1
 8011380:	f7ef fbca 	bl	8000b18 <__aeabi_dcmpeq>
 8011384:	2800      	cmp	r0, #0
 8011386:	d09f      	beq.n	80112c8 <_dtoa_r+0x638>
 8011388:	e7d1      	b.n	801132e <_dtoa_r+0x69e>
 801138a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801138c:	2a00      	cmp	r2, #0
 801138e:	f000 80ea 	beq.w	8011566 <_dtoa_r+0x8d6>
 8011392:	9a07      	ldr	r2, [sp, #28]
 8011394:	2a01      	cmp	r2, #1
 8011396:	f300 80cd 	bgt.w	8011534 <_dtoa_r+0x8a4>
 801139a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801139c:	2a00      	cmp	r2, #0
 801139e:	f000 80c1 	beq.w	8011524 <_dtoa_r+0x894>
 80113a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80113a6:	9c08      	ldr	r4, [sp, #32]
 80113a8:	9e00      	ldr	r6, [sp, #0]
 80113aa:	9a00      	ldr	r2, [sp, #0]
 80113ac:	441a      	add	r2, r3
 80113ae:	9200      	str	r2, [sp, #0]
 80113b0:	9a06      	ldr	r2, [sp, #24]
 80113b2:	2101      	movs	r1, #1
 80113b4:	441a      	add	r2, r3
 80113b6:	4648      	mov	r0, r9
 80113b8:	9206      	str	r2, [sp, #24]
 80113ba:	f000 fc77 	bl	8011cac <__i2b>
 80113be:	4605      	mov	r5, r0
 80113c0:	b166      	cbz	r6, 80113dc <_dtoa_r+0x74c>
 80113c2:	9b06      	ldr	r3, [sp, #24]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	dd09      	ble.n	80113dc <_dtoa_r+0x74c>
 80113c8:	42b3      	cmp	r3, r6
 80113ca:	9a00      	ldr	r2, [sp, #0]
 80113cc:	bfa8      	it	ge
 80113ce:	4633      	movge	r3, r6
 80113d0:	1ad2      	subs	r2, r2, r3
 80113d2:	9200      	str	r2, [sp, #0]
 80113d4:	9a06      	ldr	r2, [sp, #24]
 80113d6:	1af6      	subs	r6, r6, r3
 80113d8:	1ad3      	subs	r3, r2, r3
 80113da:	9306      	str	r3, [sp, #24]
 80113dc:	9b08      	ldr	r3, [sp, #32]
 80113de:	b30b      	cbz	r3, 8011424 <_dtoa_r+0x794>
 80113e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	f000 80c6 	beq.w	8011574 <_dtoa_r+0x8e4>
 80113e8:	2c00      	cmp	r4, #0
 80113ea:	f000 80c0 	beq.w	801156e <_dtoa_r+0x8de>
 80113ee:	4629      	mov	r1, r5
 80113f0:	4622      	mov	r2, r4
 80113f2:	4648      	mov	r0, r9
 80113f4:	f000 fd12 	bl	8011e1c <__pow5mult>
 80113f8:	9a02      	ldr	r2, [sp, #8]
 80113fa:	4601      	mov	r1, r0
 80113fc:	4605      	mov	r5, r0
 80113fe:	4648      	mov	r0, r9
 8011400:	f000 fc6a 	bl	8011cd8 <__multiply>
 8011404:	9902      	ldr	r1, [sp, #8]
 8011406:	4680      	mov	r8, r0
 8011408:	4648      	mov	r0, r9
 801140a:	f000 fb51 	bl	8011ab0 <_Bfree>
 801140e:	9b08      	ldr	r3, [sp, #32]
 8011410:	1b1b      	subs	r3, r3, r4
 8011412:	9308      	str	r3, [sp, #32]
 8011414:	f000 80b1 	beq.w	801157a <_dtoa_r+0x8ea>
 8011418:	9a08      	ldr	r2, [sp, #32]
 801141a:	4641      	mov	r1, r8
 801141c:	4648      	mov	r0, r9
 801141e:	f000 fcfd 	bl	8011e1c <__pow5mult>
 8011422:	9002      	str	r0, [sp, #8]
 8011424:	2101      	movs	r1, #1
 8011426:	4648      	mov	r0, r9
 8011428:	f000 fc40 	bl	8011cac <__i2b>
 801142c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801142e:	4604      	mov	r4, r0
 8011430:	2b00      	cmp	r3, #0
 8011432:	f000 81d8 	beq.w	80117e6 <_dtoa_r+0xb56>
 8011436:	461a      	mov	r2, r3
 8011438:	4601      	mov	r1, r0
 801143a:	4648      	mov	r0, r9
 801143c:	f000 fcee 	bl	8011e1c <__pow5mult>
 8011440:	9b07      	ldr	r3, [sp, #28]
 8011442:	2b01      	cmp	r3, #1
 8011444:	4604      	mov	r4, r0
 8011446:	f300 809f 	bgt.w	8011588 <_dtoa_r+0x8f8>
 801144a:	9b04      	ldr	r3, [sp, #16]
 801144c:	2b00      	cmp	r3, #0
 801144e:	f040 8097 	bne.w	8011580 <_dtoa_r+0x8f0>
 8011452:	9b05      	ldr	r3, [sp, #20]
 8011454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011458:	2b00      	cmp	r3, #0
 801145a:	f040 8093 	bne.w	8011584 <_dtoa_r+0x8f4>
 801145e:	9b05      	ldr	r3, [sp, #20]
 8011460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011464:	0d1b      	lsrs	r3, r3, #20
 8011466:	051b      	lsls	r3, r3, #20
 8011468:	b133      	cbz	r3, 8011478 <_dtoa_r+0x7e8>
 801146a:	9b00      	ldr	r3, [sp, #0]
 801146c:	3301      	adds	r3, #1
 801146e:	9300      	str	r3, [sp, #0]
 8011470:	9b06      	ldr	r3, [sp, #24]
 8011472:	3301      	adds	r3, #1
 8011474:	9306      	str	r3, [sp, #24]
 8011476:	2301      	movs	r3, #1
 8011478:	9308      	str	r3, [sp, #32]
 801147a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801147c:	2b00      	cmp	r3, #0
 801147e:	f000 81b8 	beq.w	80117f2 <_dtoa_r+0xb62>
 8011482:	6923      	ldr	r3, [r4, #16]
 8011484:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011488:	6918      	ldr	r0, [r3, #16]
 801148a:	f000 fbc3 	bl	8011c14 <__hi0bits>
 801148e:	f1c0 0020 	rsb	r0, r0, #32
 8011492:	9b06      	ldr	r3, [sp, #24]
 8011494:	4418      	add	r0, r3
 8011496:	f010 001f 	ands.w	r0, r0, #31
 801149a:	f000 8082 	beq.w	80115a2 <_dtoa_r+0x912>
 801149e:	f1c0 0320 	rsb	r3, r0, #32
 80114a2:	2b04      	cmp	r3, #4
 80114a4:	dd73      	ble.n	801158e <_dtoa_r+0x8fe>
 80114a6:	9b00      	ldr	r3, [sp, #0]
 80114a8:	f1c0 001c 	rsb	r0, r0, #28
 80114ac:	4403      	add	r3, r0
 80114ae:	9300      	str	r3, [sp, #0]
 80114b0:	9b06      	ldr	r3, [sp, #24]
 80114b2:	4403      	add	r3, r0
 80114b4:	4406      	add	r6, r0
 80114b6:	9306      	str	r3, [sp, #24]
 80114b8:	9b00      	ldr	r3, [sp, #0]
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	dd05      	ble.n	80114ca <_dtoa_r+0x83a>
 80114be:	9902      	ldr	r1, [sp, #8]
 80114c0:	461a      	mov	r2, r3
 80114c2:	4648      	mov	r0, r9
 80114c4:	f000 fd04 	bl	8011ed0 <__lshift>
 80114c8:	9002      	str	r0, [sp, #8]
 80114ca:	9b06      	ldr	r3, [sp, #24]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	dd05      	ble.n	80114dc <_dtoa_r+0x84c>
 80114d0:	4621      	mov	r1, r4
 80114d2:	461a      	mov	r2, r3
 80114d4:	4648      	mov	r0, r9
 80114d6:	f000 fcfb 	bl	8011ed0 <__lshift>
 80114da:	4604      	mov	r4, r0
 80114dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d061      	beq.n	80115a6 <_dtoa_r+0x916>
 80114e2:	9802      	ldr	r0, [sp, #8]
 80114e4:	4621      	mov	r1, r4
 80114e6:	f000 fd5f 	bl	8011fa8 <__mcmp>
 80114ea:	2800      	cmp	r0, #0
 80114ec:	da5b      	bge.n	80115a6 <_dtoa_r+0x916>
 80114ee:	2300      	movs	r3, #0
 80114f0:	9902      	ldr	r1, [sp, #8]
 80114f2:	220a      	movs	r2, #10
 80114f4:	4648      	mov	r0, r9
 80114f6:	f000 fafd 	bl	8011af4 <__multadd>
 80114fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114fc:	9002      	str	r0, [sp, #8]
 80114fe:	f107 38ff 	add.w	r8, r7, #4294967295
 8011502:	2b00      	cmp	r3, #0
 8011504:	f000 8177 	beq.w	80117f6 <_dtoa_r+0xb66>
 8011508:	4629      	mov	r1, r5
 801150a:	2300      	movs	r3, #0
 801150c:	220a      	movs	r2, #10
 801150e:	4648      	mov	r0, r9
 8011510:	f000 faf0 	bl	8011af4 <__multadd>
 8011514:	f1bb 0f00 	cmp.w	fp, #0
 8011518:	4605      	mov	r5, r0
 801151a:	dc6f      	bgt.n	80115fc <_dtoa_r+0x96c>
 801151c:	9b07      	ldr	r3, [sp, #28]
 801151e:	2b02      	cmp	r3, #2
 8011520:	dc49      	bgt.n	80115b6 <_dtoa_r+0x926>
 8011522:	e06b      	b.n	80115fc <_dtoa_r+0x96c>
 8011524:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011526:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801152a:	e73c      	b.n	80113a6 <_dtoa_r+0x716>
 801152c:	3fe00000 	.word	0x3fe00000
 8011530:	40240000 	.word	0x40240000
 8011534:	9b03      	ldr	r3, [sp, #12]
 8011536:	1e5c      	subs	r4, r3, #1
 8011538:	9b08      	ldr	r3, [sp, #32]
 801153a:	42a3      	cmp	r3, r4
 801153c:	db09      	blt.n	8011552 <_dtoa_r+0x8c2>
 801153e:	1b1c      	subs	r4, r3, r4
 8011540:	9b03      	ldr	r3, [sp, #12]
 8011542:	2b00      	cmp	r3, #0
 8011544:	f6bf af30 	bge.w	80113a8 <_dtoa_r+0x718>
 8011548:	9b00      	ldr	r3, [sp, #0]
 801154a:	9a03      	ldr	r2, [sp, #12]
 801154c:	1a9e      	subs	r6, r3, r2
 801154e:	2300      	movs	r3, #0
 8011550:	e72b      	b.n	80113aa <_dtoa_r+0x71a>
 8011552:	9b08      	ldr	r3, [sp, #32]
 8011554:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011556:	9408      	str	r4, [sp, #32]
 8011558:	1ae3      	subs	r3, r4, r3
 801155a:	441a      	add	r2, r3
 801155c:	9e00      	ldr	r6, [sp, #0]
 801155e:	9b03      	ldr	r3, [sp, #12]
 8011560:	920d      	str	r2, [sp, #52]	@ 0x34
 8011562:	2400      	movs	r4, #0
 8011564:	e721      	b.n	80113aa <_dtoa_r+0x71a>
 8011566:	9c08      	ldr	r4, [sp, #32]
 8011568:	9e00      	ldr	r6, [sp, #0]
 801156a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801156c:	e728      	b.n	80113c0 <_dtoa_r+0x730>
 801156e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011572:	e751      	b.n	8011418 <_dtoa_r+0x788>
 8011574:	9a08      	ldr	r2, [sp, #32]
 8011576:	9902      	ldr	r1, [sp, #8]
 8011578:	e750      	b.n	801141c <_dtoa_r+0x78c>
 801157a:	f8cd 8008 	str.w	r8, [sp, #8]
 801157e:	e751      	b.n	8011424 <_dtoa_r+0x794>
 8011580:	2300      	movs	r3, #0
 8011582:	e779      	b.n	8011478 <_dtoa_r+0x7e8>
 8011584:	9b04      	ldr	r3, [sp, #16]
 8011586:	e777      	b.n	8011478 <_dtoa_r+0x7e8>
 8011588:	2300      	movs	r3, #0
 801158a:	9308      	str	r3, [sp, #32]
 801158c:	e779      	b.n	8011482 <_dtoa_r+0x7f2>
 801158e:	d093      	beq.n	80114b8 <_dtoa_r+0x828>
 8011590:	9a00      	ldr	r2, [sp, #0]
 8011592:	331c      	adds	r3, #28
 8011594:	441a      	add	r2, r3
 8011596:	9200      	str	r2, [sp, #0]
 8011598:	9a06      	ldr	r2, [sp, #24]
 801159a:	441a      	add	r2, r3
 801159c:	441e      	add	r6, r3
 801159e:	9206      	str	r2, [sp, #24]
 80115a0:	e78a      	b.n	80114b8 <_dtoa_r+0x828>
 80115a2:	4603      	mov	r3, r0
 80115a4:	e7f4      	b.n	8011590 <_dtoa_r+0x900>
 80115a6:	9b03      	ldr	r3, [sp, #12]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	46b8      	mov	r8, r7
 80115ac:	dc20      	bgt.n	80115f0 <_dtoa_r+0x960>
 80115ae:	469b      	mov	fp, r3
 80115b0:	9b07      	ldr	r3, [sp, #28]
 80115b2:	2b02      	cmp	r3, #2
 80115b4:	dd1e      	ble.n	80115f4 <_dtoa_r+0x964>
 80115b6:	f1bb 0f00 	cmp.w	fp, #0
 80115ba:	f47f adb1 	bne.w	8011120 <_dtoa_r+0x490>
 80115be:	4621      	mov	r1, r4
 80115c0:	465b      	mov	r3, fp
 80115c2:	2205      	movs	r2, #5
 80115c4:	4648      	mov	r0, r9
 80115c6:	f000 fa95 	bl	8011af4 <__multadd>
 80115ca:	4601      	mov	r1, r0
 80115cc:	4604      	mov	r4, r0
 80115ce:	9802      	ldr	r0, [sp, #8]
 80115d0:	f000 fcea 	bl	8011fa8 <__mcmp>
 80115d4:	2800      	cmp	r0, #0
 80115d6:	f77f ada3 	ble.w	8011120 <_dtoa_r+0x490>
 80115da:	4656      	mov	r6, sl
 80115dc:	2331      	movs	r3, #49	@ 0x31
 80115de:	f806 3b01 	strb.w	r3, [r6], #1
 80115e2:	f108 0801 	add.w	r8, r8, #1
 80115e6:	e59f      	b.n	8011128 <_dtoa_r+0x498>
 80115e8:	9c03      	ldr	r4, [sp, #12]
 80115ea:	46b8      	mov	r8, r7
 80115ec:	4625      	mov	r5, r4
 80115ee:	e7f4      	b.n	80115da <_dtoa_r+0x94a>
 80115f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80115f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	f000 8101 	beq.w	80117fe <_dtoa_r+0xb6e>
 80115fc:	2e00      	cmp	r6, #0
 80115fe:	dd05      	ble.n	801160c <_dtoa_r+0x97c>
 8011600:	4629      	mov	r1, r5
 8011602:	4632      	mov	r2, r6
 8011604:	4648      	mov	r0, r9
 8011606:	f000 fc63 	bl	8011ed0 <__lshift>
 801160a:	4605      	mov	r5, r0
 801160c:	9b08      	ldr	r3, [sp, #32]
 801160e:	2b00      	cmp	r3, #0
 8011610:	d05c      	beq.n	80116cc <_dtoa_r+0xa3c>
 8011612:	6869      	ldr	r1, [r5, #4]
 8011614:	4648      	mov	r0, r9
 8011616:	f000 fa0b 	bl	8011a30 <_Balloc>
 801161a:	4606      	mov	r6, r0
 801161c:	b928      	cbnz	r0, 801162a <_dtoa_r+0x99a>
 801161e:	4b82      	ldr	r3, [pc, #520]	@ (8011828 <_dtoa_r+0xb98>)
 8011620:	4602      	mov	r2, r0
 8011622:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011626:	f7ff bb4a 	b.w	8010cbe <_dtoa_r+0x2e>
 801162a:	692a      	ldr	r2, [r5, #16]
 801162c:	3202      	adds	r2, #2
 801162e:	0092      	lsls	r2, r2, #2
 8011630:	f105 010c 	add.w	r1, r5, #12
 8011634:	300c      	adds	r0, #12
 8011636:	f7ff fa8c 	bl	8010b52 <memcpy>
 801163a:	2201      	movs	r2, #1
 801163c:	4631      	mov	r1, r6
 801163e:	4648      	mov	r0, r9
 8011640:	f000 fc46 	bl	8011ed0 <__lshift>
 8011644:	f10a 0301 	add.w	r3, sl, #1
 8011648:	9300      	str	r3, [sp, #0]
 801164a:	eb0a 030b 	add.w	r3, sl, fp
 801164e:	9308      	str	r3, [sp, #32]
 8011650:	9b04      	ldr	r3, [sp, #16]
 8011652:	f003 0301 	and.w	r3, r3, #1
 8011656:	462f      	mov	r7, r5
 8011658:	9306      	str	r3, [sp, #24]
 801165a:	4605      	mov	r5, r0
 801165c:	9b00      	ldr	r3, [sp, #0]
 801165e:	9802      	ldr	r0, [sp, #8]
 8011660:	4621      	mov	r1, r4
 8011662:	f103 3bff 	add.w	fp, r3, #4294967295
 8011666:	f7ff fa89 	bl	8010b7c <quorem>
 801166a:	4603      	mov	r3, r0
 801166c:	3330      	adds	r3, #48	@ 0x30
 801166e:	9003      	str	r0, [sp, #12]
 8011670:	4639      	mov	r1, r7
 8011672:	9802      	ldr	r0, [sp, #8]
 8011674:	9309      	str	r3, [sp, #36]	@ 0x24
 8011676:	f000 fc97 	bl	8011fa8 <__mcmp>
 801167a:	462a      	mov	r2, r5
 801167c:	9004      	str	r0, [sp, #16]
 801167e:	4621      	mov	r1, r4
 8011680:	4648      	mov	r0, r9
 8011682:	f000 fcad 	bl	8011fe0 <__mdiff>
 8011686:	68c2      	ldr	r2, [r0, #12]
 8011688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801168a:	4606      	mov	r6, r0
 801168c:	bb02      	cbnz	r2, 80116d0 <_dtoa_r+0xa40>
 801168e:	4601      	mov	r1, r0
 8011690:	9802      	ldr	r0, [sp, #8]
 8011692:	f000 fc89 	bl	8011fa8 <__mcmp>
 8011696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011698:	4602      	mov	r2, r0
 801169a:	4631      	mov	r1, r6
 801169c:	4648      	mov	r0, r9
 801169e:	920c      	str	r2, [sp, #48]	@ 0x30
 80116a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80116a2:	f000 fa05 	bl	8011ab0 <_Bfree>
 80116a6:	9b07      	ldr	r3, [sp, #28]
 80116a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80116aa:	9e00      	ldr	r6, [sp, #0]
 80116ac:	ea42 0103 	orr.w	r1, r2, r3
 80116b0:	9b06      	ldr	r3, [sp, #24]
 80116b2:	4319      	orrs	r1, r3
 80116b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116b6:	d10d      	bne.n	80116d4 <_dtoa_r+0xa44>
 80116b8:	2b39      	cmp	r3, #57	@ 0x39
 80116ba:	d027      	beq.n	801170c <_dtoa_r+0xa7c>
 80116bc:	9a04      	ldr	r2, [sp, #16]
 80116be:	2a00      	cmp	r2, #0
 80116c0:	dd01      	ble.n	80116c6 <_dtoa_r+0xa36>
 80116c2:	9b03      	ldr	r3, [sp, #12]
 80116c4:	3331      	adds	r3, #49	@ 0x31
 80116c6:	f88b 3000 	strb.w	r3, [fp]
 80116ca:	e52e      	b.n	801112a <_dtoa_r+0x49a>
 80116cc:	4628      	mov	r0, r5
 80116ce:	e7b9      	b.n	8011644 <_dtoa_r+0x9b4>
 80116d0:	2201      	movs	r2, #1
 80116d2:	e7e2      	b.n	801169a <_dtoa_r+0xa0a>
 80116d4:	9904      	ldr	r1, [sp, #16]
 80116d6:	2900      	cmp	r1, #0
 80116d8:	db04      	blt.n	80116e4 <_dtoa_r+0xa54>
 80116da:	9807      	ldr	r0, [sp, #28]
 80116dc:	4301      	orrs	r1, r0
 80116de:	9806      	ldr	r0, [sp, #24]
 80116e0:	4301      	orrs	r1, r0
 80116e2:	d120      	bne.n	8011726 <_dtoa_r+0xa96>
 80116e4:	2a00      	cmp	r2, #0
 80116e6:	ddee      	ble.n	80116c6 <_dtoa_r+0xa36>
 80116e8:	9902      	ldr	r1, [sp, #8]
 80116ea:	9300      	str	r3, [sp, #0]
 80116ec:	2201      	movs	r2, #1
 80116ee:	4648      	mov	r0, r9
 80116f0:	f000 fbee 	bl	8011ed0 <__lshift>
 80116f4:	4621      	mov	r1, r4
 80116f6:	9002      	str	r0, [sp, #8]
 80116f8:	f000 fc56 	bl	8011fa8 <__mcmp>
 80116fc:	2800      	cmp	r0, #0
 80116fe:	9b00      	ldr	r3, [sp, #0]
 8011700:	dc02      	bgt.n	8011708 <_dtoa_r+0xa78>
 8011702:	d1e0      	bne.n	80116c6 <_dtoa_r+0xa36>
 8011704:	07da      	lsls	r2, r3, #31
 8011706:	d5de      	bpl.n	80116c6 <_dtoa_r+0xa36>
 8011708:	2b39      	cmp	r3, #57	@ 0x39
 801170a:	d1da      	bne.n	80116c2 <_dtoa_r+0xa32>
 801170c:	2339      	movs	r3, #57	@ 0x39
 801170e:	f88b 3000 	strb.w	r3, [fp]
 8011712:	4633      	mov	r3, r6
 8011714:	461e      	mov	r6, r3
 8011716:	3b01      	subs	r3, #1
 8011718:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801171c:	2a39      	cmp	r2, #57	@ 0x39
 801171e:	d04e      	beq.n	80117be <_dtoa_r+0xb2e>
 8011720:	3201      	adds	r2, #1
 8011722:	701a      	strb	r2, [r3, #0]
 8011724:	e501      	b.n	801112a <_dtoa_r+0x49a>
 8011726:	2a00      	cmp	r2, #0
 8011728:	dd03      	ble.n	8011732 <_dtoa_r+0xaa2>
 801172a:	2b39      	cmp	r3, #57	@ 0x39
 801172c:	d0ee      	beq.n	801170c <_dtoa_r+0xa7c>
 801172e:	3301      	adds	r3, #1
 8011730:	e7c9      	b.n	80116c6 <_dtoa_r+0xa36>
 8011732:	9a00      	ldr	r2, [sp, #0]
 8011734:	9908      	ldr	r1, [sp, #32]
 8011736:	f802 3c01 	strb.w	r3, [r2, #-1]
 801173a:	428a      	cmp	r2, r1
 801173c:	d028      	beq.n	8011790 <_dtoa_r+0xb00>
 801173e:	9902      	ldr	r1, [sp, #8]
 8011740:	2300      	movs	r3, #0
 8011742:	220a      	movs	r2, #10
 8011744:	4648      	mov	r0, r9
 8011746:	f000 f9d5 	bl	8011af4 <__multadd>
 801174a:	42af      	cmp	r7, r5
 801174c:	9002      	str	r0, [sp, #8]
 801174e:	f04f 0300 	mov.w	r3, #0
 8011752:	f04f 020a 	mov.w	r2, #10
 8011756:	4639      	mov	r1, r7
 8011758:	4648      	mov	r0, r9
 801175a:	d107      	bne.n	801176c <_dtoa_r+0xadc>
 801175c:	f000 f9ca 	bl	8011af4 <__multadd>
 8011760:	4607      	mov	r7, r0
 8011762:	4605      	mov	r5, r0
 8011764:	9b00      	ldr	r3, [sp, #0]
 8011766:	3301      	adds	r3, #1
 8011768:	9300      	str	r3, [sp, #0]
 801176a:	e777      	b.n	801165c <_dtoa_r+0x9cc>
 801176c:	f000 f9c2 	bl	8011af4 <__multadd>
 8011770:	4629      	mov	r1, r5
 8011772:	4607      	mov	r7, r0
 8011774:	2300      	movs	r3, #0
 8011776:	220a      	movs	r2, #10
 8011778:	4648      	mov	r0, r9
 801177a:	f000 f9bb 	bl	8011af4 <__multadd>
 801177e:	4605      	mov	r5, r0
 8011780:	e7f0      	b.n	8011764 <_dtoa_r+0xad4>
 8011782:	f1bb 0f00 	cmp.w	fp, #0
 8011786:	bfcc      	ite	gt
 8011788:	465e      	movgt	r6, fp
 801178a:	2601      	movle	r6, #1
 801178c:	4456      	add	r6, sl
 801178e:	2700      	movs	r7, #0
 8011790:	9902      	ldr	r1, [sp, #8]
 8011792:	9300      	str	r3, [sp, #0]
 8011794:	2201      	movs	r2, #1
 8011796:	4648      	mov	r0, r9
 8011798:	f000 fb9a 	bl	8011ed0 <__lshift>
 801179c:	4621      	mov	r1, r4
 801179e:	9002      	str	r0, [sp, #8]
 80117a0:	f000 fc02 	bl	8011fa8 <__mcmp>
 80117a4:	2800      	cmp	r0, #0
 80117a6:	dcb4      	bgt.n	8011712 <_dtoa_r+0xa82>
 80117a8:	d102      	bne.n	80117b0 <_dtoa_r+0xb20>
 80117aa:	9b00      	ldr	r3, [sp, #0]
 80117ac:	07db      	lsls	r3, r3, #31
 80117ae:	d4b0      	bmi.n	8011712 <_dtoa_r+0xa82>
 80117b0:	4633      	mov	r3, r6
 80117b2:	461e      	mov	r6, r3
 80117b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80117b8:	2a30      	cmp	r2, #48	@ 0x30
 80117ba:	d0fa      	beq.n	80117b2 <_dtoa_r+0xb22>
 80117bc:	e4b5      	b.n	801112a <_dtoa_r+0x49a>
 80117be:	459a      	cmp	sl, r3
 80117c0:	d1a8      	bne.n	8011714 <_dtoa_r+0xa84>
 80117c2:	2331      	movs	r3, #49	@ 0x31
 80117c4:	f108 0801 	add.w	r8, r8, #1
 80117c8:	f88a 3000 	strb.w	r3, [sl]
 80117cc:	e4ad      	b.n	801112a <_dtoa_r+0x49a>
 80117ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80117d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801182c <_dtoa_r+0xb9c>
 80117d4:	b11b      	cbz	r3, 80117de <_dtoa_r+0xb4e>
 80117d6:	f10a 0308 	add.w	r3, sl, #8
 80117da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80117dc:	6013      	str	r3, [r2, #0]
 80117de:	4650      	mov	r0, sl
 80117e0:	b017      	add	sp, #92	@ 0x5c
 80117e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117e6:	9b07      	ldr	r3, [sp, #28]
 80117e8:	2b01      	cmp	r3, #1
 80117ea:	f77f ae2e 	ble.w	801144a <_dtoa_r+0x7ba>
 80117ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80117f0:	9308      	str	r3, [sp, #32]
 80117f2:	2001      	movs	r0, #1
 80117f4:	e64d      	b.n	8011492 <_dtoa_r+0x802>
 80117f6:	f1bb 0f00 	cmp.w	fp, #0
 80117fa:	f77f aed9 	ble.w	80115b0 <_dtoa_r+0x920>
 80117fe:	4656      	mov	r6, sl
 8011800:	9802      	ldr	r0, [sp, #8]
 8011802:	4621      	mov	r1, r4
 8011804:	f7ff f9ba 	bl	8010b7c <quorem>
 8011808:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801180c:	f806 3b01 	strb.w	r3, [r6], #1
 8011810:	eba6 020a 	sub.w	r2, r6, sl
 8011814:	4593      	cmp	fp, r2
 8011816:	ddb4      	ble.n	8011782 <_dtoa_r+0xaf2>
 8011818:	9902      	ldr	r1, [sp, #8]
 801181a:	2300      	movs	r3, #0
 801181c:	220a      	movs	r2, #10
 801181e:	4648      	mov	r0, r9
 8011820:	f000 f968 	bl	8011af4 <__multadd>
 8011824:	9002      	str	r0, [sp, #8]
 8011826:	e7eb      	b.n	8011800 <_dtoa_r+0xb70>
 8011828:	08014859 	.word	0x08014859
 801182c:	080147dd 	.word	0x080147dd

08011830 <_free_r>:
 8011830:	b538      	push	{r3, r4, r5, lr}
 8011832:	4605      	mov	r5, r0
 8011834:	2900      	cmp	r1, #0
 8011836:	d041      	beq.n	80118bc <_free_r+0x8c>
 8011838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801183c:	1f0c      	subs	r4, r1, #4
 801183e:	2b00      	cmp	r3, #0
 8011840:	bfb8      	it	lt
 8011842:	18e4      	addlt	r4, r4, r3
 8011844:	f000 f8e8 	bl	8011a18 <__malloc_lock>
 8011848:	4a1d      	ldr	r2, [pc, #116]	@ (80118c0 <_free_r+0x90>)
 801184a:	6813      	ldr	r3, [r2, #0]
 801184c:	b933      	cbnz	r3, 801185c <_free_r+0x2c>
 801184e:	6063      	str	r3, [r4, #4]
 8011850:	6014      	str	r4, [r2, #0]
 8011852:	4628      	mov	r0, r5
 8011854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011858:	f000 b8e4 	b.w	8011a24 <__malloc_unlock>
 801185c:	42a3      	cmp	r3, r4
 801185e:	d908      	bls.n	8011872 <_free_r+0x42>
 8011860:	6820      	ldr	r0, [r4, #0]
 8011862:	1821      	adds	r1, r4, r0
 8011864:	428b      	cmp	r3, r1
 8011866:	bf01      	itttt	eq
 8011868:	6819      	ldreq	r1, [r3, #0]
 801186a:	685b      	ldreq	r3, [r3, #4]
 801186c:	1809      	addeq	r1, r1, r0
 801186e:	6021      	streq	r1, [r4, #0]
 8011870:	e7ed      	b.n	801184e <_free_r+0x1e>
 8011872:	461a      	mov	r2, r3
 8011874:	685b      	ldr	r3, [r3, #4]
 8011876:	b10b      	cbz	r3, 801187c <_free_r+0x4c>
 8011878:	42a3      	cmp	r3, r4
 801187a:	d9fa      	bls.n	8011872 <_free_r+0x42>
 801187c:	6811      	ldr	r1, [r2, #0]
 801187e:	1850      	adds	r0, r2, r1
 8011880:	42a0      	cmp	r0, r4
 8011882:	d10b      	bne.n	801189c <_free_r+0x6c>
 8011884:	6820      	ldr	r0, [r4, #0]
 8011886:	4401      	add	r1, r0
 8011888:	1850      	adds	r0, r2, r1
 801188a:	4283      	cmp	r3, r0
 801188c:	6011      	str	r1, [r2, #0]
 801188e:	d1e0      	bne.n	8011852 <_free_r+0x22>
 8011890:	6818      	ldr	r0, [r3, #0]
 8011892:	685b      	ldr	r3, [r3, #4]
 8011894:	6053      	str	r3, [r2, #4]
 8011896:	4408      	add	r0, r1
 8011898:	6010      	str	r0, [r2, #0]
 801189a:	e7da      	b.n	8011852 <_free_r+0x22>
 801189c:	d902      	bls.n	80118a4 <_free_r+0x74>
 801189e:	230c      	movs	r3, #12
 80118a0:	602b      	str	r3, [r5, #0]
 80118a2:	e7d6      	b.n	8011852 <_free_r+0x22>
 80118a4:	6820      	ldr	r0, [r4, #0]
 80118a6:	1821      	adds	r1, r4, r0
 80118a8:	428b      	cmp	r3, r1
 80118aa:	bf04      	itt	eq
 80118ac:	6819      	ldreq	r1, [r3, #0]
 80118ae:	685b      	ldreq	r3, [r3, #4]
 80118b0:	6063      	str	r3, [r4, #4]
 80118b2:	bf04      	itt	eq
 80118b4:	1809      	addeq	r1, r1, r0
 80118b6:	6021      	streq	r1, [r4, #0]
 80118b8:	6054      	str	r4, [r2, #4]
 80118ba:	e7ca      	b.n	8011852 <_free_r+0x22>
 80118bc:	bd38      	pop	{r3, r4, r5, pc}
 80118be:	bf00      	nop
 80118c0:	200008d8 	.word	0x200008d8

080118c4 <malloc>:
 80118c4:	4b02      	ldr	r3, [pc, #8]	@ (80118d0 <malloc+0xc>)
 80118c6:	4601      	mov	r1, r0
 80118c8:	6818      	ldr	r0, [r3, #0]
 80118ca:	f000 b825 	b.w	8011918 <_malloc_r>
 80118ce:	bf00      	nop
 80118d0:	20000020 	.word	0x20000020

080118d4 <sbrk_aligned>:
 80118d4:	b570      	push	{r4, r5, r6, lr}
 80118d6:	4e0f      	ldr	r6, [pc, #60]	@ (8011914 <sbrk_aligned+0x40>)
 80118d8:	460c      	mov	r4, r1
 80118da:	6831      	ldr	r1, [r6, #0]
 80118dc:	4605      	mov	r5, r0
 80118de:	b911      	cbnz	r1, 80118e6 <sbrk_aligned+0x12>
 80118e0:	f001 fe04 	bl	80134ec <_sbrk_r>
 80118e4:	6030      	str	r0, [r6, #0]
 80118e6:	4621      	mov	r1, r4
 80118e8:	4628      	mov	r0, r5
 80118ea:	f001 fdff 	bl	80134ec <_sbrk_r>
 80118ee:	1c43      	adds	r3, r0, #1
 80118f0:	d103      	bne.n	80118fa <sbrk_aligned+0x26>
 80118f2:	f04f 34ff 	mov.w	r4, #4294967295
 80118f6:	4620      	mov	r0, r4
 80118f8:	bd70      	pop	{r4, r5, r6, pc}
 80118fa:	1cc4      	adds	r4, r0, #3
 80118fc:	f024 0403 	bic.w	r4, r4, #3
 8011900:	42a0      	cmp	r0, r4
 8011902:	d0f8      	beq.n	80118f6 <sbrk_aligned+0x22>
 8011904:	1a21      	subs	r1, r4, r0
 8011906:	4628      	mov	r0, r5
 8011908:	f001 fdf0 	bl	80134ec <_sbrk_r>
 801190c:	3001      	adds	r0, #1
 801190e:	d1f2      	bne.n	80118f6 <sbrk_aligned+0x22>
 8011910:	e7ef      	b.n	80118f2 <sbrk_aligned+0x1e>
 8011912:	bf00      	nop
 8011914:	200008d4 	.word	0x200008d4

08011918 <_malloc_r>:
 8011918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801191c:	1ccd      	adds	r5, r1, #3
 801191e:	f025 0503 	bic.w	r5, r5, #3
 8011922:	3508      	adds	r5, #8
 8011924:	2d0c      	cmp	r5, #12
 8011926:	bf38      	it	cc
 8011928:	250c      	movcc	r5, #12
 801192a:	2d00      	cmp	r5, #0
 801192c:	4606      	mov	r6, r0
 801192e:	db01      	blt.n	8011934 <_malloc_r+0x1c>
 8011930:	42a9      	cmp	r1, r5
 8011932:	d904      	bls.n	801193e <_malloc_r+0x26>
 8011934:	230c      	movs	r3, #12
 8011936:	6033      	str	r3, [r6, #0]
 8011938:	2000      	movs	r0, #0
 801193a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801193e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011a14 <_malloc_r+0xfc>
 8011942:	f000 f869 	bl	8011a18 <__malloc_lock>
 8011946:	f8d8 3000 	ldr.w	r3, [r8]
 801194a:	461c      	mov	r4, r3
 801194c:	bb44      	cbnz	r4, 80119a0 <_malloc_r+0x88>
 801194e:	4629      	mov	r1, r5
 8011950:	4630      	mov	r0, r6
 8011952:	f7ff ffbf 	bl	80118d4 <sbrk_aligned>
 8011956:	1c43      	adds	r3, r0, #1
 8011958:	4604      	mov	r4, r0
 801195a:	d158      	bne.n	8011a0e <_malloc_r+0xf6>
 801195c:	f8d8 4000 	ldr.w	r4, [r8]
 8011960:	4627      	mov	r7, r4
 8011962:	2f00      	cmp	r7, #0
 8011964:	d143      	bne.n	80119ee <_malloc_r+0xd6>
 8011966:	2c00      	cmp	r4, #0
 8011968:	d04b      	beq.n	8011a02 <_malloc_r+0xea>
 801196a:	6823      	ldr	r3, [r4, #0]
 801196c:	4639      	mov	r1, r7
 801196e:	4630      	mov	r0, r6
 8011970:	eb04 0903 	add.w	r9, r4, r3
 8011974:	f001 fdba 	bl	80134ec <_sbrk_r>
 8011978:	4581      	cmp	r9, r0
 801197a:	d142      	bne.n	8011a02 <_malloc_r+0xea>
 801197c:	6821      	ldr	r1, [r4, #0]
 801197e:	1a6d      	subs	r5, r5, r1
 8011980:	4629      	mov	r1, r5
 8011982:	4630      	mov	r0, r6
 8011984:	f7ff ffa6 	bl	80118d4 <sbrk_aligned>
 8011988:	3001      	adds	r0, #1
 801198a:	d03a      	beq.n	8011a02 <_malloc_r+0xea>
 801198c:	6823      	ldr	r3, [r4, #0]
 801198e:	442b      	add	r3, r5
 8011990:	6023      	str	r3, [r4, #0]
 8011992:	f8d8 3000 	ldr.w	r3, [r8]
 8011996:	685a      	ldr	r2, [r3, #4]
 8011998:	bb62      	cbnz	r2, 80119f4 <_malloc_r+0xdc>
 801199a:	f8c8 7000 	str.w	r7, [r8]
 801199e:	e00f      	b.n	80119c0 <_malloc_r+0xa8>
 80119a0:	6822      	ldr	r2, [r4, #0]
 80119a2:	1b52      	subs	r2, r2, r5
 80119a4:	d420      	bmi.n	80119e8 <_malloc_r+0xd0>
 80119a6:	2a0b      	cmp	r2, #11
 80119a8:	d917      	bls.n	80119da <_malloc_r+0xc2>
 80119aa:	1961      	adds	r1, r4, r5
 80119ac:	42a3      	cmp	r3, r4
 80119ae:	6025      	str	r5, [r4, #0]
 80119b0:	bf18      	it	ne
 80119b2:	6059      	strne	r1, [r3, #4]
 80119b4:	6863      	ldr	r3, [r4, #4]
 80119b6:	bf08      	it	eq
 80119b8:	f8c8 1000 	streq.w	r1, [r8]
 80119bc:	5162      	str	r2, [r4, r5]
 80119be:	604b      	str	r3, [r1, #4]
 80119c0:	4630      	mov	r0, r6
 80119c2:	f000 f82f 	bl	8011a24 <__malloc_unlock>
 80119c6:	f104 000b 	add.w	r0, r4, #11
 80119ca:	1d23      	adds	r3, r4, #4
 80119cc:	f020 0007 	bic.w	r0, r0, #7
 80119d0:	1ac2      	subs	r2, r0, r3
 80119d2:	bf1c      	itt	ne
 80119d4:	1a1b      	subne	r3, r3, r0
 80119d6:	50a3      	strne	r3, [r4, r2]
 80119d8:	e7af      	b.n	801193a <_malloc_r+0x22>
 80119da:	6862      	ldr	r2, [r4, #4]
 80119dc:	42a3      	cmp	r3, r4
 80119de:	bf0c      	ite	eq
 80119e0:	f8c8 2000 	streq.w	r2, [r8]
 80119e4:	605a      	strne	r2, [r3, #4]
 80119e6:	e7eb      	b.n	80119c0 <_malloc_r+0xa8>
 80119e8:	4623      	mov	r3, r4
 80119ea:	6864      	ldr	r4, [r4, #4]
 80119ec:	e7ae      	b.n	801194c <_malloc_r+0x34>
 80119ee:	463c      	mov	r4, r7
 80119f0:	687f      	ldr	r7, [r7, #4]
 80119f2:	e7b6      	b.n	8011962 <_malloc_r+0x4a>
 80119f4:	461a      	mov	r2, r3
 80119f6:	685b      	ldr	r3, [r3, #4]
 80119f8:	42a3      	cmp	r3, r4
 80119fa:	d1fb      	bne.n	80119f4 <_malloc_r+0xdc>
 80119fc:	2300      	movs	r3, #0
 80119fe:	6053      	str	r3, [r2, #4]
 8011a00:	e7de      	b.n	80119c0 <_malloc_r+0xa8>
 8011a02:	230c      	movs	r3, #12
 8011a04:	6033      	str	r3, [r6, #0]
 8011a06:	4630      	mov	r0, r6
 8011a08:	f000 f80c 	bl	8011a24 <__malloc_unlock>
 8011a0c:	e794      	b.n	8011938 <_malloc_r+0x20>
 8011a0e:	6005      	str	r5, [r0, #0]
 8011a10:	e7d6      	b.n	80119c0 <_malloc_r+0xa8>
 8011a12:	bf00      	nop
 8011a14:	200008d8 	.word	0x200008d8

08011a18 <__malloc_lock>:
 8011a18:	4801      	ldr	r0, [pc, #4]	@ (8011a20 <__malloc_lock+0x8>)
 8011a1a:	f7ff b898 	b.w	8010b4e <__retarget_lock_acquire_recursive>
 8011a1e:	bf00      	nop
 8011a20:	200008d0 	.word	0x200008d0

08011a24 <__malloc_unlock>:
 8011a24:	4801      	ldr	r0, [pc, #4]	@ (8011a2c <__malloc_unlock+0x8>)
 8011a26:	f7ff b893 	b.w	8010b50 <__retarget_lock_release_recursive>
 8011a2a:	bf00      	nop
 8011a2c:	200008d0 	.word	0x200008d0

08011a30 <_Balloc>:
 8011a30:	b570      	push	{r4, r5, r6, lr}
 8011a32:	69c6      	ldr	r6, [r0, #28]
 8011a34:	4604      	mov	r4, r0
 8011a36:	460d      	mov	r5, r1
 8011a38:	b976      	cbnz	r6, 8011a58 <_Balloc+0x28>
 8011a3a:	2010      	movs	r0, #16
 8011a3c:	f7ff ff42 	bl	80118c4 <malloc>
 8011a40:	4602      	mov	r2, r0
 8011a42:	61e0      	str	r0, [r4, #28]
 8011a44:	b920      	cbnz	r0, 8011a50 <_Balloc+0x20>
 8011a46:	4b18      	ldr	r3, [pc, #96]	@ (8011aa8 <_Balloc+0x78>)
 8011a48:	4818      	ldr	r0, [pc, #96]	@ (8011aac <_Balloc+0x7c>)
 8011a4a:	216b      	movs	r1, #107	@ 0x6b
 8011a4c:	f001 fd68 	bl	8013520 <__assert_func>
 8011a50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a54:	6006      	str	r6, [r0, #0]
 8011a56:	60c6      	str	r6, [r0, #12]
 8011a58:	69e6      	ldr	r6, [r4, #28]
 8011a5a:	68f3      	ldr	r3, [r6, #12]
 8011a5c:	b183      	cbz	r3, 8011a80 <_Balloc+0x50>
 8011a5e:	69e3      	ldr	r3, [r4, #28]
 8011a60:	68db      	ldr	r3, [r3, #12]
 8011a62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011a66:	b9b8      	cbnz	r0, 8011a98 <_Balloc+0x68>
 8011a68:	2101      	movs	r1, #1
 8011a6a:	fa01 f605 	lsl.w	r6, r1, r5
 8011a6e:	1d72      	adds	r2, r6, #5
 8011a70:	0092      	lsls	r2, r2, #2
 8011a72:	4620      	mov	r0, r4
 8011a74:	f001 fd72 	bl	801355c <_calloc_r>
 8011a78:	b160      	cbz	r0, 8011a94 <_Balloc+0x64>
 8011a7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011a7e:	e00e      	b.n	8011a9e <_Balloc+0x6e>
 8011a80:	2221      	movs	r2, #33	@ 0x21
 8011a82:	2104      	movs	r1, #4
 8011a84:	4620      	mov	r0, r4
 8011a86:	f001 fd69 	bl	801355c <_calloc_r>
 8011a8a:	69e3      	ldr	r3, [r4, #28]
 8011a8c:	60f0      	str	r0, [r6, #12]
 8011a8e:	68db      	ldr	r3, [r3, #12]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d1e4      	bne.n	8011a5e <_Balloc+0x2e>
 8011a94:	2000      	movs	r0, #0
 8011a96:	bd70      	pop	{r4, r5, r6, pc}
 8011a98:	6802      	ldr	r2, [r0, #0]
 8011a9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011a9e:	2300      	movs	r3, #0
 8011aa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011aa4:	e7f7      	b.n	8011a96 <_Balloc+0x66>
 8011aa6:	bf00      	nop
 8011aa8:	080147ea 	.word	0x080147ea
 8011aac:	0801486a 	.word	0x0801486a

08011ab0 <_Bfree>:
 8011ab0:	b570      	push	{r4, r5, r6, lr}
 8011ab2:	69c6      	ldr	r6, [r0, #28]
 8011ab4:	4605      	mov	r5, r0
 8011ab6:	460c      	mov	r4, r1
 8011ab8:	b976      	cbnz	r6, 8011ad8 <_Bfree+0x28>
 8011aba:	2010      	movs	r0, #16
 8011abc:	f7ff ff02 	bl	80118c4 <malloc>
 8011ac0:	4602      	mov	r2, r0
 8011ac2:	61e8      	str	r0, [r5, #28]
 8011ac4:	b920      	cbnz	r0, 8011ad0 <_Bfree+0x20>
 8011ac6:	4b09      	ldr	r3, [pc, #36]	@ (8011aec <_Bfree+0x3c>)
 8011ac8:	4809      	ldr	r0, [pc, #36]	@ (8011af0 <_Bfree+0x40>)
 8011aca:	218f      	movs	r1, #143	@ 0x8f
 8011acc:	f001 fd28 	bl	8013520 <__assert_func>
 8011ad0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ad4:	6006      	str	r6, [r0, #0]
 8011ad6:	60c6      	str	r6, [r0, #12]
 8011ad8:	b13c      	cbz	r4, 8011aea <_Bfree+0x3a>
 8011ada:	69eb      	ldr	r3, [r5, #28]
 8011adc:	6862      	ldr	r2, [r4, #4]
 8011ade:	68db      	ldr	r3, [r3, #12]
 8011ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ae4:	6021      	str	r1, [r4, #0]
 8011ae6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011aea:	bd70      	pop	{r4, r5, r6, pc}
 8011aec:	080147ea 	.word	0x080147ea
 8011af0:	0801486a 	.word	0x0801486a

08011af4 <__multadd>:
 8011af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011af8:	690d      	ldr	r5, [r1, #16]
 8011afa:	4607      	mov	r7, r0
 8011afc:	460c      	mov	r4, r1
 8011afe:	461e      	mov	r6, r3
 8011b00:	f101 0c14 	add.w	ip, r1, #20
 8011b04:	2000      	movs	r0, #0
 8011b06:	f8dc 3000 	ldr.w	r3, [ip]
 8011b0a:	b299      	uxth	r1, r3
 8011b0c:	fb02 6101 	mla	r1, r2, r1, r6
 8011b10:	0c1e      	lsrs	r6, r3, #16
 8011b12:	0c0b      	lsrs	r3, r1, #16
 8011b14:	fb02 3306 	mla	r3, r2, r6, r3
 8011b18:	b289      	uxth	r1, r1
 8011b1a:	3001      	adds	r0, #1
 8011b1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011b20:	4285      	cmp	r5, r0
 8011b22:	f84c 1b04 	str.w	r1, [ip], #4
 8011b26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011b2a:	dcec      	bgt.n	8011b06 <__multadd+0x12>
 8011b2c:	b30e      	cbz	r6, 8011b72 <__multadd+0x7e>
 8011b2e:	68a3      	ldr	r3, [r4, #8]
 8011b30:	42ab      	cmp	r3, r5
 8011b32:	dc19      	bgt.n	8011b68 <__multadd+0x74>
 8011b34:	6861      	ldr	r1, [r4, #4]
 8011b36:	4638      	mov	r0, r7
 8011b38:	3101      	adds	r1, #1
 8011b3a:	f7ff ff79 	bl	8011a30 <_Balloc>
 8011b3e:	4680      	mov	r8, r0
 8011b40:	b928      	cbnz	r0, 8011b4e <__multadd+0x5a>
 8011b42:	4602      	mov	r2, r0
 8011b44:	4b0c      	ldr	r3, [pc, #48]	@ (8011b78 <__multadd+0x84>)
 8011b46:	480d      	ldr	r0, [pc, #52]	@ (8011b7c <__multadd+0x88>)
 8011b48:	21ba      	movs	r1, #186	@ 0xba
 8011b4a:	f001 fce9 	bl	8013520 <__assert_func>
 8011b4e:	6922      	ldr	r2, [r4, #16]
 8011b50:	3202      	adds	r2, #2
 8011b52:	f104 010c 	add.w	r1, r4, #12
 8011b56:	0092      	lsls	r2, r2, #2
 8011b58:	300c      	adds	r0, #12
 8011b5a:	f7fe fffa 	bl	8010b52 <memcpy>
 8011b5e:	4621      	mov	r1, r4
 8011b60:	4638      	mov	r0, r7
 8011b62:	f7ff ffa5 	bl	8011ab0 <_Bfree>
 8011b66:	4644      	mov	r4, r8
 8011b68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011b6c:	3501      	adds	r5, #1
 8011b6e:	615e      	str	r6, [r3, #20]
 8011b70:	6125      	str	r5, [r4, #16]
 8011b72:	4620      	mov	r0, r4
 8011b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b78:	08014859 	.word	0x08014859
 8011b7c:	0801486a 	.word	0x0801486a

08011b80 <__s2b>:
 8011b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b84:	460c      	mov	r4, r1
 8011b86:	4615      	mov	r5, r2
 8011b88:	461f      	mov	r7, r3
 8011b8a:	2209      	movs	r2, #9
 8011b8c:	3308      	adds	r3, #8
 8011b8e:	4606      	mov	r6, r0
 8011b90:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b94:	2100      	movs	r1, #0
 8011b96:	2201      	movs	r2, #1
 8011b98:	429a      	cmp	r2, r3
 8011b9a:	db09      	blt.n	8011bb0 <__s2b+0x30>
 8011b9c:	4630      	mov	r0, r6
 8011b9e:	f7ff ff47 	bl	8011a30 <_Balloc>
 8011ba2:	b940      	cbnz	r0, 8011bb6 <__s2b+0x36>
 8011ba4:	4602      	mov	r2, r0
 8011ba6:	4b19      	ldr	r3, [pc, #100]	@ (8011c0c <__s2b+0x8c>)
 8011ba8:	4819      	ldr	r0, [pc, #100]	@ (8011c10 <__s2b+0x90>)
 8011baa:	21d3      	movs	r1, #211	@ 0xd3
 8011bac:	f001 fcb8 	bl	8013520 <__assert_func>
 8011bb0:	0052      	lsls	r2, r2, #1
 8011bb2:	3101      	adds	r1, #1
 8011bb4:	e7f0      	b.n	8011b98 <__s2b+0x18>
 8011bb6:	9b08      	ldr	r3, [sp, #32]
 8011bb8:	6143      	str	r3, [r0, #20]
 8011bba:	2d09      	cmp	r5, #9
 8011bbc:	f04f 0301 	mov.w	r3, #1
 8011bc0:	6103      	str	r3, [r0, #16]
 8011bc2:	dd16      	ble.n	8011bf2 <__s2b+0x72>
 8011bc4:	f104 0909 	add.w	r9, r4, #9
 8011bc8:	46c8      	mov	r8, r9
 8011bca:	442c      	add	r4, r5
 8011bcc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011bd0:	4601      	mov	r1, r0
 8011bd2:	3b30      	subs	r3, #48	@ 0x30
 8011bd4:	220a      	movs	r2, #10
 8011bd6:	4630      	mov	r0, r6
 8011bd8:	f7ff ff8c 	bl	8011af4 <__multadd>
 8011bdc:	45a0      	cmp	r8, r4
 8011bde:	d1f5      	bne.n	8011bcc <__s2b+0x4c>
 8011be0:	f1a5 0408 	sub.w	r4, r5, #8
 8011be4:	444c      	add	r4, r9
 8011be6:	1b2d      	subs	r5, r5, r4
 8011be8:	1963      	adds	r3, r4, r5
 8011bea:	42bb      	cmp	r3, r7
 8011bec:	db04      	blt.n	8011bf8 <__s2b+0x78>
 8011bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bf2:	340a      	adds	r4, #10
 8011bf4:	2509      	movs	r5, #9
 8011bf6:	e7f6      	b.n	8011be6 <__s2b+0x66>
 8011bf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011bfc:	4601      	mov	r1, r0
 8011bfe:	3b30      	subs	r3, #48	@ 0x30
 8011c00:	220a      	movs	r2, #10
 8011c02:	4630      	mov	r0, r6
 8011c04:	f7ff ff76 	bl	8011af4 <__multadd>
 8011c08:	e7ee      	b.n	8011be8 <__s2b+0x68>
 8011c0a:	bf00      	nop
 8011c0c:	08014859 	.word	0x08014859
 8011c10:	0801486a 	.word	0x0801486a

08011c14 <__hi0bits>:
 8011c14:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011c18:	4603      	mov	r3, r0
 8011c1a:	bf36      	itet	cc
 8011c1c:	0403      	lslcc	r3, r0, #16
 8011c1e:	2000      	movcs	r0, #0
 8011c20:	2010      	movcc	r0, #16
 8011c22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011c26:	bf3c      	itt	cc
 8011c28:	021b      	lslcc	r3, r3, #8
 8011c2a:	3008      	addcc	r0, #8
 8011c2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011c30:	bf3c      	itt	cc
 8011c32:	011b      	lslcc	r3, r3, #4
 8011c34:	3004      	addcc	r0, #4
 8011c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011c3a:	bf3c      	itt	cc
 8011c3c:	009b      	lslcc	r3, r3, #2
 8011c3e:	3002      	addcc	r0, #2
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	db05      	blt.n	8011c50 <__hi0bits+0x3c>
 8011c44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011c48:	f100 0001 	add.w	r0, r0, #1
 8011c4c:	bf08      	it	eq
 8011c4e:	2020      	moveq	r0, #32
 8011c50:	4770      	bx	lr

08011c52 <__lo0bits>:
 8011c52:	6803      	ldr	r3, [r0, #0]
 8011c54:	4602      	mov	r2, r0
 8011c56:	f013 0007 	ands.w	r0, r3, #7
 8011c5a:	d00b      	beq.n	8011c74 <__lo0bits+0x22>
 8011c5c:	07d9      	lsls	r1, r3, #31
 8011c5e:	d421      	bmi.n	8011ca4 <__lo0bits+0x52>
 8011c60:	0798      	lsls	r0, r3, #30
 8011c62:	bf49      	itett	mi
 8011c64:	085b      	lsrmi	r3, r3, #1
 8011c66:	089b      	lsrpl	r3, r3, #2
 8011c68:	2001      	movmi	r0, #1
 8011c6a:	6013      	strmi	r3, [r2, #0]
 8011c6c:	bf5c      	itt	pl
 8011c6e:	6013      	strpl	r3, [r2, #0]
 8011c70:	2002      	movpl	r0, #2
 8011c72:	4770      	bx	lr
 8011c74:	b299      	uxth	r1, r3
 8011c76:	b909      	cbnz	r1, 8011c7c <__lo0bits+0x2a>
 8011c78:	0c1b      	lsrs	r3, r3, #16
 8011c7a:	2010      	movs	r0, #16
 8011c7c:	b2d9      	uxtb	r1, r3
 8011c7e:	b909      	cbnz	r1, 8011c84 <__lo0bits+0x32>
 8011c80:	3008      	adds	r0, #8
 8011c82:	0a1b      	lsrs	r3, r3, #8
 8011c84:	0719      	lsls	r1, r3, #28
 8011c86:	bf04      	itt	eq
 8011c88:	091b      	lsreq	r3, r3, #4
 8011c8a:	3004      	addeq	r0, #4
 8011c8c:	0799      	lsls	r1, r3, #30
 8011c8e:	bf04      	itt	eq
 8011c90:	089b      	lsreq	r3, r3, #2
 8011c92:	3002      	addeq	r0, #2
 8011c94:	07d9      	lsls	r1, r3, #31
 8011c96:	d403      	bmi.n	8011ca0 <__lo0bits+0x4e>
 8011c98:	085b      	lsrs	r3, r3, #1
 8011c9a:	f100 0001 	add.w	r0, r0, #1
 8011c9e:	d003      	beq.n	8011ca8 <__lo0bits+0x56>
 8011ca0:	6013      	str	r3, [r2, #0]
 8011ca2:	4770      	bx	lr
 8011ca4:	2000      	movs	r0, #0
 8011ca6:	4770      	bx	lr
 8011ca8:	2020      	movs	r0, #32
 8011caa:	4770      	bx	lr

08011cac <__i2b>:
 8011cac:	b510      	push	{r4, lr}
 8011cae:	460c      	mov	r4, r1
 8011cb0:	2101      	movs	r1, #1
 8011cb2:	f7ff febd 	bl	8011a30 <_Balloc>
 8011cb6:	4602      	mov	r2, r0
 8011cb8:	b928      	cbnz	r0, 8011cc6 <__i2b+0x1a>
 8011cba:	4b05      	ldr	r3, [pc, #20]	@ (8011cd0 <__i2b+0x24>)
 8011cbc:	4805      	ldr	r0, [pc, #20]	@ (8011cd4 <__i2b+0x28>)
 8011cbe:	f240 1145 	movw	r1, #325	@ 0x145
 8011cc2:	f001 fc2d 	bl	8013520 <__assert_func>
 8011cc6:	2301      	movs	r3, #1
 8011cc8:	6144      	str	r4, [r0, #20]
 8011cca:	6103      	str	r3, [r0, #16]
 8011ccc:	bd10      	pop	{r4, pc}
 8011cce:	bf00      	nop
 8011cd0:	08014859 	.word	0x08014859
 8011cd4:	0801486a 	.word	0x0801486a

08011cd8 <__multiply>:
 8011cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cdc:	4617      	mov	r7, r2
 8011cde:	690a      	ldr	r2, [r1, #16]
 8011ce0:	693b      	ldr	r3, [r7, #16]
 8011ce2:	429a      	cmp	r2, r3
 8011ce4:	bfa8      	it	ge
 8011ce6:	463b      	movge	r3, r7
 8011ce8:	4689      	mov	r9, r1
 8011cea:	bfa4      	itt	ge
 8011cec:	460f      	movge	r7, r1
 8011cee:	4699      	movge	r9, r3
 8011cf0:	693d      	ldr	r5, [r7, #16]
 8011cf2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011cf6:	68bb      	ldr	r3, [r7, #8]
 8011cf8:	6879      	ldr	r1, [r7, #4]
 8011cfa:	eb05 060a 	add.w	r6, r5, sl
 8011cfe:	42b3      	cmp	r3, r6
 8011d00:	b085      	sub	sp, #20
 8011d02:	bfb8      	it	lt
 8011d04:	3101      	addlt	r1, #1
 8011d06:	f7ff fe93 	bl	8011a30 <_Balloc>
 8011d0a:	b930      	cbnz	r0, 8011d1a <__multiply+0x42>
 8011d0c:	4602      	mov	r2, r0
 8011d0e:	4b41      	ldr	r3, [pc, #260]	@ (8011e14 <__multiply+0x13c>)
 8011d10:	4841      	ldr	r0, [pc, #260]	@ (8011e18 <__multiply+0x140>)
 8011d12:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011d16:	f001 fc03 	bl	8013520 <__assert_func>
 8011d1a:	f100 0414 	add.w	r4, r0, #20
 8011d1e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011d22:	4623      	mov	r3, r4
 8011d24:	2200      	movs	r2, #0
 8011d26:	4573      	cmp	r3, lr
 8011d28:	d320      	bcc.n	8011d6c <__multiply+0x94>
 8011d2a:	f107 0814 	add.w	r8, r7, #20
 8011d2e:	f109 0114 	add.w	r1, r9, #20
 8011d32:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011d36:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011d3a:	9302      	str	r3, [sp, #8]
 8011d3c:	1beb      	subs	r3, r5, r7
 8011d3e:	3b15      	subs	r3, #21
 8011d40:	f023 0303 	bic.w	r3, r3, #3
 8011d44:	3304      	adds	r3, #4
 8011d46:	3715      	adds	r7, #21
 8011d48:	42bd      	cmp	r5, r7
 8011d4a:	bf38      	it	cc
 8011d4c:	2304      	movcc	r3, #4
 8011d4e:	9301      	str	r3, [sp, #4]
 8011d50:	9b02      	ldr	r3, [sp, #8]
 8011d52:	9103      	str	r1, [sp, #12]
 8011d54:	428b      	cmp	r3, r1
 8011d56:	d80c      	bhi.n	8011d72 <__multiply+0x9a>
 8011d58:	2e00      	cmp	r6, #0
 8011d5a:	dd03      	ble.n	8011d64 <__multiply+0x8c>
 8011d5c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d055      	beq.n	8011e10 <__multiply+0x138>
 8011d64:	6106      	str	r6, [r0, #16]
 8011d66:	b005      	add	sp, #20
 8011d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d6c:	f843 2b04 	str.w	r2, [r3], #4
 8011d70:	e7d9      	b.n	8011d26 <__multiply+0x4e>
 8011d72:	f8b1 a000 	ldrh.w	sl, [r1]
 8011d76:	f1ba 0f00 	cmp.w	sl, #0
 8011d7a:	d01f      	beq.n	8011dbc <__multiply+0xe4>
 8011d7c:	46c4      	mov	ip, r8
 8011d7e:	46a1      	mov	r9, r4
 8011d80:	2700      	movs	r7, #0
 8011d82:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011d86:	f8d9 3000 	ldr.w	r3, [r9]
 8011d8a:	fa1f fb82 	uxth.w	fp, r2
 8011d8e:	b29b      	uxth	r3, r3
 8011d90:	fb0a 330b 	mla	r3, sl, fp, r3
 8011d94:	443b      	add	r3, r7
 8011d96:	f8d9 7000 	ldr.w	r7, [r9]
 8011d9a:	0c12      	lsrs	r2, r2, #16
 8011d9c:	0c3f      	lsrs	r7, r7, #16
 8011d9e:	fb0a 7202 	mla	r2, sl, r2, r7
 8011da2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011da6:	b29b      	uxth	r3, r3
 8011da8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011dac:	4565      	cmp	r5, ip
 8011dae:	f849 3b04 	str.w	r3, [r9], #4
 8011db2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011db6:	d8e4      	bhi.n	8011d82 <__multiply+0xaa>
 8011db8:	9b01      	ldr	r3, [sp, #4]
 8011dba:	50e7      	str	r7, [r4, r3]
 8011dbc:	9b03      	ldr	r3, [sp, #12]
 8011dbe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011dc2:	3104      	adds	r1, #4
 8011dc4:	f1b9 0f00 	cmp.w	r9, #0
 8011dc8:	d020      	beq.n	8011e0c <__multiply+0x134>
 8011dca:	6823      	ldr	r3, [r4, #0]
 8011dcc:	4647      	mov	r7, r8
 8011dce:	46a4      	mov	ip, r4
 8011dd0:	f04f 0a00 	mov.w	sl, #0
 8011dd4:	f8b7 b000 	ldrh.w	fp, [r7]
 8011dd8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011ddc:	fb09 220b 	mla	r2, r9, fp, r2
 8011de0:	4452      	add	r2, sl
 8011de2:	b29b      	uxth	r3, r3
 8011de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011de8:	f84c 3b04 	str.w	r3, [ip], #4
 8011dec:	f857 3b04 	ldr.w	r3, [r7], #4
 8011df0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011df4:	f8bc 3000 	ldrh.w	r3, [ip]
 8011df8:	fb09 330a 	mla	r3, r9, sl, r3
 8011dfc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011e00:	42bd      	cmp	r5, r7
 8011e02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011e06:	d8e5      	bhi.n	8011dd4 <__multiply+0xfc>
 8011e08:	9a01      	ldr	r2, [sp, #4]
 8011e0a:	50a3      	str	r3, [r4, r2]
 8011e0c:	3404      	adds	r4, #4
 8011e0e:	e79f      	b.n	8011d50 <__multiply+0x78>
 8011e10:	3e01      	subs	r6, #1
 8011e12:	e7a1      	b.n	8011d58 <__multiply+0x80>
 8011e14:	08014859 	.word	0x08014859
 8011e18:	0801486a 	.word	0x0801486a

08011e1c <__pow5mult>:
 8011e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e20:	4615      	mov	r5, r2
 8011e22:	f012 0203 	ands.w	r2, r2, #3
 8011e26:	4607      	mov	r7, r0
 8011e28:	460e      	mov	r6, r1
 8011e2a:	d007      	beq.n	8011e3c <__pow5mult+0x20>
 8011e2c:	4c25      	ldr	r4, [pc, #148]	@ (8011ec4 <__pow5mult+0xa8>)
 8011e2e:	3a01      	subs	r2, #1
 8011e30:	2300      	movs	r3, #0
 8011e32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011e36:	f7ff fe5d 	bl	8011af4 <__multadd>
 8011e3a:	4606      	mov	r6, r0
 8011e3c:	10ad      	asrs	r5, r5, #2
 8011e3e:	d03d      	beq.n	8011ebc <__pow5mult+0xa0>
 8011e40:	69fc      	ldr	r4, [r7, #28]
 8011e42:	b97c      	cbnz	r4, 8011e64 <__pow5mult+0x48>
 8011e44:	2010      	movs	r0, #16
 8011e46:	f7ff fd3d 	bl	80118c4 <malloc>
 8011e4a:	4602      	mov	r2, r0
 8011e4c:	61f8      	str	r0, [r7, #28]
 8011e4e:	b928      	cbnz	r0, 8011e5c <__pow5mult+0x40>
 8011e50:	4b1d      	ldr	r3, [pc, #116]	@ (8011ec8 <__pow5mult+0xac>)
 8011e52:	481e      	ldr	r0, [pc, #120]	@ (8011ecc <__pow5mult+0xb0>)
 8011e54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011e58:	f001 fb62 	bl	8013520 <__assert_func>
 8011e5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011e60:	6004      	str	r4, [r0, #0]
 8011e62:	60c4      	str	r4, [r0, #12]
 8011e64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011e68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011e6c:	b94c      	cbnz	r4, 8011e82 <__pow5mult+0x66>
 8011e6e:	f240 2171 	movw	r1, #625	@ 0x271
 8011e72:	4638      	mov	r0, r7
 8011e74:	f7ff ff1a 	bl	8011cac <__i2b>
 8011e78:	2300      	movs	r3, #0
 8011e7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8011e7e:	4604      	mov	r4, r0
 8011e80:	6003      	str	r3, [r0, #0]
 8011e82:	f04f 0900 	mov.w	r9, #0
 8011e86:	07eb      	lsls	r3, r5, #31
 8011e88:	d50a      	bpl.n	8011ea0 <__pow5mult+0x84>
 8011e8a:	4631      	mov	r1, r6
 8011e8c:	4622      	mov	r2, r4
 8011e8e:	4638      	mov	r0, r7
 8011e90:	f7ff ff22 	bl	8011cd8 <__multiply>
 8011e94:	4631      	mov	r1, r6
 8011e96:	4680      	mov	r8, r0
 8011e98:	4638      	mov	r0, r7
 8011e9a:	f7ff fe09 	bl	8011ab0 <_Bfree>
 8011e9e:	4646      	mov	r6, r8
 8011ea0:	106d      	asrs	r5, r5, #1
 8011ea2:	d00b      	beq.n	8011ebc <__pow5mult+0xa0>
 8011ea4:	6820      	ldr	r0, [r4, #0]
 8011ea6:	b938      	cbnz	r0, 8011eb8 <__pow5mult+0x9c>
 8011ea8:	4622      	mov	r2, r4
 8011eaa:	4621      	mov	r1, r4
 8011eac:	4638      	mov	r0, r7
 8011eae:	f7ff ff13 	bl	8011cd8 <__multiply>
 8011eb2:	6020      	str	r0, [r4, #0]
 8011eb4:	f8c0 9000 	str.w	r9, [r0]
 8011eb8:	4604      	mov	r4, r0
 8011eba:	e7e4      	b.n	8011e86 <__pow5mult+0x6a>
 8011ebc:	4630      	mov	r0, r6
 8011ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ec2:	bf00      	nop
 8011ec4:	0801497c 	.word	0x0801497c
 8011ec8:	080147ea 	.word	0x080147ea
 8011ecc:	0801486a 	.word	0x0801486a

08011ed0 <__lshift>:
 8011ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ed4:	460c      	mov	r4, r1
 8011ed6:	6849      	ldr	r1, [r1, #4]
 8011ed8:	6923      	ldr	r3, [r4, #16]
 8011eda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011ede:	68a3      	ldr	r3, [r4, #8]
 8011ee0:	4607      	mov	r7, r0
 8011ee2:	4691      	mov	r9, r2
 8011ee4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011ee8:	f108 0601 	add.w	r6, r8, #1
 8011eec:	42b3      	cmp	r3, r6
 8011eee:	db0b      	blt.n	8011f08 <__lshift+0x38>
 8011ef0:	4638      	mov	r0, r7
 8011ef2:	f7ff fd9d 	bl	8011a30 <_Balloc>
 8011ef6:	4605      	mov	r5, r0
 8011ef8:	b948      	cbnz	r0, 8011f0e <__lshift+0x3e>
 8011efa:	4602      	mov	r2, r0
 8011efc:	4b28      	ldr	r3, [pc, #160]	@ (8011fa0 <__lshift+0xd0>)
 8011efe:	4829      	ldr	r0, [pc, #164]	@ (8011fa4 <__lshift+0xd4>)
 8011f00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011f04:	f001 fb0c 	bl	8013520 <__assert_func>
 8011f08:	3101      	adds	r1, #1
 8011f0a:	005b      	lsls	r3, r3, #1
 8011f0c:	e7ee      	b.n	8011eec <__lshift+0x1c>
 8011f0e:	2300      	movs	r3, #0
 8011f10:	f100 0114 	add.w	r1, r0, #20
 8011f14:	f100 0210 	add.w	r2, r0, #16
 8011f18:	4618      	mov	r0, r3
 8011f1a:	4553      	cmp	r3, sl
 8011f1c:	db33      	blt.n	8011f86 <__lshift+0xb6>
 8011f1e:	6920      	ldr	r0, [r4, #16]
 8011f20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011f24:	f104 0314 	add.w	r3, r4, #20
 8011f28:	f019 091f 	ands.w	r9, r9, #31
 8011f2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011f30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011f34:	d02b      	beq.n	8011f8e <__lshift+0xbe>
 8011f36:	f1c9 0e20 	rsb	lr, r9, #32
 8011f3a:	468a      	mov	sl, r1
 8011f3c:	2200      	movs	r2, #0
 8011f3e:	6818      	ldr	r0, [r3, #0]
 8011f40:	fa00 f009 	lsl.w	r0, r0, r9
 8011f44:	4310      	orrs	r0, r2
 8011f46:	f84a 0b04 	str.w	r0, [sl], #4
 8011f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f4e:	459c      	cmp	ip, r3
 8011f50:	fa22 f20e 	lsr.w	r2, r2, lr
 8011f54:	d8f3      	bhi.n	8011f3e <__lshift+0x6e>
 8011f56:	ebac 0304 	sub.w	r3, ip, r4
 8011f5a:	3b15      	subs	r3, #21
 8011f5c:	f023 0303 	bic.w	r3, r3, #3
 8011f60:	3304      	adds	r3, #4
 8011f62:	f104 0015 	add.w	r0, r4, #21
 8011f66:	4560      	cmp	r0, ip
 8011f68:	bf88      	it	hi
 8011f6a:	2304      	movhi	r3, #4
 8011f6c:	50ca      	str	r2, [r1, r3]
 8011f6e:	b10a      	cbz	r2, 8011f74 <__lshift+0xa4>
 8011f70:	f108 0602 	add.w	r6, r8, #2
 8011f74:	3e01      	subs	r6, #1
 8011f76:	4638      	mov	r0, r7
 8011f78:	612e      	str	r6, [r5, #16]
 8011f7a:	4621      	mov	r1, r4
 8011f7c:	f7ff fd98 	bl	8011ab0 <_Bfree>
 8011f80:	4628      	mov	r0, r5
 8011f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f86:	f842 0f04 	str.w	r0, [r2, #4]!
 8011f8a:	3301      	adds	r3, #1
 8011f8c:	e7c5      	b.n	8011f1a <__lshift+0x4a>
 8011f8e:	3904      	subs	r1, #4
 8011f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f94:	f841 2f04 	str.w	r2, [r1, #4]!
 8011f98:	459c      	cmp	ip, r3
 8011f9a:	d8f9      	bhi.n	8011f90 <__lshift+0xc0>
 8011f9c:	e7ea      	b.n	8011f74 <__lshift+0xa4>
 8011f9e:	bf00      	nop
 8011fa0:	08014859 	.word	0x08014859
 8011fa4:	0801486a 	.word	0x0801486a

08011fa8 <__mcmp>:
 8011fa8:	690a      	ldr	r2, [r1, #16]
 8011faa:	4603      	mov	r3, r0
 8011fac:	6900      	ldr	r0, [r0, #16]
 8011fae:	1a80      	subs	r0, r0, r2
 8011fb0:	b530      	push	{r4, r5, lr}
 8011fb2:	d10e      	bne.n	8011fd2 <__mcmp+0x2a>
 8011fb4:	3314      	adds	r3, #20
 8011fb6:	3114      	adds	r1, #20
 8011fb8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011fbc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011fc0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011fc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011fc8:	4295      	cmp	r5, r2
 8011fca:	d003      	beq.n	8011fd4 <__mcmp+0x2c>
 8011fcc:	d205      	bcs.n	8011fda <__mcmp+0x32>
 8011fce:	f04f 30ff 	mov.w	r0, #4294967295
 8011fd2:	bd30      	pop	{r4, r5, pc}
 8011fd4:	42a3      	cmp	r3, r4
 8011fd6:	d3f3      	bcc.n	8011fc0 <__mcmp+0x18>
 8011fd8:	e7fb      	b.n	8011fd2 <__mcmp+0x2a>
 8011fda:	2001      	movs	r0, #1
 8011fdc:	e7f9      	b.n	8011fd2 <__mcmp+0x2a>
	...

08011fe0 <__mdiff>:
 8011fe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fe4:	4689      	mov	r9, r1
 8011fe6:	4606      	mov	r6, r0
 8011fe8:	4611      	mov	r1, r2
 8011fea:	4648      	mov	r0, r9
 8011fec:	4614      	mov	r4, r2
 8011fee:	f7ff ffdb 	bl	8011fa8 <__mcmp>
 8011ff2:	1e05      	subs	r5, r0, #0
 8011ff4:	d112      	bne.n	801201c <__mdiff+0x3c>
 8011ff6:	4629      	mov	r1, r5
 8011ff8:	4630      	mov	r0, r6
 8011ffa:	f7ff fd19 	bl	8011a30 <_Balloc>
 8011ffe:	4602      	mov	r2, r0
 8012000:	b928      	cbnz	r0, 801200e <__mdiff+0x2e>
 8012002:	4b3f      	ldr	r3, [pc, #252]	@ (8012100 <__mdiff+0x120>)
 8012004:	f240 2137 	movw	r1, #567	@ 0x237
 8012008:	483e      	ldr	r0, [pc, #248]	@ (8012104 <__mdiff+0x124>)
 801200a:	f001 fa89 	bl	8013520 <__assert_func>
 801200e:	2301      	movs	r3, #1
 8012010:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012014:	4610      	mov	r0, r2
 8012016:	b003      	add	sp, #12
 8012018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801201c:	bfbc      	itt	lt
 801201e:	464b      	movlt	r3, r9
 8012020:	46a1      	movlt	r9, r4
 8012022:	4630      	mov	r0, r6
 8012024:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012028:	bfba      	itte	lt
 801202a:	461c      	movlt	r4, r3
 801202c:	2501      	movlt	r5, #1
 801202e:	2500      	movge	r5, #0
 8012030:	f7ff fcfe 	bl	8011a30 <_Balloc>
 8012034:	4602      	mov	r2, r0
 8012036:	b918      	cbnz	r0, 8012040 <__mdiff+0x60>
 8012038:	4b31      	ldr	r3, [pc, #196]	@ (8012100 <__mdiff+0x120>)
 801203a:	f240 2145 	movw	r1, #581	@ 0x245
 801203e:	e7e3      	b.n	8012008 <__mdiff+0x28>
 8012040:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012044:	6926      	ldr	r6, [r4, #16]
 8012046:	60c5      	str	r5, [r0, #12]
 8012048:	f109 0310 	add.w	r3, r9, #16
 801204c:	f109 0514 	add.w	r5, r9, #20
 8012050:	f104 0e14 	add.w	lr, r4, #20
 8012054:	f100 0b14 	add.w	fp, r0, #20
 8012058:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801205c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012060:	9301      	str	r3, [sp, #4]
 8012062:	46d9      	mov	r9, fp
 8012064:	f04f 0c00 	mov.w	ip, #0
 8012068:	9b01      	ldr	r3, [sp, #4]
 801206a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801206e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012072:	9301      	str	r3, [sp, #4]
 8012074:	fa1f f38a 	uxth.w	r3, sl
 8012078:	4619      	mov	r1, r3
 801207a:	b283      	uxth	r3, r0
 801207c:	1acb      	subs	r3, r1, r3
 801207e:	0c00      	lsrs	r0, r0, #16
 8012080:	4463      	add	r3, ip
 8012082:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012086:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801208a:	b29b      	uxth	r3, r3
 801208c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012090:	4576      	cmp	r6, lr
 8012092:	f849 3b04 	str.w	r3, [r9], #4
 8012096:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801209a:	d8e5      	bhi.n	8012068 <__mdiff+0x88>
 801209c:	1b33      	subs	r3, r6, r4
 801209e:	3b15      	subs	r3, #21
 80120a0:	f023 0303 	bic.w	r3, r3, #3
 80120a4:	3415      	adds	r4, #21
 80120a6:	3304      	adds	r3, #4
 80120a8:	42a6      	cmp	r6, r4
 80120aa:	bf38      	it	cc
 80120ac:	2304      	movcc	r3, #4
 80120ae:	441d      	add	r5, r3
 80120b0:	445b      	add	r3, fp
 80120b2:	461e      	mov	r6, r3
 80120b4:	462c      	mov	r4, r5
 80120b6:	4544      	cmp	r4, r8
 80120b8:	d30e      	bcc.n	80120d8 <__mdiff+0xf8>
 80120ba:	f108 0103 	add.w	r1, r8, #3
 80120be:	1b49      	subs	r1, r1, r5
 80120c0:	f021 0103 	bic.w	r1, r1, #3
 80120c4:	3d03      	subs	r5, #3
 80120c6:	45a8      	cmp	r8, r5
 80120c8:	bf38      	it	cc
 80120ca:	2100      	movcc	r1, #0
 80120cc:	440b      	add	r3, r1
 80120ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80120d2:	b191      	cbz	r1, 80120fa <__mdiff+0x11a>
 80120d4:	6117      	str	r7, [r2, #16]
 80120d6:	e79d      	b.n	8012014 <__mdiff+0x34>
 80120d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80120dc:	46e6      	mov	lr, ip
 80120de:	0c08      	lsrs	r0, r1, #16
 80120e0:	fa1c fc81 	uxtah	ip, ip, r1
 80120e4:	4471      	add	r1, lr
 80120e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80120ea:	b289      	uxth	r1, r1
 80120ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80120f0:	f846 1b04 	str.w	r1, [r6], #4
 80120f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80120f8:	e7dd      	b.n	80120b6 <__mdiff+0xd6>
 80120fa:	3f01      	subs	r7, #1
 80120fc:	e7e7      	b.n	80120ce <__mdiff+0xee>
 80120fe:	bf00      	nop
 8012100:	08014859 	.word	0x08014859
 8012104:	0801486a 	.word	0x0801486a

08012108 <__ulp>:
 8012108:	b082      	sub	sp, #8
 801210a:	ed8d 0b00 	vstr	d0, [sp]
 801210e:	9a01      	ldr	r2, [sp, #4]
 8012110:	4b0f      	ldr	r3, [pc, #60]	@ (8012150 <__ulp+0x48>)
 8012112:	4013      	ands	r3, r2
 8012114:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012118:	2b00      	cmp	r3, #0
 801211a:	dc08      	bgt.n	801212e <__ulp+0x26>
 801211c:	425b      	negs	r3, r3
 801211e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8012122:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012126:	da04      	bge.n	8012132 <__ulp+0x2a>
 8012128:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801212c:	4113      	asrs	r3, r2
 801212e:	2200      	movs	r2, #0
 8012130:	e008      	b.n	8012144 <__ulp+0x3c>
 8012132:	f1a2 0314 	sub.w	r3, r2, #20
 8012136:	2b1e      	cmp	r3, #30
 8012138:	bfda      	itte	le
 801213a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801213e:	40da      	lsrle	r2, r3
 8012140:	2201      	movgt	r2, #1
 8012142:	2300      	movs	r3, #0
 8012144:	4619      	mov	r1, r3
 8012146:	4610      	mov	r0, r2
 8012148:	ec41 0b10 	vmov	d0, r0, r1
 801214c:	b002      	add	sp, #8
 801214e:	4770      	bx	lr
 8012150:	7ff00000 	.word	0x7ff00000

08012154 <__b2d>:
 8012154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012158:	6906      	ldr	r6, [r0, #16]
 801215a:	f100 0814 	add.w	r8, r0, #20
 801215e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012162:	1f37      	subs	r7, r6, #4
 8012164:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012168:	4610      	mov	r0, r2
 801216a:	f7ff fd53 	bl	8011c14 <__hi0bits>
 801216e:	f1c0 0320 	rsb	r3, r0, #32
 8012172:	280a      	cmp	r0, #10
 8012174:	600b      	str	r3, [r1, #0]
 8012176:	491b      	ldr	r1, [pc, #108]	@ (80121e4 <__b2d+0x90>)
 8012178:	dc15      	bgt.n	80121a6 <__b2d+0x52>
 801217a:	f1c0 0c0b 	rsb	ip, r0, #11
 801217e:	fa22 f30c 	lsr.w	r3, r2, ip
 8012182:	45b8      	cmp	r8, r7
 8012184:	ea43 0501 	orr.w	r5, r3, r1
 8012188:	bf34      	ite	cc
 801218a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801218e:	2300      	movcs	r3, #0
 8012190:	3015      	adds	r0, #21
 8012192:	fa02 f000 	lsl.w	r0, r2, r0
 8012196:	fa23 f30c 	lsr.w	r3, r3, ip
 801219a:	4303      	orrs	r3, r0
 801219c:	461c      	mov	r4, r3
 801219e:	ec45 4b10 	vmov	d0, r4, r5
 80121a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121a6:	45b8      	cmp	r8, r7
 80121a8:	bf3a      	itte	cc
 80121aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80121ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80121b2:	2300      	movcs	r3, #0
 80121b4:	380b      	subs	r0, #11
 80121b6:	d012      	beq.n	80121de <__b2d+0x8a>
 80121b8:	f1c0 0120 	rsb	r1, r0, #32
 80121bc:	fa23 f401 	lsr.w	r4, r3, r1
 80121c0:	4082      	lsls	r2, r0
 80121c2:	4322      	orrs	r2, r4
 80121c4:	4547      	cmp	r7, r8
 80121c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80121ca:	bf8c      	ite	hi
 80121cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80121d0:	2200      	movls	r2, #0
 80121d2:	4083      	lsls	r3, r0
 80121d4:	40ca      	lsrs	r2, r1
 80121d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80121da:	4313      	orrs	r3, r2
 80121dc:	e7de      	b.n	801219c <__b2d+0x48>
 80121de:	ea42 0501 	orr.w	r5, r2, r1
 80121e2:	e7db      	b.n	801219c <__b2d+0x48>
 80121e4:	3ff00000 	.word	0x3ff00000

080121e8 <__d2b>:
 80121e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80121ec:	460f      	mov	r7, r1
 80121ee:	2101      	movs	r1, #1
 80121f0:	ec59 8b10 	vmov	r8, r9, d0
 80121f4:	4616      	mov	r6, r2
 80121f6:	f7ff fc1b 	bl	8011a30 <_Balloc>
 80121fa:	4604      	mov	r4, r0
 80121fc:	b930      	cbnz	r0, 801220c <__d2b+0x24>
 80121fe:	4602      	mov	r2, r0
 8012200:	4b23      	ldr	r3, [pc, #140]	@ (8012290 <__d2b+0xa8>)
 8012202:	4824      	ldr	r0, [pc, #144]	@ (8012294 <__d2b+0xac>)
 8012204:	f240 310f 	movw	r1, #783	@ 0x30f
 8012208:	f001 f98a 	bl	8013520 <__assert_func>
 801220c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012210:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012214:	b10d      	cbz	r5, 801221a <__d2b+0x32>
 8012216:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801221a:	9301      	str	r3, [sp, #4]
 801221c:	f1b8 0300 	subs.w	r3, r8, #0
 8012220:	d023      	beq.n	801226a <__d2b+0x82>
 8012222:	4668      	mov	r0, sp
 8012224:	9300      	str	r3, [sp, #0]
 8012226:	f7ff fd14 	bl	8011c52 <__lo0bits>
 801222a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801222e:	b1d0      	cbz	r0, 8012266 <__d2b+0x7e>
 8012230:	f1c0 0320 	rsb	r3, r0, #32
 8012234:	fa02 f303 	lsl.w	r3, r2, r3
 8012238:	430b      	orrs	r3, r1
 801223a:	40c2      	lsrs	r2, r0
 801223c:	6163      	str	r3, [r4, #20]
 801223e:	9201      	str	r2, [sp, #4]
 8012240:	9b01      	ldr	r3, [sp, #4]
 8012242:	61a3      	str	r3, [r4, #24]
 8012244:	2b00      	cmp	r3, #0
 8012246:	bf0c      	ite	eq
 8012248:	2201      	moveq	r2, #1
 801224a:	2202      	movne	r2, #2
 801224c:	6122      	str	r2, [r4, #16]
 801224e:	b1a5      	cbz	r5, 801227a <__d2b+0x92>
 8012250:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012254:	4405      	add	r5, r0
 8012256:	603d      	str	r5, [r7, #0]
 8012258:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801225c:	6030      	str	r0, [r6, #0]
 801225e:	4620      	mov	r0, r4
 8012260:	b003      	add	sp, #12
 8012262:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012266:	6161      	str	r1, [r4, #20]
 8012268:	e7ea      	b.n	8012240 <__d2b+0x58>
 801226a:	a801      	add	r0, sp, #4
 801226c:	f7ff fcf1 	bl	8011c52 <__lo0bits>
 8012270:	9b01      	ldr	r3, [sp, #4]
 8012272:	6163      	str	r3, [r4, #20]
 8012274:	3020      	adds	r0, #32
 8012276:	2201      	movs	r2, #1
 8012278:	e7e8      	b.n	801224c <__d2b+0x64>
 801227a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801227e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012282:	6038      	str	r0, [r7, #0]
 8012284:	6918      	ldr	r0, [r3, #16]
 8012286:	f7ff fcc5 	bl	8011c14 <__hi0bits>
 801228a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801228e:	e7e5      	b.n	801225c <__d2b+0x74>
 8012290:	08014859 	.word	0x08014859
 8012294:	0801486a 	.word	0x0801486a

08012298 <__ratio>:
 8012298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801229c:	b085      	sub	sp, #20
 801229e:	e9cd 1000 	strd	r1, r0, [sp]
 80122a2:	a902      	add	r1, sp, #8
 80122a4:	f7ff ff56 	bl	8012154 <__b2d>
 80122a8:	9800      	ldr	r0, [sp, #0]
 80122aa:	a903      	add	r1, sp, #12
 80122ac:	ec55 4b10 	vmov	r4, r5, d0
 80122b0:	f7ff ff50 	bl	8012154 <__b2d>
 80122b4:	9b01      	ldr	r3, [sp, #4]
 80122b6:	6919      	ldr	r1, [r3, #16]
 80122b8:	9b00      	ldr	r3, [sp, #0]
 80122ba:	691b      	ldr	r3, [r3, #16]
 80122bc:	1ac9      	subs	r1, r1, r3
 80122be:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80122c2:	1a9b      	subs	r3, r3, r2
 80122c4:	ec5b ab10 	vmov	sl, fp, d0
 80122c8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	bfce      	itee	gt
 80122d0:	462a      	movgt	r2, r5
 80122d2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80122d6:	465a      	movle	r2, fp
 80122d8:	462f      	mov	r7, r5
 80122da:	46d9      	mov	r9, fp
 80122dc:	bfcc      	ite	gt
 80122de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80122e2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80122e6:	464b      	mov	r3, r9
 80122e8:	4652      	mov	r2, sl
 80122ea:	4620      	mov	r0, r4
 80122ec:	4639      	mov	r1, r7
 80122ee:	f7ee fad5 	bl	800089c <__aeabi_ddiv>
 80122f2:	ec41 0b10 	vmov	d0, r0, r1
 80122f6:	b005      	add	sp, #20
 80122f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080122fc <__copybits>:
 80122fc:	3901      	subs	r1, #1
 80122fe:	b570      	push	{r4, r5, r6, lr}
 8012300:	1149      	asrs	r1, r1, #5
 8012302:	6914      	ldr	r4, [r2, #16]
 8012304:	3101      	adds	r1, #1
 8012306:	f102 0314 	add.w	r3, r2, #20
 801230a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801230e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012312:	1f05      	subs	r5, r0, #4
 8012314:	42a3      	cmp	r3, r4
 8012316:	d30c      	bcc.n	8012332 <__copybits+0x36>
 8012318:	1aa3      	subs	r3, r4, r2
 801231a:	3b11      	subs	r3, #17
 801231c:	f023 0303 	bic.w	r3, r3, #3
 8012320:	3211      	adds	r2, #17
 8012322:	42a2      	cmp	r2, r4
 8012324:	bf88      	it	hi
 8012326:	2300      	movhi	r3, #0
 8012328:	4418      	add	r0, r3
 801232a:	2300      	movs	r3, #0
 801232c:	4288      	cmp	r0, r1
 801232e:	d305      	bcc.n	801233c <__copybits+0x40>
 8012330:	bd70      	pop	{r4, r5, r6, pc}
 8012332:	f853 6b04 	ldr.w	r6, [r3], #4
 8012336:	f845 6f04 	str.w	r6, [r5, #4]!
 801233a:	e7eb      	b.n	8012314 <__copybits+0x18>
 801233c:	f840 3b04 	str.w	r3, [r0], #4
 8012340:	e7f4      	b.n	801232c <__copybits+0x30>

08012342 <__any_on>:
 8012342:	f100 0214 	add.w	r2, r0, #20
 8012346:	6900      	ldr	r0, [r0, #16]
 8012348:	114b      	asrs	r3, r1, #5
 801234a:	4298      	cmp	r0, r3
 801234c:	b510      	push	{r4, lr}
 801234e:	db11      	blt.n	8012374 <__any_on+0x32>
 8012350:	dd0a      	ble.n	8012368 <__any_on+0x26>
 8012352:	f011 011f 	ands.w	r1, r1, #31
 8012356:	d007      	beq.n	8012368 <__any_on+0x26>
 8012358:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801235c:	fa24 f001 	lsr.w	r0, r4, r1
 8012360:	fa00 f101 	lsl.w	r1, r0, r1
 8012364:	428c      	cmp	r4, r1
 8012366:	d10b      	bne.n	8012380 <__any_on+0x3e>
 8012368:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801236c:	4293      	cmp	r3, r2
 801236e:	d803      	bhi.n	8012378 <__any_on+0x36>
 8012370:	2000      	movs	r0, #0
 8012372:	bd10      	pop	{r4, pc}
 8012374:	4603      	mov	r3, r0
 8012376:	e7f7      	b.n	8012368 <__any_on+0x26>
 8012378:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801237c:	2900      	cmp	r1, #0
 801237e:	d0f5      	beq.n	801236c <__any_on+0x2a>
 8012380:	2001      	movs	r0, #1
 8012382:	e7f6      	b.n	8012372 <__any_on+0x30>

08012384 <sulp>:
 8012384:	b570      	push	{r4, r5, r6, lr}
 8012386:	4604      	mov	r4, r0
 8012388:	460d      	mov	r5, r1
 801238a:	ec45 4b10 	vmov	d0, r4, r5
 801238e:	4616      	mov	r6, r2
 8012390:	f7ff feba 	bl	8012108 <__ulp>
 8012394:	ec51 0b10 	vmov	r0, r1, d0
 8012398:	b17e      	cbz	r6, 80123ba <sulp+0x36>
 801239a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801239e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	dd09      	ble.n	80123ba <sulp+0x36>
 80123a6:	051b      	lsls	r3, r3, #20
 80123a8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80123ac:	2400      	movs	r4, #0
 80123ae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80123b2:	4622      	mov	r2, r4
 80123b4:	462b      	mov	r3, r5
 80123b6:	f7ee f947 	bl	8000648 <__aeabi_dmul>
 80123ba:	ec41 0b10 	vmov	d0, r0, r1
 80123be:	bd70      	pop	{r4, r5, r6, pc}

080123c0 <_strtod_l>:
 80123c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123c4:	b09f      	sub	sp, #124	@ 0x7c
 80123c6:	460c      	mov	r4, r1
 80123c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80123ca:	2200      	movs	r2, #0
 80123cc:	921a      	str	r2, [sp, #104]	@ 0x68
 80123ce:	9005      	str	r0, [sp, #20]
 80123d0:	f04f 0a00 	mov.w	sl, #0
 80123d4:	f04f 0b00 	mov.w	fp, #0
 80123d8:	460a      	mov	r2, r1
 80123da:	9219      	str	r2, [sp, #100]	@ 0x64
 80123dc:	7811      	ldrb	r1, [r2, #0]
 80123de:	292b      	cmp	r1, #43	@ 0x2b
 80123e0:	d04a      	beq.n	8012478 <_strtod_l+0xb8>
 80123e2:	d838      	bhi.n	8012456 <_strtod_l+0x96>
 80123e4:	290d      	cmp	r1, #13
 80123e6:	d832      	bhi.n	801244e <_strtod_l+0x8e>
 80123e8:	2908      	cmp	r1, #8
 80123ea:	d832      	bhi.n	8012452 <_strtod_l+0x92>
 80123ec:	2900      	cmp	r1, #0
 80123ee:	d03b      	beq.n	8012468 <_strtod_l+0xa8>
 80123f0:	2200      	movs	r2, #0
 80123f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80123f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80123f6:	782a      	ldrb	r2, [r5, #0]
 80123f8:	2a30      	cmp	r2, #48	@ 0x30
 80123fa:	f040 80b2 	bne.w	8012562 <_strtod_l+0x1a2>
 80123fe:	786a      	ldrb	r2, [r5, #1]
 8012400:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012404:	2a58      	cmp	r2, #88	@ 0x58
 8012406:	d16e      	bne.n	80124e6 <_strtod_l+0x126>
 8012408:	9302      	str	r3, [sp, #8]
 801240a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801240c:	9301      	str	r3, [sp, #4]
 801240e:	ab1a      	add	r3, sp, #104	@ 0x68
 8012410:	9300      	str	r3, [sp, #0]
 8012412:	4a8f      	ldr	r2, [pc, #572]	@ (8012650 <_strtod_l+0x290>)
 8012414:	9805      	ldr	r0, [sp, #20]
 8012416:	ab1b      	add	r3, sp, #108	@ 0x6c
 8012418:	a919      	add	r1, sp, #100	@ 0x64
 801241a:	f001 f91b 	bl	8013654 <__gethex>
 801241e:	f010 060f 	ands.w	r6, r0, #15
 8012422:	4604      	mov	r4, r0
 8012424:	d005      	beq.n	8012432 <_strtod_l+0x72>
 8012426:	2e06      	cmp	r6, #6
 8012428:	d128      	bne.n	801247c <_strtod_l+0xbc>
 801242a:	3501      	adds	r5, #1
 801242c:	2300      	movs	r3, #0
 801242e:	9519      	str	r5, [sp, #100]	@ 0x64
 8012430:	930e      	str	r3, [sp, #56]	@ 0x38
 8012432:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012434:	2b00      	cmp	r3, #0
 8012436:	f040 858e 	bne.w	8012f56 <_strtod_l+0xb96>
 801243a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801243c:	b1cb      	cbz	r3, 8012472 <_strtod_l+0xb2>
 801243e:	4652      	mov	r2, sl
 8012440:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8012444:	ec43 2b10 	vmov	d0, r2, r3
 8012448:	b01f      	add	sp, #124	@ 0x7c
 801244a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801244e:	2920      	cmp	r1, #32
 8012450:	d1ce      	bne.n	80123f0 <_strtod_l+0x30>
 8012452:	3201      	adds	r2, #1
 8012454:	e7c1      	b.n	80123da <_strtod_l+0x1a>
 8012456:	292d      	cmp	r1, #45	@ 0x2d
 8012458:	d1ca      	bne.n	80123f0 <_strtod_l+0x30>
 801245a:	2101      	movs	r1, #1
 801245c:	910e      	str	r1, [sp, #56]	@ 0x38
 801245e:	1c51      	adds	r1, r2, #1
 8012460:	9119      	str	r1, [sp, #100]	@ 0x64
 8012462:	7852      	ldrb	r2, [r2, #1]
 8012464:	2a00      	cmp	r2, #0
 8012466:	d1c5      	bne.n	80123f4 <_strtod_l+0x34>
 8012468:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801246a:	9419      	str	r4, [sp, #100]	@ 0x64
 801246c:	2b00      	cmp	r3, #0
 801246e:	f040 8570 	bne.w	8012f52 <_strtod_l+0xb92>
 8012472:	4652      	mov	r2, sl
 8012474:	465b      	mov	r3, fp
 8012476:	e7e5      	b.n	8012444 <_strtod_l+0x84>
 8012478:	2100      	movs	r1, #0
 801247a:	e7ef      	b.n	801245c <_strtod_l+0x9c>
 801247c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801247e:	b13a      	cbz	r2, 8012490 <_strtod_l+0xd0>
 8012480:	2135      	movs	r1, #53	@ 0x35
 8012482:	a81c      	add	r0, sp, #112	@ 0x70
 8012484:	f7ff ff3a 	bl	80122fc <__copybits>
 8012488:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801248a:	9805      	ldr	r0, [sp, #20]
 801248c:	f7ff fb10 	bl	8011ab0 <_Bfree>
 8012490:	3e01      	subs	r6, #1
 8012492:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012494:	2e04      	cmp	r6, #4
 8012496:	d806      	bhi.n	80124a6 <_strtod_l+0xe6>
 8012498:	e8df f006 	tbb	[pc, r6]
 801249c:	201d0314 	.word	0x201d0314
 80124a0:	14          	.byte	0x14
 80124a1:	00          	.byte	0x00
 80124a2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80124a6:	05e1      	lsls	r1, r4, #23
 80124a8:	bf48      	it	mi
 80124aa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80124ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80124b2:	0d1b      	lsrs	r3, r3, #20
 80124b4:	051b      	lsls	r3, r3, #20
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d1bb      	bne.n	8012432 <_strtod_l+0x72>
 80124ba:	f7fe fb1d 	bl	8010af8 <__errno>
 80124be:	2322      	movs	r3, #34	@ 0x22
 80124c0:	6003      	str	r3, [r0, #0]
 80124c2:	e7b6      	b.n	8012432 <_strtod_l+0x72>
 80124c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80124c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80124cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80124d0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80124d4:	e7e7      	b.n	80124a6 <_strtod_l+0xe6>
 80124d6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8012658 <_strtod_l+0x298>
 80124da:	e7e4      	b.n	80124a6 <_strtod_l+0xe6>
 80124dc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80124e0:	f04f 3aff 	mov.w	sl, #4294967295
 80124e4:	e7df      	b.n	80124a6 <_strtod_l+0xe6>
 80124e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80124e8:	1c5a      	adds	r2, r3, #1
 80124ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80124ec:	785b      	ldrb	r3, [r3, #1]
 80124ee:	2b30      	cmp	r3, #48	@ 0x30
 80124f0:	d0f9      	beq.n	80124e6 <_strtod_l+0x126>
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d09d      	beq.n	8012432 <_strtod_l+0x72>
 80124f6:	2301      	movs	r3, #1
 80124f8:	2700      	movs	r7, #0
 80124fa:	9308      	str	r3, [sp, #32]
 80124fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80124fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8012500:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012502:	46b9      	mov	r9, r7
 8012504:	220a      	movs	r2, #10
 8012506:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8012508:	7805      	ldrb	r5, [r0, #0]
 801250a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801250e:	b2d9      	uxtb	r1, r3
 8012510:	2909      	cmp	r1, #9
 8012512:	d928      	bls.n	8012566 <_strtod_l+0x1a6>
 8012514:	494f      	ldr	r1, [pc, #316]	@ (8012654 <_strtod_l+0x294>)
 8012516:	2201      	movs	r2, #1
 8012518:	f000 ffd6 	bl	80134c8 <strncmp>
 801251c:	2800      	cmp	r0, #0
 801251e:	d032      	beq.n	8012586 <_strtod_l+0x1c6>
 8012520:	2000      	movs	r0, #0
 8012522:	462a      	mov	r2, r5
 8012524:	900a      	str	r0, [sp, #40]	@ 0x28
 8012526:	464d      	mov	r5, r9
 8012528:	4603      	mov	r3, r0
 801252a:	2a65      	cmp	r2, #101	@ 0x65
 801252c:	d001      	beq.n	8012532 <_strtod_l+0x172>
 801252e:	2a45      	cmp	r2, #69	@ 0x45
 8012530:	d114      	bne.n	801255c <_strtod_l+0x19c>
 8012532:	b91d      	cbnz	r5, 801253c <_strtod_l+0x17c>
 8012534:	9a08      	ldr	r2, [sp, #32]
 8012536:	4302      	orrs	r2, r0
 8012538:	d096      	beq.n	8012468 <_strtod_l+0xa8>
 801253a:	2500      	movs	r5, #0
 801253c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801253e:	1c62      	adds	r2, r4, #1
 8012540:	9219      	str	r2, [sp, #100]	@ 0x64
 8012542:	7862      	ldrb	r2, [r4, #1]
 8012544:	2a2b      	cmp	r2, #43	@ 0x2b
 8012546:	d07a      	beq.n	801263e <_strtod_l+0x27e>
 8012548:	2a2d      	cmp	r2, #45	@ 0x2d
 801254a:	d07e      	beq.n	801264a <_strtod_l+0x28a>
 801254c:	f04f 0c00 	mov.w	ip, #0
 8012550:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8012554:	2909      	cmp	r1, #9
 8012556:	f240 8085 	bls.w	8012664 <_strtod_l+0x2a4>
 801255a:	9419      	str	r4, [sp, #100]	@ 0x64
 801255c:	f04f 0800 	mov.w	r8, #0
 8012560:	e0a5      	b.n	80126ae <_strtod_l+0x2ee>
 8012562:	2300      	movs	r3, #0
 8012564:	e7c8      	b.n	80124f8 <_strtod_l+0x138>
 8012566:	f1b9 0f08 	cmp.w	r9, #8
 801256a:	bfd8      	it	le
 801256c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801256e:	f100 0001 	add.w	r0, r0, #1
 8012572:	bfda      	itte	le
 8012574:	fb02 3301 	mlale	r3, r2, r1, r3
 8012578:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801257a:	fb02 3707 	mlagt	r7, r2, r7, r3
 801257e:	f109 0901 	add.w	r9, r9, #1
 8012582:	9019      	str	r0, [sp, #100]	@ 0x64
 8012584:	e7bf      	b.n	8012506 <_strtod_l+0x146>
 8012586:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012588:	1c5a      	adds	r2, r3, #1
 801258a:	9219      	str	r2, [sp, #100]	@ 0x64
 801258c:	785a      	ldrb	r2, [r3, #1]
 801258e:	f1b9 0f00 	cmp.w	r9, #0
 8012592:	d03b      	beq.n	801260c <_strtod_l+0x24c>
 8012594:	900a      	str	r0, [sp, #40]	@ 0x28
 8012596:	464d      	mov	r5, r9
 8012598:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801259c:	2b09      	cmp	r3, #9
 801259e:	d912      	bls.n	80125c6 <_strtod_l+0x206>
 80125a0:	2301      	movs	r3, #1
 80125a2:	e7c2      	b.n	801252a <_strtod_l+0x16a>
 80125a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80125a6:	1c5a      	adds	r2, r3, #1
 80125a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80125aa:	785a      	ldrb	r2, [r3, #1]
 80125ac:	3001      	adds	r0, #1
 80125ae:	2a30      	cmp	r2, #48	@ 0x30
 80125b0:	d0f8      	beq.n	80125a4 <_strtod_l+0x1e4>
 80125b2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80125b6:	2b08      	cmp	r3, #8
 80125b8:	f200 84d2 	bhi.w	8012f60 <_strtod_l+0xba0>
 80125bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80125be:	900a      	str	r0, [sp, #40]	@ 0x28
 80125c0:	2000      	movs	r0, #0
 80125c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80125c4:	4605      	mov	r5, r0
 80125c6:	3a30      	subs	r2, #48	@ 0x30
 80125c8:	f100 0301 	add.w	r3, r0, #1
 80125cc:	d018      	beq.n	8012600 <_strtod_l+0x240>
 80125ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80125d0:	4419      	add	r1, r3
 80125d2:	910a      	str	r1, [sp, #40]	@ 0x28
 80125d4:	462e      	mov	r6, r5
 80125d6:	f04f 0e0a 	mov.w	lr, #10
 80125da:	1c71      	adds	r1, r6, #1
 80125dc:	eba1 0c05 	sub.w	ip, r1, r5
 80125e0:	4563      	cmp	r3, ip
 80125e2:	dc15      	bgt.n	8012610 <_strtod_l+0x250>
 80125e4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80125e8:	182b      	adds	r3, r5, r0
 80125ea:	2b08      	cmp	r3, #8
 80125ec:	f105 0501 	add.w	r5, r5, #1
 80125f0:	4405      	add	r5, r0
 80125f2:	dc1a      	bgt.n	801262a <_strtod_l+0x26a>
 80125f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80125f6:	230a      	movs	r3, #10
 80125f8:	fb03 2301 	mla	r3, r3, r1, r2
 80125fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80125fe:	2300      	movs	r3, #0
 8012600:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012602:	1c51      	adds	r1, r2, #1
 8012604:	9119      	str	r1, [sp, #100]	@ 0x64
 8012606:	7852      	ldrb	r2, [r2, #1]
 8012608:	4618      	mov	r0, r3
 801260a:	e7c5      	b.n	8012598 <_strtod_l+0x1d8>
 801260c:	4648      	mov	r0, r9
 801260e:	e7ce      	b.n	80125ae <_strtod_l+0x1ee>
 8012610:	2e08      	cmp	r6, #8
 8012612:	dc05      	bgt.n	8012620 <_strtod_l+0x260>
 8012614:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012616:	fb0e f606 	mul.w	r6, lr, r6
 801261a:	960b      	str	r6, [sp, #44]	@ 0x2c
 801261c:	460e      	mov	r6, r1
 801261e:	e7dc      	b.n	80125da <_strtod_l+0x21a>
 8012620:	2910      	cmp	r1, #16
 8012622:	bfd8      	it	le
 8012624:	fb0e f707 	mulle.w	r7, lr, r7
 8012628:	e7f8      	b.n	801261c <_strtod_l+0x25c>
 801262a:	2b0f      	cmp	r3, #15
 801262c:	bfdc      	itt	le
 801262e:	230a      	movle	r3, #10
 8012630:	fb03 2707 	mlale	r7, r3, r7, r2
 8012634:	e7e3      	b.n	80125fe <_strtod_l+0x23e>
 8012636:	2300      	movs	r3, #0
 8012638:	930a      	str	r3, [sp, #40]	@ 0x28
 801263a:	2301      	movs	r3, #1
 801263c:	e77a      	b.n	8012534 <_strtod_l+0x174>
 801263e:	f04f 0c00 	mov.w	ip, #0
 8012642:	1ca2      	adds	r2, r4, #2
 8012644:	9219      	str	r2, [sp, #100]	@ 0x64
 8012646:	78a2      	ldrb	r2, [r4, #2]
 8012648:	e782      	b.n	8012550 <_strtod_l+0x190>
 801264a:	f04f 0c01 	mov.w	ip, #1
 801264e:	e7f8      	b.n	8012642 <_strtod_l+0x282>
 8012650:	08014a8c 	.word	0x08014a8c
 8012654:	080148c3 	.word	0x080148c3
 8012658:	7ff00000 	.word	0x7ff00000
 801265c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801265e:	1c51      	adds	r1, r2, #1
 8012660:	9119      	str	r1, [sp, #100]	@ 0x64
 8012662:	7852      	ldrb	r2, [r2, #1]
 8012664:	2a30      	cmp	r2, #48	@ 0x30
 8012666:	d0f9      	beq.n	801265c <_strtod_l+0x29c>
 8012668:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801266c:	2908      	cmp	r1, #8
 801266e:	f63f af75 	bhi.w	801255c <_strtod_l+0x19c>
 8012672:	3a30      	subs	r2, #48	@ 0x30
 8012674:	9209      	str	r2, [sp, #36]	@ 0x24
 8012676:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012678:	920f      	str	r2, [sp, #60]	@ 0x3c
 801267a:	f04f 080a 	mov.w	r8, #10
 801267e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012680:	1c56      	adds	r6, r2, #1
 8012682:	9619      	str	r6, [sp, #100]	@ 0x64
 8012684:	7852      	ldrb	r2, [r2, #1]
 8012686:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801268a:	f1be 0f09 	cmp.w	lr, #9
 801268e:	d939      	bls.n	8012704 <_strtod_l+0x344>
 8012690:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012692:	1a76      	subs	r6, r6, r1
 8012694:	2e08      	cmp	r6, #8
 8012696:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801269a:	dc03      	bgt.n	80126a4 <_strtod_l+0x2e4>
 801269c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801269e:	4588      	cmp	r8, r1
 80126a0:	bfa8      	it	ge
 80126a2:	4688      	movge	r8, r1
 80126a4:	f1bc 0f00 	cmp.w	ip, #0
 80126a8:	d001      	beq.n	80126ae <_strtod_l+0x2ee>
 80126aa:	f1c8 0800 	rsb	r8, r8, #0
 80126ae:	2d00      	cmp	r5, #0
 80126b0:	d14e      	bne.n	8012750 <_strtod_l+0x390>
 80126b2:	9908      	ldr	r1, [sp, #32]
 80126b4:	4308      	orrs	r0, r1
 80126b6:	f47f aebc 	bne.w	8012432 <_strtod_l+0x72>
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	f47f aed4 	bne.w	8012468 <_strtod_l+0xa8>
 80126c0:	2a69      	cmp	r2, #105	@ 0x69
 80126c2:	d028      	beq.n	8012716 <_strtod_l+0x356>
 80126c4:	dc25      	bgt.n	8012712 <_strtod_l+0x352>
 80126c6:	2a49      	cmp	r2, #73	@ 0x49
 80126c8:	d025      	beq.n	8012716 <_strtod_l+0x356>
 80126ca:	2a4e      	cmp	r2, #78	@ 0x4e
 80126cc:	f47f aecc 	bne.w	8012468 <_strtod_l+0xa8>
 80126d0:	499a      	ldr	r1, [pc, #616]	@ (801293c <_strtod_l+0x57c>)
 80126d2:	a819      	add	r0, sp, #100	@ 0x64
 80126d4:	f001 f9e0 	bl	8013a98 <__match>
 80126d8:	2800      	cmp	r0, #0
 80126da:	f43f aec5 	beq.w	8012468 <_strtod_l+0xa8>
 80126de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80126e0:	781b      	ldrb	r3, [r3, #0]
 80126e2:	2b28      	cmp	r3, #40	@ 0x28
 80126e4:	d12e      	bne.n	8012744 <_strtod_l+0x384>
 80126e6:	4996      	ldr	r1, [pc, #600]	@ (8012940 <_strtod_l+0x580>)
 80126e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80126ea:	a819      	add	r0, sp, #100	@ 0x64
 80126ec:	f001 f9e8 	bl	8013ac0 <__hexnan>
 80126f0:	2805      	cmp	r0, #5
 80126f2:	d127      	bne.n	8012744 <_strtod_l+0x384>
 80126f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80126f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80126fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80126fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8012702:	e696      	b.n	8012432 <_strtod_l+0x72>
 8012704:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012706:	fb08 2101 	mla	r1, r8, r1, r2
 801270a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801270e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012710:	e7b5      	b.n	801267e <_strtod_l+0x2be>
 8012712:	2a6e      	cmp	r2, #110	@ 0x6e
 8012714:	e7da      	b.n	80126cc <_strtod_l+0x30c>
 8012716:	498b      	ldr	r1, [pc, #556]	@ (8012944 <_strtod_l+0x584>)
 8012718:	a819      	add	r0, sp, #100	@ 0x64
 801271a:	f001 f9bd 	bl	8013a98 <__match>
 801271e:	2800      	cmp	r0, #0
 8012720:	f43f aea2 	beq.w	8012468 <_strtod_l+0xa8>
 8012724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012726:	4988      	ldr	r1, [pc, #544]	@ (8012948 <_strtod_l+0x588>)
 8012728:	3b01      	subs	r3, #1
 801272a:	a819      	add	r0, sp, #100	@ 0x64
 801272c:	9319      	str	r3, [sp, #100]	@ 0x64
 801272e:	f001 f9b3 	bl	8013a98 <__match>
 8012732:	b910      	cbnz	r0, 801273a <_strtod_l+0x37a>
 8012734:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012736:	3301      	adds	r3, #1
 8012738:	9319      	str	r3, [sp, #100]	@ 0x64
 801273a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8012958 <_strtod_l+0x598>
 801273e:	f04f 0a00 	mov.w	sl, #0
 8012742:	e676      	b.n	8012432 <_strtod_l+0x72>
 8012744:	4881      	ldr	r0, [pc, #516]	@ (801294c <_strtod_l+0x58c>)
 8012746:	f000 fee3 	bl	8013510 <nan>
 801274a:	ec5b ab10 	vmov	sl, fp, d0
 801274e:	e670      	b.n	8012432 <_strtod_l+0x72>
 8012750:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012752:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8012754:	eba8 0303 	sub.w	r3, r8, r3
 8012758:	f1b9 0f00 	cmp.w	r9, #0
 801275c:	bf08      	it	eq
 801275e:	46a9      	moveq	r9, r5
 8012760:	2d10      	cmp	r5, #16
 8012762:	9309      	str	r3, [sp, #36]	@ 0x24
 8012764:	462c      	mov	r4, r5
 8012766:	bfa8      	it	ge
 8012768:	2410      	movge	r4, #16
 801276a:	f7ed fef3 	bl	8000554 <__aeabi_ui2d>
 801276e:	2d09      	cmp	r5, #9
 8012770:	4682      	mov	sl, r0
 8012772:	468b      	mov	fp, r1
 8012774:	dc13      	bgt.n	801279e <_strtod_l+0x3de>
 8012776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012778:	2b00      	cmp	r3, #0
 801277a:	f43f ae5a 	beq.w	8012432 <_strtod_l+0x72>
 801277e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012780:	dd78      	ble.n	8012874 <_strtod_l+0x4b4>
 8012782:	2b16      	cmp	r3, #22
 8012784:	dc5f      	bgt.n	8012846 <_strtod_l+0x486>
 8012786:	4972      	ldr	r1, [pc, #456]	@ (8012950 <_strtod_l+0x590>)
 8012788:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801278c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012790:	4652      	mov	r2, sl
 8012792:	465b      	mov	r3, fp
 8012794:	f7ed ff58 	bl	8000648 <__aeabi_dmul>
 8012798:	4682      	mov	sl, r0
 801279a:	468b      	mov	fp, r1
 801279c:	e649      	b.n	8012432 <_strtod_l+0x72>
 801279e:	4b6c      	ldr	r3, [pc, #432]	@ (8012950 <_strtod_l+0x590>)
 80127a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80127a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80127a8:	f7ed ff4e 	bl	8000648 <__aeabi_dmul>
 80127ac:	4682      	mov	sl, r0
 80127ae:	4638      	mov	r0, r7
 80127b0:	468b      	mov	fp, r1
 80127b2:	f7ed fecf 	bl	8000554 <__aeabi_ui2d>
 80127b6:	4602      	mov	r2, r0
 80127b8:	460b      	mov	r3, r1
 80127ba:	4650      	mov	r0, sl
 80127bc:	4659      	mov	r1, fp
 80127be:	f7ed fd8d 	bl	80002dc <__adddf3>
 80127c2:	2d0f      	cmp	r5, #15
 80127c4:	4682      	mov	sl, r0
 80127c6:	468b      	mov	fp, r1
 80127c8:	ddd5      	ble.n	8012776 <_strtod_l+0x3b6>
 80127ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127cc:	1b2c      	subs	r4, r5, r4
 80127ce:	441c      	add	r4, r3
 80127d0:	2c00      	cmp	r4, #0
 80127d2:	f340 8093 	ble.w	80128fc <_strtod_l+0x53c>
 80127d6:	f014 030f 	ands.w	r3, r4, #15
 80127da:	d00a      	beq.n	80127f2 <_strtod_l+0x432>
 80127dc:	495c      	ldr	r1, [pc, #368]	@ (8012950 <_strtod_l+0x590>)
 80127de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80127e2:	4652      	mov	r2, sl
 80127e4:	465b      	mov	r3, fp
 80127e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127ea:	f7ed ff2d 	bl	8000648 <__aeabi_dmul>
 80127ee:	4682      	mov	sl, r0
 80127f0:	468b      	mov	fp, r1
 80127f2:	f034 040f 	bics.w	r4, r4, #15
 80127f6:	d073      	beq.n	80128e0 <_strtod_l+0x520>
 80127f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80127fc:	dd49      	ble.n	8012892 <_strtod_l+0x4d2>
 80127fe:	2400      	movs	r4, #0
 8012800:	46a0      	mov	r8, r4
 8012802:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012804:	46a1      	mov	r9, r4
 8012806:	9a05      	ldr	r2, [sp, #20]
 8012808:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8012958 <_strtod_l+0x598>
 801280c:	2322      	movs	r3, #34	@ 0x22
 801280e:	6013      	str	r3, [r2, #0]
 8012810:	f04f 0a00 	mov.w	sl, #0
 8012814:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012816:	2b00      	cmp	r3, #0
 8012818:	f43f ae0b 	beq.w	8012432 <_strtod_l+0x72>
 801281c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801281e:	9805      	ldr	r0, [sp, #20]
 8012820:	f7ff f946 	bl	8011ab0 <_Bfree>
 8012824:	9805      	ldr	r0, [sp, #20]
 8012826:	4649      	mov	r1, r9
 8012828:	f7ff f942 	bl	8011ab0 <_Bfree>
 801282c:	9805      	ldr	r0, [sp, #20]
 801282e:	4641      	mov	r1, r8
 8012830:	f7ff f93e 	bl	8011ab0 <_Bfree>
 8012834:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012836:	9805      	ldr	r0, [sp, #20]
 8012838:	f7ff f93a 	bl	8011ab0 <_Bfree>
 801283c:	9805      	ldr	r0, [sp, #20]
 801283e:	4621      	mov	r1, r4
 8012840:	f7ff f936 	bl	8011ab0 <_Bfree>
 8012844:	e5f5      	b.n	8012432 <_strtod_l+0x72>
 8012846:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012848:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801284c:	4293      	cmp	r3, r2
 801284e:	dbbc      	blt.n	80127ca <_strtod_l+0x40a>
 8012850:	4c3f      	ldr	r4, [pc, #252]	@ (8012950 <_strtod_l+0x590>)
 8012852:	f1c5 050f 	rsb	r5, r5, #15
 8012856:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801285a:	4652      	mov	r2, sl
 801285c:	465b      	mov	r3, fp
 801285e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012862:	f7ed fef1 	bl	8000648 <__aeabi_dmul>
 8012866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012868:	1b5d      	subs	r5, r3, r5
 801286a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801286e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012872:	e78f      	b.n	8012794 <_strtod_l+0x3d4>
 8012874:	3316      	adds	r3, #22
 8012876:	dba8      	blt.n	80127ca <_strtod_l+0x40a>
 8012878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801287a:	eba3 0808 	sub.w	r8, r3, r8
 801287e:	4b34      	ldr	r3, [pc, #208]	@ (8012950 <_strtod_l+0x590>)
 8012880:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8012884:	e9d8 2300 	ldrd	r2, r3, [r8]
 8012888:	4650      	mov	r0, sl
 801288a:	4659      	mov	r1, fp
 801288c:	f7ee f806 	bl	800089c <__aeabi_ddiv>
 8012890:	e782      	b.n	8012798 <_strtod_l+0x3d8>
 8012892:	2300      	movs	r3, #0
 8012894:	4f2f      	ldr	r7, [pc, #188]	@ (8012954 <_strtod_l+0x594>)
 8012896:	1124      	asrs	r4, r4, #4
 8012898:	4650      	mov	r0, sl
 801289a:	4659      	mov	r1, fp
 801289c:	461e      	mov	r6, r3
 801289e:	2c01      	cmp	r4, #1
 80128a0:	dc21      	bgt.n	80128e6 <_strtod_l+0x526>
 80128a2:	b10b      	cbz	r3, 80128a8 <_strtod_l+0x4e8>
 80128a4:	4682      	mov	sl, r0
 80128a6:	468b      	mov	fp, r1
 80128a8:	492a      	ldr	r1, [pc, #168]	@ (8012954 <_strtod_l+0x594>)
 80128aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80128ae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80128b2:	4652      	mov	r2, sl
 80128b4:	465b      	mov	r3, fp
 80128b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80128ba:	f7ed fec5 	bl	8000648 <__aeabi_dmul>
 80128be:	4b26      	ldr	r3, [pc, #152]	@ (8012958 <_strtod_l+0x598>)
 80128c0:	460a      	mov	r2, r1
 80128c2:	400b      	ands	r3, r1
 80128c4:	4925      	ldr	r1, [pc, #148]	@ (801295c <_strtod_l+0x59c>)
 80128c6:	428b      	cmp	r3, r1
 80128c8:	4682      	mov	sl, r0
 80128ca:	d898      	bhi.n	80127fe <_strtod_l+0x43e>
 80128cc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80128d0:	428b      	cmp	r3, r1
 80128d2:	bf86      	itte	hi
 80128d4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8012960 <_strtod_l+0x5a0>
 80128d8:	f04f 3aff 	movhi.w	sl, #4294967295
 80128dc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80128e0:	2300      	movs	r3, #0
 80128e2:	9308      	str	r3, [sp, #32]
 80128e4:	e076      	b.n	80129d4 <_strtod_l+0x614>
 80128e6:	07e2      	lsls	r2, r4, #31
 80128e8:	d504      	bpl.n	80128f4 <_strtod_l+0x534>
 80128ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80128ee:	f7ed feab 	bl	8000648 <__aeabi_dmul>
 80128f2:	2301      	movs	r3, #1
 80128f4:	3601      	adds	r6, #1
 80128f6:	1064      	asrs	r4, r4, #1
 80128f8:	3708      	adds	r7, #8
 80128fa:	e7d0      	b.n	801289e <_strtod_l+0x4de>
 80128fc:	d0f0      	beq.n	80128e0 <_strtod_l+0x520>
 80128fe:	4264      	negs	r4, r4
 8012900:	f014 020f 	ands.w	r2, r4, #15
 8012904:	d00a      	beq.n	801291c <_strtod_l+0x55c>
 8012906:	4b12      	ldr	r3, [pc, #72]	@ (8012950 <_strtod_l+0x590>)
 8012908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801290c:	4650      	mov	r0, sl
 801290e:	4659      	mov	r1, fp
 8012910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012914:	f7ed ffc2 	bl	800089c <__aeabi_ddiv>
 8012918:	4682      	mov	sl, r0
 801291a:	468b      	mov	fp, r1
 801291c:	1124      	asrs	r4, r4, #4
 801291e:	d0df      	beq.n	80128e0 <_strtod_l+0x520>
 8012920:	2c1f      	cmp	r4, #31
 8012922:	dd1f      	ble.n	8012964 <_strtod_l+0x5a4>
 8012924:	2400      	movs	r4, #0
 8012926:	46a0      	mov	r8, r4
 8012928:	940b      	str	r4, [sp, #44]	@ 0x2c
 801292a:	46a1      	mov	r9, r4
 801292c:	9a05      	ldr	r2, [sp, #20]
 801292e:	2322      	movs	r3, #34	@ 0x22
 8012930:	f04f 0a00 	mov.w	sl, #0
 8012934:	f04f 0b00 	mov.w	fp, #0
 8012938:	6013      	str	r3, [r2, #0]
 801293a:	e76b      	b.n	8012814 <_strtod_l+0x454>
 801293c:	080147b1 	.word	0x080147b1
 8012940:	08014a78 	.word	0x08014a78
 8012944:	080147a9 	.word	0x080147a9
 8012948:	080147e0 	.word	0x080147e0
 801294c:	08014919 	.word	0x08014919
 8012950:	080149b0 	.word	0x080149b0
 8012954:	08014988 	.word	0x08014988
 8012958:	7ff00000 	.word	0x7ff00000
 801295c:	7ca00000 	.word	0x7ca00000
 8012960:	7fefffff 	.word	0x7fefffff
 8012964:	f014 0310 	ands.w	r3, r4, #16
 8012968:	bf18      	it	ne
 801296a:	236a      	movne	r3, #106	@ 0x6a
 801296c:	4ea9      	ldr	r6, [pc, #676]	@ (8012c14 <_strtod_l+0x854>)
 801296e:	9308      	str	r3, [sp, #32]
 8012970:	4650      	mov	r0, sl
 8012972:	4659      	mov	r1, fp
 8012974:	2300      	movs	r3, #0
 8012976:	07e7      	lsls	r7, r4, #31
 8012978:	d504      	bpl.n	8012984 <_strtod_l+0x5c4>
 801297a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801297e:	f7ed fe63 	bl	8000648 <__aeabi_dmul>
 8012982:	2301      	movs	r3, #1
 8012984:	1064      	asrs	r4, r4, #1
 8012986:	f106 0608 	add.w	r6, r6, #8
 801298a:	d1f4      	bne.n	8012976 <_strtod_l+0x5b6>
 801298c:	b10b      	cbz	r3, 8012992 <_strtod_l+0x5d2>
 801298e:	4682      	mov	sl, r0
 8012990:	468b      	mov	fp, r1
 8012992:	9b08      	ldr	r3, [sp, #32]
 8012994:	b1b3      	cbz	r3, 80129c4 <_strtod_l+0x604>
 8012996:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801299a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801299e:	2b00      	cmp	r3, #0
 80129a0:	4659      	mov	r1, fp
 80129a2:	dd0f      	ble.n	80129c4 <_strtod_l+0x604>
 80129a4:	2b1f      	cmp	r3, #31
 80129a6:	dd56      	ble.n	8012a56 <_strtod_l+0x696>
 80129a8:	2b34      	cmp	r3, #52	@ 0x34
 80129aa:	bfde      	ittt	le
 80129ac:	f04f 33ff 	movle.w	r3, #4294967295
 80129b0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80129b4:	4093      	lslle	r3, r2
 80129b6:	f04f 0a00 	mov.w	sl, #0
 80129ba:	bfcc      	ite	gt
 80129bc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80129c0:	ea03 0b01 	andle.w	fp, r3, r1
 80129c4:	2200      	movs	r2, #0
 80129c6:	2300      	movs	r3, #0
 80129c8:	4650      	mov	r0, sl
 80129ca:	4659      	mov	r1, fp
 80129cc:	f7ee f8a4 	bl	8000b18 <__aeabi_dcmpeq>
 80129d0:	2800      	cmp	r0, #0
 80129d2:	d1a7      	bne.n	8012924 <_strtod_l+0x564>
 80129d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80129d6:	9300      	str	r3, [sp, #0]
 80129d8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80129da:	9805      	ldr	r0, [sp, #20]
 80129dc:	462b      	mov	r3, r5
 80129de:	464a      	mov	r2, r9
 80129e0:	f7ff f8ce 	bl	8011b80 <__s2b>
 80129e4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80129e6:	2800      	cmp	r0, #0
 80129e8:	f43f af09 	beq.w	80127fe <_strtod_l+0x43e>
 80129ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80129ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80129f0:	2a00      	cmp	r2, #0
 80129f2:	eba3 0308 	sub.w	r3, r3, r8
 80129f6:	bfa8      	it	ge
 80129f8:	2300      	movge	r3, #0
 80129fa:	9312      	str	r3, [sp, #72]	@ 0x48
 80129fc:	2400      	movs	r4, #0
 80129fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8012a02:	9316      	str	r3, [sp, #88]	@ 0x58
 8012a04:	46a0      	mov	r8, r4
 8012a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012a08:	9805      	ldr	r0, [sp, #20]
 8012a0a:	6859      	ldr	r1, [r3, #4]
 8012a0c:	f7ff f810 	bl	8011a30 <_Balloc>
 8012a10:	4681      	mov	r9, r0
 8012a12:	2800      	cmp	r0, #0
 8012a14:	f43f aef7 	beq.w	8012806 <_strtod_l+0x446>
 8012a18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012a1a:	691a      	ldr	r2, [r3, #16]
 8012a1c:	3202      	adds	r2, #2
 8012a1e:	f103 010c 	add.w	r1, r3, #12
 8012a22:	0092      	lsls	r2, r2, #2
 8012a24:	300c      	adds	r0, #12
 8012a26:	f7fe f894 	bl	8010b52 <memcpy>
 8012a2a:	ec4b ab10 	vmov	d0, sl, fp
 8012a2e:	9805      	ldr	r0, [sp, #20]
 8012a30:	aa1c      	add	r2, sp, #112	@ 0x70
 8012a32:	a91b      	add	r1, sp, #108	@ 0x6c
 8012a34:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8012a38:	f7ff fbd6 	bl	80121e8 <__d2b>
 8012a3c:	901a      	str	r0, [sp, #104]	@ 0x68
 8012a3e:	2800      	cmp	r0, #0
 8012a40:	f43f aee1 	beq.w	8012806 <_strtod_l+0x446>
 8012a44:	9805      	ldr	r0, [sp, #20]
 8012a46:	2101      	movs	r1, #1
 8012a48:	f7ff f930 	bl	8011cac <__i2b>
 8012a4c:	4680      	mov	r8, r0
 8012a4e:	b948      	cbnz	r0, 8012a64 <_strtod_l+0x6a4>
 8012a50:	f04f 0800 	mov.w	r8, #0
 8012a54:	e6d7      	b.n	8012806 <_strtod_l+0x446>
 8012a56:	f04f 32ff 	mov.w	r2, #4294967295
 8012a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8012a5e:	ea03 0a0a 	and.w	sl, r3, sl
 8012a62:	e7af      	b.n	80129c4 <_strtod_l+0x604>
 8012a64:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8012a66:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012a68:	2d00      	cmp	r5, #0
 8012a6a:	bfab      	itete	ge
 8012a6c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8012a6e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8012a70:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8012a72:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8012a74:	bfac      	ite	ge
 8012a76:	18ef      	addge	r7, r5, r3
 8012a78:	1b5e      	sublt	r6, r3, r5
 8012a7a:	9b08      	ldr	r3, [sp, #32]
 8012a7c:	1aed      	subs	r5, r5, r3
 8012a7e:	4415      	add	r5, r2
 8012a80:	4b65      	ldr	r3, [pc, #404]	@ (8012c18 <_strtod_l+0x858>)
 8012a82:	3d01      	subs	r5, #1
 8012a84:	429d      	cmp	r5, r3
 8012a86:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8012a8a:	da50      	bge.n	8012b2e <_strtod_l+0x76e>
 8012a8c:	1b5b      	subs	r3, r3, r5
 8012a8e:	2b1f      	cmp	r3, #31
 8012a90:	eba2 0203 	sub.w	r2, r2, r3
 8012a94:	f04f 0101 	mov.w	r1, #1
 8012a98:	dc3d      	bgt.n	8012b16 <_strtod_l+0x756>
 8012a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8012a9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	9310      	str	r3, [sp, #64]	@ 0x40
 8012aa4:	18bd      	adds	r5, r7, r2
 8012aa6:	9b08      	ldr	r3, [sp, #32]
 8012aa8:	42af      	cmp	r7, r5
 8012aaa:	4416      	add	r6, r2
 8012aac:	441e      	add	r6, r3
 8012aae:	463b      	mov	r3, r7
 8012ab0:	bfa8      	it	ge
 8012ab2:	462b      	movge	r3, r5
 8012ab4:	42b3      	cmp	r3, r6
 8012ab6:	bfa8      	it	ge
 8012ab8:	4633      	movge	r3, r6
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	bfc2      	ittt	gt
 8012abe:	1aed      	subgt	r5, r5, r3
 8012ac0:	1af6      	subgt	r6, r6, r3
 8012ac2:	1aff      	subgt	r7, r7, r3
 8012ac4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	dd16      	ble.n	8012af8 <_strtod_l+0x738>
 8012aca:	4641      	mov	r1, r8
 8012acc:	9805      	ldr	r0, [sp, #20]
 8012ace:	461a      	mov	r2, r3
 8012ad0:	f7ff f9a4 	bl	8011e1c <__pow5mult>
 8012ad4:	4680      	mov	r8, r0
 8012ad6:	2800      	cmp	r0, #0
 8012ad8:	d0ba      	beq.n	8012a50 <_strtod_l+0x690>
 8012ada:	4601      	mov	r1, r0
 8012adc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8012ade:	9805      	ldr	r0, [sp, #20]
 8012ae0:	f7ff f8fa 	bl	8011cd8 <__multiply>
 8012ae4:	900a      	str	r0, [sp, #40]	@ 0x28
 8012ae6:	2800      	cmp	r0, #0
 8012ae8:	f43f ae8d 	beq.w	8012806 <_strtod_l+0x446>
 8012aec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012aee:	9805      	ldr	r0, [sp, #20]
 8012af0:	f7fe ffde 	bl	8011ab0 <_Bfree>
 8012af4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012af6:	931a      	str	r3, [sp, #104]	@ 0x68
 8012af8:	2d00      	cmp	r5, #0
 8012afa:	dc1d      	bgt.n	8012b38 <_strtod_l+0x778>
 8012afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	dd23      	ble.n	8012b4a <_strtod_l+0x78a>
 8012b02:	4649      	mov	r1, r9
 8012b04:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012b06:	9805      	ldr	r0, [sp, #20]
 8012b08:	f7ff f988 	bl	8011e1c <__pow5mult>
 8012b0c:	4681      	mov	r9, r0
 8012b0e:	b9e0      	cbnz	r0, 8012b4a <_strtod_l+0x78a>
 8012b10:	f04f 0900 	mov.w	r9, #0
 8012b14:	e677      	b.n	8012806 <_strtod_l+0x446>
 8012b16:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8012b1a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8012b1e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8012b22:	35e2      	adds	r5, #226	@ 0xe2
 8012b24:	fa01 f305 	lsl.w	r3, r1, r5
 8012b28:	9310      	str	r3, [sp, #64]	@ 0x40
 8012b2a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012b2c:	e7ba      	b.n	8012aa4 <_strtod_l+0x6e4>
 8012b2e:	2300      	movs	r3, #0
 8012b30:	9310      	str	r3, [sp, #64]	@ 0x40
 8012b32:	2301      	movs	r3, #1
 8012b34:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012b36:	e7b5      	b.n	8012aa4 <_strtod_l+0x6e4>
 8012b38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012b3a:	9805      	ldr	r0, [sp, #20]
 8012b3c:	462a      	mov	r2, r5
 8012b3e:	f7ff f9c7 	bl	8011ed0 <__lshift>
 8012b42:	901a      	str	r0, [sp, #104]	@ 0x68
 8012b44:	2800      	cmp	r0, #0
 8012b46:	d1d9      	bne.n	8012afc <_strtod_l+0x73c>
 8012b48:	e65d      	b.n	8012806 <_strtod_l+0x446>
 8012b4a:	2e00      	cmp	r6, #0
 8012b4c:	dd07      	ble.n	8012b5e <_strtod_l+0x79e>
 8012b4e:	4649      	mov	r1, r9
 8012b50:	9805      	ldr	r0, [sp, #20]
 8012b52:	4632      	mov	r2, r6
 8012b54:	f7ff f9bc 	bl	8011ed0 <__lshift>
 8012b58:	4681      	mov	r9, r0
 8012b5a:	2800      	cmp	r0, #0
 8012b5c:	d0d8      	beq.n	8012b10 <_strtod_l+0x750>
 8012b5e:	2f00      	cmp	r7, #0
 8012b60:	dd08      	ble.n	8012b74 <_strtod_l+0x7b4>
 8012b62:	4641      	mov	r1, r8
 8012b64:	9805      	ldr	r0, [sp, #20]
 8012b66:	463a      	mov	r2, r7
 8012b68:	f7ff f9b2 	bl	8011ed0 <__lshift>
 8012b6c:	4680      	mov	r8, r0
 8012b6e:	2800      	cmp	r0, #0
 8012b70:	f43f ae49 	beq.w	8012806 <_strtod_l+0x446>
 8012b74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012b76:	9805      	ldr	r0, [sp, #20]
 8012b78:	464a      	mov	r2, r9
 8012b7a:	f7ff fa31 	bl	8011fe0 <__mdiff>
 8012b7e:	4604      	mov	r4, r0
 8012b80:	2800      	cmp	r0, #0
 8012b82:	f43f ae40 	beq.w	8012806 <_strtod_l+0x446>
 8012b86:	68c3      	ldr	r3, [r0, #12]
 8012b88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012b8a:	2300      	movs	r3, #0
 8012b8c:	60c3      	str	r3, [r0, #12]
 8012b8e:	4641      	mov	r1, r8
 8012b90:	f7ff fa0a 	bl	8011fa8 <__mcmp>
 8012b94:	2800      	cmp	r0, #0
 8012b96:	da45      	bge.n	8012c24 <_strtod_l+0x864>
 8012b98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012b9a:	ea53 030a 	orrs.w	r3, r3, sl
 8012b9e:	d16b      	bne.n	8012c78 <_strtod_l+0x8b8>
 8012ba0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d167      	bne.n	8012c78 <_strtod_l+0x8b8>
 8012ba8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012bac:	0d1b      	lsrs	r3, r3, #20
 8012bae:	051b      	lsls	r3, r3, #20
 8012bb0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012bb4:	d960      	bls.n	8012c78 <_strtod_l+0x8b8>
 8012bb6:	6963      	ldr	r3, [r4, #20]
 8012bb8:	b913      	cbnz	r3, 8012bc0 <_strtod_l+0x800>
 8012bba:	6923      	ldr	r3, [r4, #16]
 8012bbc:	2b01      	cmp	r3, #1
 8012bbe:	dd5b      	ble.n	8012c78 <_strtod_l+0x8b8>
 8012bc0:	4621      	mov	r1, r4
 8012bc2:	2201      	movs	r2, #1
 8012bc4:	9805      	ldr	r0, [sp, #20]
 8012bc6:	f7ff f983 	bl	8011ed0 <__lshift>
 8012bca:	4641      	mov	r1, r8
 8012bcc:	4604      	mov	r4, r0
 8012bce:	f7ff f9eb 	bl	8011fa8 <__mcmp>
 8012bd2:	2800      	cmp	r0, #0
 8012bd4:	dd50      	ble.n	8012c78 <_strtod_l+0x8b8>
 8012bd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012bda:	9a08      	ldr	r2, [sp, #32]
 8012bdc:	0d1b      	lsrs	r3, r3, #20
 8012bde:	051b      	lsls	r3, r3, #20
 8012be0:	2a00      	cmp	r2, #0
 8012be2:	d06a      	beq.n	8012cba <_strtod_l+0x8fa>
 8012be4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012be8:	d867      	bhi.n	8012cba <_strtod_l+0x8fa>
 8012bea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8012bee:	f67f ae9d 	bls.w	801292c <_strtod_l+0x56c>
 8012bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8012c1c <_strtod_l+0x85c>)
 8012bf4:	4650      	mov	r0, sl
 8012bf6:	4659      	mov	r1, fp
 8012bf8:	2200      	movs	r2, #0
 8012bfa:	f7ed fd25 	bl	8000648 <__aeabi_dmul>
 8012bfe:	4b08      	ldr	r3, [pc, #32]	@ (8012c20 <_strtod_l+0x860>)
 8012c00:	400b      	ands	r3, r1
 8012c02:	4682      	mov	sl, r0
 8012c04:	468b      	mov	fp, r1
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	f47f ae08 	bne.w	801281c <_strtod_l+0x45c>
 8012c0c:	9a05      	ldr	r2, [sp, #20]
 8012c0e:	2322      	movs	r3, #34	@ 0x22
 8012c10:	6013      	str	r3, [r2, #0]
 8012c12:	e603      	b.n	801281c <_strtod_l+0x45c>
 8012c14:	08014aa0 	.word	0x08014aa0
 8012c18:	fffffc02 	.word	0xfffffc02
 8012c1c:	39500000 	.word	0x39500000
 8012c20:	7ff00000 	.word	0x7ff00000
 8012c24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012c28:	d165      	bne.n	8012cf6 <_strtod_l+0x936>
 8012c2a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012c2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012c30:	b35a      	cbz	r2, 8012c8a <_strtod_l+0x8ca>
 8012c32:	4a9f      	ldr	r2, [pc, #636]	@ (8012eb0 <_strtod_l+0xaf0>)
 8012c34:	4293      	cmp	r3, r2
 8012c36:	d12b      	bne.n	8012c90 <_strtod_l+0x8d0>
 8012c38:	9b08      	ldr	r3, [sp, #32]
 8012c3a:	4651      	mov	r1, sl
 8012c3c:	b303      	cbz	r3, 8012c80 <_strtod_l+0x8c0>
 8012c3e:	4b9d      	ldr	r3, [pc, #628]	@ (8012eb4 <_strtod_l+0xaf4>)
 8012c40:	465a      	mov	r2, fp
 8012c42:	4013      	ands	r3, r2
 8012c44:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012c48:	f04f 32ff 	mov.w	r2, #4294967295
 8012c4c:	d81b      	bhi.n	8012c86 <_strtod_l+0x8c6>
 8012c4e:	0d1b      	lsrs	r3, r3, #20
 8012c50:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012c54:	fa02 f303 	lsl.w	r3, r2, r3
 8012c58:	4299      	cmp	r1, r3
 8012c5a:	d119      	bne.n	8012c90 <_strtod_l+0x8d0>
 8012c5c:	4b96      	ldr	r3, [pc, #600]	@ (8012eb8 <_strtod_l+0xaf8>)
 8012c5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012c60:	429a      	cmp	r2, r3
 8012c62:	d102      	bne.n	8012c6a <_strtod_l+0x8aa>
 8012c64:	3101      	adds	r1, #1
 8012c66:	f43f adce 	beq.w	8012806 <_strtod_l+0x446>
 8012c6a:	4b92      	ldr	r3, [pc, #584]	@ (8012eb4 <_strtod_l+0xaf4>)
 8012c6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012c6e:	401a      	ands	r2, r3
 8012c70:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8012c74:	f04f 0a00 	mov.w	sl, #0
 8012c78:	9b08      	ldr	r3, [sp, #32]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d1b9      	bne.n	8012bf2 <_strtod_l+0x832>
 8012c7e:	e5cd      	b.n	801281c <_strtod_l+0x45c>
 8012c80:	f04f 33ff 	mov.w	r3, #4294967295
 8012c84:	e7e8      	b.n	8012c58 <_strtod_l+0x898>
 8012c86:	4613      	mov	r3, r2
 8012c88:	e7e6      	b.n	8012c58 <_strtod_l+0x898>
 8012c8a:	ea53 030a 	orrs.w	r3, r3, sl
 8012c8e:	d0a2      	beq.n	8012bd6 <_strtod_l+0x816>
 8012c90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012c92:	b1db      	cbz	r3, 8012ccc <_strtod_l+0x90c>
 8012c94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012c96:	4213      	tst	r3, r2
 8012c98:	d0ee      	beq.n	8012c78 <_strtod_l+0x8b8>
 8012c9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c9c:	9a08      	ldr	r2, [sp, #32]
 8012c9e:	4650      	mov	r0, sl
 8012ca0:	4659      	mov	r1, fp
 8012ca2:	b1bb      	cbz	r3, 8012cd4 <_strtod_l+0x914>
 8012ca4:	f7ff fb6e 	bl	8012384 <sulp>
 8012ca8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012cac:	ec53 2b10 	vmov	r2, r3, d0
 8012cb0:	f7ed fb14 	bl	80002dc <__adddf3>
 8012cb4:	4682      	mov	sl, r0
 8012cb6:	468b      	mov	fp, r1
 8012cb8:	e7de      	b.n	8012c78 <_strtod_l+0x8b8>
 8012cba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012cbe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012cc2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012cc6:	f04f 3aff 	mov.w	sl, #4294967295
 8012cca:	e7d5      	b.n	8012c78 <_strtod_l+0x8b8>
 8012ccc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012cce:	ea13 0f0a 	tst.w	r3, sl
 8012cd2:	e7e1      	b.n	8012c98 <_strtod_l+0x8d8>
 8012cd4:	f7ff fb56 	bl	8012384 <sulp>
 8012cd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012cdc:	ec53 2b10 	vmov	r2, r3, d0
 8012ce0:	f7ed fafa 	bl	80002d8 <__aeabi_dsub>
 8012ce4:	2200      	movs	r2, #0
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	4682      	mov	sl, r0
 8012cea:	468b      	mov	fp, r1
 8012cec:	f7ed ff14 	bl	8000b18 <__aeabi_dcmpeq>
 8012cf0:	2800      	cmp	r0, #0
 8012cf2:	d0c1      	beq.n	8012c78 <_strtod_l+0x8b8>
 8012cf4:	e61a      	b.n	801292c <_strtod_l+0x56c>
 8012cf6:	4641      	mov	r1, r8
 8012cf8:	4620      	mov	r0, r4
 8012cfa:	f7ff facd 	bl	8012298 <__ratio>
 8012cfe:	ec57 6b10 	vmov	r6, r7, d0
 8012d02:	2200      	movs	r2, #0
 8012d04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012d08:	4630      	mov	r0, r6
 8012d0a:	4639      	mov	r1, r7
 8012d0c:	f7ed ff18 	bl	8000b40 <__aeabi_dcmple>
 8012d10:	2800      	cmp	r0, #0
 8012d12:	d06f      	beq.n	8012df4 <_strtod_l+0xa34>
 8012d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d17a      	bne.n	8012e10 <_strtod_l+0xa50>
 8012d1a:	f1ba 0f00 	cmp.w	sl, #0
 8012d1e:	d158      	bne.n	8012dd2 <_strtod_l+0xa12>
 8012d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d15a      	bne.n	8012de0 <_strtod_l+0xa20>
 8012d2a:	4b64      	ldr	r3, [pc, #400]	@ (8012ebc <_strtod_l+0xafc>)
 8012d2c:	2200      	movs	r2, #0
 8012d2e:	4630      	mov	r0, r6
 8012d30:	4639      	mov	r1, r7
 8012d32:	f7ed fefb 	bl	8000b2c <__aeabi_dcmplt>
 8012d36:	2800      	cmp	r0, #0
 8012d38:	d159      	bne.n	8012dee <_strtod_l+0xa2e>
 8012d3a:	4630      	mov	r0, r6
 8012d3c:	4639      	mov	r1, r7
 8012d3e:	4b60      	ldr	r3, [pc, #384]	@ (8012ec0 <_strtod_l+0xb00>)
 8012d40:	2200      	movs	r2, #0
 8012d42:	f7ed fc81 	bl	8000648 <__aeabi_dmul>
 8012d46:	4606      	mov	r6, r0
 8012d48:	460f      	mov	r7, r1
 8012d4a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8012d4e:	9606      	str	r6, [sp, #24]
 8012d50:	9307      	str	r3, [sp, #28]
 8012d52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012d56:	4d57      	ldr	r5, [pc, #348]	@ (8012eb4 <_strtod_l+0xaf4>)
 8012d58:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012d5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d5e:	401d      	ands	r5, r3
 8012d60:	4b58      	ldr	r3, [pc, #352]	@ (8012ec4 <_strtod_l+0xb04>)
 8012d62:	429d      	cmp	r5, r3
 8012d64:	f040 80b2 	bne.w	8012ecc <_strtod_l+0xb0c>
 8012d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d6a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8012d6e:	ec4b ab10 	vmov	d0, sl, fp
 8012d72:	f7ff f9c9 	bl	8012108 <__ulp>
 8012d76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012d7a:	ec51 0b10 	vmov	r0, r1, d0
 8012d7e:	f7ed fc63 	bl	8000648 <__aeabi_dmul>
 8012d82:	4652      	mov	r2, sl
 8012d84:	465b      	mov	r3, fp
 8012d86:	f7ed faa9 	bl	80002dc <__adddf3>
 8012d8a:	460b      	mov	r3, r1
 8012d8c:	4949      	ldr	r1, [pc, #292]	@ (8012eb4 <_strtod_l+0xaf4>)
 8012d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8012ec8 <_strtod_l+0xb08>)
 8012d90:	4019      	ands	r1, r3
 8012d92:	4291      	cmp	r1, r2
 8012d94:	4682      	mov	sl, r0
 8012d96:	d942      	bls.n	8012e1e <_strtod_l+0xa5e>
 8012d98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012d9a:	4b47      	ldr	r3, [pc, #284]	@ (8012eb8 <_strtod_l+0xaf8>)
 8012d9c:	429a      	cmp	r2, r3
 8012d9e:	d103      	bne.n	8012da8 <_strtod_l+0x9e8>
 8012da0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012da2:	3301      	adds	r3, #1
 8012da4:	f43f ad2f 	beq.w	8012806 <_strtod_l+0x446>
 8012da8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8012eb8 <_strtod_l+0xaf8>
 8012dac:	f04f 3aff 	mov.w	sl, #4294967295
 8012db0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012db2:	9805      	ldr	r0, [sp, #20]
 8012db4:	f7fe fe7c 	bl	8011ab0 <_Bfree>
 8012db8:	9805      	ldr	r0, [sp, #20]
 8012dba:	4649      	mov	r1, r9
 8012dbc:	f7fe fe78 	bl	8011ab0 <_Bfree>
 8012dc0:	9805      	ldr	r0, [sp, #20]
 8012dc2:	4641      	mov	r1, r8
 8012dc4:	f7fe fe74 	bl	8011ab0 <_Bfree>
 8012dc8:	9805      	ldr	r0, [sp, #20]
 8012dca:	4621      	mov	r1, r4
 8012dcc:	f7fe fe70 	bl	8011ab0 <_Bfree>
 8012dd0:	e619      	b.n	8012a06 <_strtod_l+0x646>
 8012dd2:	f1ba 0f01 	cmp.w	sl, #1
 8012dd6:	d103      	bne.n	8012de0 <_strtod_l+0xa20>
 8012dd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	f43f ada6 	beq.w	801292c <_strtod_l+0x56c>
 8012de0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8012e90 <_strtod_l+0xad0>
 8012de4:	4f35      	ldr	r7, [pc, #212]	@ (8012ebc <_strtod_l+0xafc>)
 8012de6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012dea:	2600      	movs	r6, #0
 8012dec:	e7b1      	b.n	8012d52 <_strtod_l+0x992>
 8012dee:	4f34      	ldr	r7, [pc, #208]	@ (8012ec0 <_strtod_l+0xb00>)
 8012df0:	2600      	movs	r6, #0
 8012df2:	e7aa      	b.n	8012d4a <_strtod_l+0x98a>
 8012df4:	4b32      	ldr	r3, [pc, #200]	@ (8012ec0 <_strtod_l+0xb00>)
 8012df6:	4630      	mov	r0, r6
 8012df8:	4639      	mov	r1, r7
 8012dfa:	2200      	movs	r2, #0
 8012dfc:	f7ed fc24 	bl	8000648 <__aeabi_dmul>
 8012e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e02:	4606      	mov	r6, r0
 8012e04:	460f      	mov	r7, r1
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d09f      	beq.n	8012d4a <_strtod_l+0x98a>
 8012e0a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8012e0e:	e7a0      	b.n	8012d52 <_strtod_l+0x992>
 8012e10:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012e98 <_strtod_l+0xad8>
 8012e14:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012e18:	ec57 6b17 	vmov	r6, r7, d7
 8012e1c:	e799      	b.n	8012d52 <_strtod_l+0x992>
 8012e1e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012e22:	9b08      	ldr	r3, [sp, #32]
 8012e24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d1c1      	bne.n	8012db0 <_strtod_l+0x9f0>
 8012e2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012e30:	0d1b      	lsrs	r3, r3, #20
 8012e32:	051b      	lsls	r3, r3, #20
 8012e34:	429d      	cmp	r5, r3
 8012e36:	d1bb      	bne.n	8012db0 <_strtod_l+0x9f0>
 8012e38:	4630      	mov	r0, r6
 8012e3a:	4639      	mov	r1, r7
 8012e3c:	f7ed ff64 	bl	8000d08 <__aeabi_d2lz>
 8012e40:	f7ed fbd4 	bl	80005ec <__aeabi_l2d>
 8012e44:	4602      	mov	r2, r0
 8012e46:	460b      	mov	r3, r1
 8012e48:	4630      	mov	r0, r6
 8012e4a:	4639      	mov	r1, r7
 8012e4c:	f7ed fa44 	bl	80002d8 <__aeabi_dsub>
 8012e50:	460b      	mov	r3, r1
 8012e52:	4602      	mov	r2, r0
 8012e54:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8012e58:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8012e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e5e:	ea46 060a 	orr.w	r6, r6, sl
 8012e62:	431e      	orrs	r6, r3
 8012e64:	d06f      	beq.n	8012f46 <_strtod_l+0xb86>
 8012e66:	a30e      	add	r3, pc, #56	@ (adr r3, 8012ea0 <_strtod_l+0xae0>)
 8012e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e6c:	f7ed fe5e 	bl	8000b2c <__aeabi_dcmplt>
 8012e70:	2800      	cmp	r0, #0
 8012e72:	f47f acd3 	bne.w	801281c <_strtod_l+0x45c>
 8012e76:	a30c      	add	r3, pc, #48	@ (adr r3, 8012ea8 <_strtod_l+0xae8>)
 8012e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012e80:	f7ed fe72 	bl	8000b68 <__aeabi_dcmpgt>
 8012e84:	2800      	cmp	r0, #0
 8012e86:	d093      	beq.n	8012db0 <_strtod_l+0x9f0>
 8012e88:	e4c8      	b.n	801281c <_strtod_l+0x45c>
 8012e8a:	bf00      	nop
 8012e8c:	f3af 8000 	nop.w
 8012e90:	00000000 	.word	0x00000000
 8012e94:	bff00000 	.word	0xbff00000
 8012e98:	00000000 	.word	0x00000000
 8012e9c:	3ff00000 	.word	0x3ff00000
 8012ea0:	94a03595 	.word	0x94a03595
 8012ea4:	3fdfffff 	.word	0x3fdfffff
 8012ea8:	35afe535 	.word	0x35afe535
 8012eac:	3fe00000 	.word	0x3fe00000
 8012eb0:	000fffff 	.word	0x000fffff
 8012eb4:	7ff00000 	.word	0x7ff00000
 8012eb8:	7fefffff 	.word	0x7fefffff
 8012ebc:	3ff00000 	.word	0x3ff00000
 8012ec0:	3fe00000 	.word	0x3fe00000
 8012ec4:	7fe00000 	.word	0x7fe00000
 8012ec8:	7c9fffff 	.word	0x7c9fffff
 8012ecc:	9b08      	ldr	r3, [sp, #32]
 8012ece:	b323      	cbz	r3, 8012f1a <_strtod_l+0xb5a>
 8012ed0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8012ed4:	d821      	bhi.n	8012f1a <_strtod_l+0xb5a>
 8012ed6:	a328      	add	r3, pc, #160	@ (adr r3, 8012f78 <_strtod_l+0xbb8>)
 8012ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012edc:	4630      	mov	r0, r6
 8012ede:	4639      	mov	r1, r7
 8012ee0:	f7ed fe2e 	bl	8000b40 <__aeabi_dcmple>
 8012ee4:	b1a0      	cbz	r0, 8012f10 <_strtod_l+0xb50>
 8012ee6:	4639      	mov	r1, r7
 8012ee8:	4630      	mov	r0, r6
 8012eea:	f7ed fe85 	bl	8000bf8 <__aeabi_d2uiz>
 8012eee:	2801      	cmp	r0, #1
 8012ef0:	bf38      	it	cc
 8012ef2:	2001      	movcc	r0, #1
 8012ef4:	f7ed fb2e 	bl	8000554 <__aeabi_ui2d>
 8012ef8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012efa:	4606      	mov	r6, r0
 8012efc:	460f      	mov	r7, r1
 8012efe:	b9fb      	cbnz	r3, 8012f40 <_strtod_l+0xb80>
 8012f00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012f04:	9014      	str	r0, [sp, #80]	@ 0x50
 8012f06:	9315      	str	r3, [sp, #84]	@ 0x54
 8012f08:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8012f0c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012f10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012f12:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8012f16:	1b5b      	subs	r3, r3, r5
 8012f18:	9311      	str	r3, [sp, #68]	@ 0x44
 8012f1a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012f1e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8012f22:	f7ff f8f1 	bl	8012108 <__ulp>
 8012f26:	4650      	mov	r0, sl
 8012f28:	ec53 2b10 	vmov	r2, r3, d0
 8012f2c:	4659      	mov	r1, fp
 8012f2e:	f7ed fb8b 	bl	8000648 <__aeabi_dmul>
 8012f32:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8012f36:	f7ed f9d1 	bl	80002dc <__adddf3>
 8012f3a:	4682      	mov	sl, r0
 8012f3c:	468b      	mov	fp, r1
 8012f3e:	e770      	b.n	8012e22 <_strtod_l+0xa62>
 8012f40:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8012f44:	e7e0      	b.n	8012f08 <_strtod_l+0xb48>
 8012f46:	a30e      	add	r3, pc, #56	@ (adr r3, 8012f80 <_strtod_l+0xbc0>)
 8012f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f4c:	f7ed fdee 	bl	8000b2c <__aeabi_dcmplt>
 8012f50:	e798      	b.n	8012e84 <_strtod_l+0xac4>
 8012f52:	2300      	movs	r3, #0
 8012f54:	930e      	str	r3, [sp, #56]	@ 0x38
 8012f56:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012f58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012f5a:	6013      	str	r3, [r2, #0]
 8012f5c:	f7ff ba6d 	b.w	801243a <_strtod_l+0x7a>
 8012f60:	2a65      	cmp	r2, #101	@ 0x65
 8012f62:	f43f ab68 	beq.w	8012636 <_strtod_l+0x276>
 8012f66:	2a45      	cmp	r2, #69	@ 0x45
 8012f68:	f43f ab65 	beq.w	8012636 <_strtod_l+0x276>
 8012f6c:	2301      	movs	r3, #1
 8012f6e:	f7ff bba0 	b.w	80126b2 <_strtod_l+0x2f2>
 8012f72:	bf00      	nop
 8012f74:	f3af 8000 	nop.w
 8012f78:	ffc00000 	.word	0xffc00000
 8012f7c:	41dfffff 	.word	0x41dfffff
 8012f80:	94a03595 	.word	0x94a03595
 8012f84:	3fcfffff 	.word	0x3fcfffff

08012f88 <_strtod_r>:
 8012f88:	4b01      	ldr	r3, [pc, #4]	@ (8012f90 <_strtod_r+0x8>)
 8012f8a:	f7ff ba19 	b.w	80123c0 <_strtod_l>
 8012f8e:	bf00      	nop
 8012f90:	20000070 	.word	0x20000070

08012f94 <_strtol_l.isra.0>:
 8012f94:	2b24      	cmp	r3, #36	@ 0x24
 8012f96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f9a:	4686      	mov	lr, r0
 8012f9c:	4690      	mov	r8, r2
 8012f9e:	d801      	bhi.n	8012fa4 <_strtol_l.isra.0+0x10>
 8012fa0:	2b01      	cmp	r3, #1
 8012fa2:	d106      	bne.n	8012fb2 <_strtol_l.isra.0+0x1e>
 8012fa4:	f7fd fda8 	bl	8010af8 <__errno>
 8012fa8:	2316      	movs	r3, #22
 8012faa:	6003      	str	r3, [r0, #0]
 8012fac:	2000      	movs	r0, #0
 8012fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fb2:	4834      	ldr	r0, [pc, #208]	@ (8013084 <_strtol_l.isra.0+0xf0>)
 8012fb4:	460d      	mov	r5, r1
 8012fb6:	462a      	mov	r2, r5
 8012fb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012fbc:	5d06      	ldrb	r6, [r0, r4]
 8012fbe:	f016 0608 	ands.w	r6, r6, #8
 8012fc2:	d1f8      	bne.n	8012fb6 <_strtol_l.isra.0+0x22>
 8012fc4:	2c2d      	cmp	r4, #45	@ 0x2d
 8012fc6:	d110      	bne.n	8012fea <_strtol_l.isra.0+0x56>
 8012fc8:	782c      	ldrb	r4, [r5, #0]
 8012fca:	2601      	movs	r6, #1
 8012fcc:	1c95      	adds	r5, r2, #2
 8012fce:	f033 0210 	bics.w	r2, r3, #16
 8012fd2:	d115      	bne.n	8013000 <_strtol_l.isra.0+0x6c>
 8012fd4:	2c30      	cmp	r4, #48	@ 0x30
 8012fd6:	d10d      	bne.n	8012ff4 <_strtol_l.isra.0+0x60>
 8012fd8:	782a      	ldrb	r2, [r5, #0]
 8012fda:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012fde:	2a58      	cmp	r2, #88	@ 0x58
 8012fe0:	d108      	bne.n	8012ff4 <_strtol_l.isra.0+0x60>
 8012fe2:	786c      	ldrb	r4, [r5, #1]
 8012fe4:	3502      	adds	r5, #2
 8012fe6:	2310      	movs	r3, #16
 8012fe8:	e00a      	b.n	8013000 <_strtol_l.isra.0+0x6c>
 8012fea:	2c2b      	cmp	r4, #43	@ 0x2b
 8012fec:	bf04      	itt	eq
 8012fee:	782c      	ldrbeq	r4, [r5, #0]
 8012ff0:	1c95      	addeq	r5, r2, #2
 8012ff2:	e7ec      	b.n	8012fce <_strtol_l.isra.0+0x3a>
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d1f6      	bne.n	8012fe6 <_strtol_l.isra.0+0x52>
 8012ff8:	2c30      	cmp	r4, #48	@ 0x30
 8012ffa:	bf14      	ite	ne
 8012ffc:	230a      	movne	r3, #10
 8012ffe:	2308      	moveq	r3, #8
 8013000:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013004:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013008:	2200      	movs	r2, #0
 801300a:	fbbc f9f3 	udiv	r9, ip, r3
 801300e:	4610      	mov	r0, r2
 8013010:	fb03 ca19 	mls	sl, r3, r9, ip
 8013014:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013018:	2f09      	cmp	r7, #9
 801301a:	d80f      	bhi.n	801303c <_strtol_l.isra.0+0xa8>
 801301c:	463c      	mov	r4, r7
 801301e:	42a3      	cmp	r3, r4
 8013020:	dd1b      	ble.n	801305a <_strtol_l.isra.0+0xc6>
 8013022:	1c57      	adds	r7, r2, #1
 8013024:	d007      	beq.n	8013036 <_strtol_l.isra.0+0xa2>
 8013026:	4581      	cmp	r9, r0
 8013028:	d314      	bcc.n	8013054 <_strtol_l.isra.0+0xc0>
 801302a:	d101      	bne.n	8013030 <_strtol_l.isra.0+0x9c>
 801302c:	45a2      	cmp	sl, r4
 801302e:	db11      	blt.n	8013054 <_strtol_l.isra.0+0xc0>
 8013030:	fb00 4003 	mla	r0, r0, r3, r4
 8013034:	2201      	movs	r2, #1
 8013036:	f815 4b01 	ldrb.w	r4, [r5], #1
 801303a:	e7eb      	b.n	8013014 <_strtol_l.isra.0+0x80>
 801303c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013040:	2f19      	cmp	r7, #25
 8013042:	d801      	bhi.n	8013048 <_strtol_l.isra.0+0xb4>
 8013044:	3c37      	subs	r4, #55	@ 0x37
 8013046:	e7ea      	b.n	801301e <_strtol_l.isra.0+0x8a>
 8013048:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801304c:	2f19      	cmp	r7, #25
 801304e:	d804      	bhi.n	801305a <_strtol_l.isra.0+0xc6>
 8013050:	3c57      	subs	r4, #87	@ 0x57
 8013052:	e7e4      	b.n	801301e <_strtol_l.isra.0+0x8a>
 8013054:	f04f 32ff 	mov.w	r2, #4294967295
 8013058:	e7ed      	b.n	8013036 <_strtol_l.isra.0+0xa2>
 801305a:	1c53      	adds	r3, r2, #1
 801305c:	d108      	bne.n	8013070 <_strtol_l.isra.0+0xdc>
 801305e:	2322      	movs	r3, #34	@ 0x22
 8013060:	f8ce 3000 	str.w	r3, [lr]
 8013064:	4660      	mov	r0, ip
 8013066:	f1b8 0f00 	cmp.w	r8, #0
 801306a:	d0a0      	beq.n	8012fae <_strtol_l.isra.0+0x1a>
 801306c:	1e69      	subs	r1, r5, #1
 801306e:	e006      	b.n	801307e <_strtol_l.isra.0+0xea>
 8013070:	b106      	cbz	r6, 8013074 <_strtol_l.isra.0+0xe0>
 8013072:	4240      	negs	r0, r0
 8013074:	f1b8 0f00 	cmp.w	r8, #0
 8013078:	d099      	beq.n	8012fae <_strtol_l.isra.0+0x1a>
 801307a:	2a00      	cmp	r2, #0
 801307c:	d1f6      	bne.n	801306c <_strtol_l.isra.0+0xd8>
 801307e:	f8c8 1000 	str.w	r1, [r8]
 8013082:	e794      	b.n	8012fae <_strtol_l.isra.0+0x1a>
 8013084:	08014ac9 	.word	0x08014ac9

08013088 <_strtol_r>:
 8013088:	f7ff bf84 	b.w	8012f94 <_strtol_l.isra.0>

0801308c <__ssputs_r>:
 801308c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013090:	688e      	ldr	r6, [r1, #8]
 8013092:	461f      	mov	r7, r3
 8013094:	42be      	cmp	r6, r7
 8013096:	680b      	ldr	r3, [r1, #0]
 8013098:	4682      	mov	sl, r0
 801309a:	460c      	mov	r4, r1
 801309c:	4690      	mov	r8, r2
 801309e:	d82d      	bhi.n	80130fc <__ssputs_r+0x70>
 80130a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80130a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80130a8:	d026      	beq.n	80130f8 <__ssputs_r+0x6c>
 80130aa:	6965      	ldr	r5, [r4, #20]
 80130ac:	6909      	ldr	r1, [r1, #16]
 80130ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80130b2:	eba3 0901 	sub.w	r9, r3, r1
 80130b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80130ba:	1c7b      	adds	r3, r7, #1
 80130bc:	444b      	add	r3, r9
 80130be:	106d      	asrs	r5, r5, #1
 80130c0:	429d      	cmp	r5, r3
 80130c2:	bf38      	it	cc
 80130c4:	461d      	movcc	r5, r3
 80130c6:	0553      	lsls	r3, r2, #21
 80130c8:	d527      	bpl.n	801311a <__ssputs_r+0x8e>
 80130ca:	4629      	mov	r1, r5
 80130cc:	f7fe fc24 	bl	8011918 <_malloc_r>
 80130d0:	4606      	mov	r6, r0
 80130d2:	b360      	cbz	r0, 801312e <__ssputs_r+0xa2>
 80130d4:	6921      	ldr	r1, [r4, #16]
 80130d6:	464a      	mov	r2, r9
 80130d8:	f7fd fd3b 	bl	8010b52 <memcpy>
 80130dc:	89a3      	ldrh	r3, [r4, #12]
 80130de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80130e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80130e6:	81a3      	strh	r3, [r4, #12]
 80130e8:	6126      	str	r6, [r4, #16]
 80130ea:	6165      	str	r5, [r4, #20]
 80130ec:	444e      	add	r6, r9
 80130ee:	eba5 0509 	sub.w	r5, r5, r9
 80130f2:	6026      	str	r6, [r4, #0]
 80130f4:	60a5      	str	r5, [r4, #8]
 80130f6:	463e      	mov	r6, r7
 80130f8:	42be      	cmp	r6, r7
 80130fa:	d900      	bls.n	80130fe <__ssputs_r+0x72>
 80130fc:	463e      	mov	r6, r7
 80130fe:	6820      	ldr	r0, [r4, #0]
 8013100:	4632      	mov	r2, r6
 8013102:	4641      	mov	r1, r8
 8013104:	f000 f9c6 	bl	8013494 <memmove>
 8013108:	68a3      	ldr	r3, [r4, #8]
 801310a:	1b9b      	subs	r3, r3, r6
 801310c:	60a3      	str	r3, [r4, #8]
 801310e:	6823      	ldr	r3, [r4, #0]
 8013110:	4433      	add	r3, r6
 8013112:	6023      	str	r3, [r4, #0]
 8013114:	2000      	movs	r0, #0
 8013116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801311a:	462a      	mov	r2, r5
 801311c:	f000 fd7d 	bl	8013c1a <_realloc_r>
 8013120:	4606      	mov	r6, r0
 8013122:	2800      	cmp	r0, #0
 8013124:	d1e0      	bne.n	80130e8 <__ssputs_r+0x5c>
 8013126:	6921      	ldr	r1, [r4, #16]
 8013128:	4650      	mov	r0, sl
 801312a:	f7fe fb81 	bl	8011830 <_free_r>
 801312e:	230c      	movs	r3, #12
 8013130:	f8ca 3000 	str.w	r3, [sl]
 8013134:	89a3      	ldrh	r3, [r4, #12]
 8013136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801313a:	81a3      	strh	r3, [r4, #12]
 801313c:	f04f 30ff 	mov.w	r0, #4294967295
 8013140:	e7e9      	b.n	8013116 <__ssputs_r+0x8a>
	...

08013144 <_svfiprintf_r>:
 8013144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013148:	4698      	mov	r8, r3
 801314a:	898b      	ldrh	r3, [r1, #12]
 801314c:	061b      	lsls	r3, r3, #24
 801314e:	b09d      	sub	sp, #116	@ 0x74
 8013150:	4607      	mov	r7, r0
 8013152:	460d      	mov	r5, r1
 8013154:	4614      	mov	r4, r2
 8013156:	d510      	bpl.n	801317a <_svfiprintf_r+0x36>
 8013158:	690b      	ldr	r3, [r1, #16]
 801315a:	b973      	cbnz	r3, 801317a <_svfiprintf_r+0x36>
 801315c:	2140      	movs	r1, #64	@ 0x40
 801315e:	f7fe fbdb 	bl	8011918 <_malloc_r>
 8013162:	6028      	str	r0, [r5, #0]
 8013164:	6128      	str	r0, [r5, #16]
 8013166:	b930      	cbnz	r0, 8013176 <_svfiprintf_r+0x32>
 8013168:	230c      	movs	r3, #12
 801316a:	603b      	str	r3, [r7, #0]
 801316c:	f04f 30ff 	mov.w	r0, #4294967295
 8013170:	b01d      	add	sp, #116	@ 0x74
 8013172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013176:	2340      	movs	r3, #64	@ 0x40
 8013178:	616b      	str	r3, [r5, #20]
 801317a:	2300      	movs	r3, #0
 801317c:	9309      	str	r3, [sp, #36]	@ 0x24
 801317e:	2320      	movs	r3, #32
 8013180:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013184:	f8cd 800c 	str.w	r8, [sp, #12]
 8013188:	2330      	movs	r3, #48	@ 0x30
 801318a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013328 <_svfiprintf_r+0x1e4>
 801318e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013192:	f04f 0901 	mov.w	r9, #1
 8013196:	4623      	mov	r3, r4
 8013198:	469a      	mov	sl, r3
 801319a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801319e:	b10a      	cbz	r2, 80131a4 <_svfiprintf_r+0x60>
 80131a0:	2a25      	cmp	r2, #37	@ 0x25
 80131a2:	d1f9      	bne.n	8013198 <_svfiprintf_r+0x54>
 80131a4:	ebba 0b04 	subs.w	fp, sl, r4
 80131a8:	d00b      	beq.n	80131c2 <_svfiprintf_r+0x7e>
 80131aa:	465b      	mov	r3, fp
 80131ac:	4622      	mov	r2, r4
 80131ae:	4629      	mov	r1, r5
 80131b0:	4638      	mov	r0, r7
 80131b2:	f7ff ff6b 	bl	801308c <__ssputs_r>
 80131b6:	3001      	adds	r0, #1
 80131b8:	f000 80a7 	beq.w	801330a <_svfiprintf_r+0x1c6>
 80131bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80131be:	445a      	add	r2, fp
 80131c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80131c2:	f89a 3000 	ldrb.w	r3, [sl]
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	f000 809f 	beq.w	801330a <_svfiprintf_r+0x1c6>
 80131cc:	2300      	movs	r3, #0
 80131ce:	f04f 32ff 	mov.w	r2, #4294967295
 80131d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80131d6:	f10a 0a01 	add.w	sl, sl, #1
 80131da:	9304      	str	r3, [sp, #16]
 80131dc:	9307      	str	r3, [sp, #28]
 80131de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80131e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80131e4:	4654      	mov	r4, sl
 80131e6:	2205      	movs	r2, #5
 80131e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131ec:	484e      	ldr	r0, [pc, #312]	@ (8013328 <_svfiprintf_r+0x1e4>)
 80131ee:	f7ed f817 	bl	8000220 <memchr>
 80131f2:	9a04      	ldr	r2, [sp, #16]
 80131f4:	b9d8      	cbnz	r0, 801322e <_svfiprintf_r+0xea>
 80131f6:	06d0      	lsls	r0, r2, #27
 80131f8:	bf44      	itt	mi
 80131fa:	2320      	movmi	r3, #32
 80131fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013200:	0711      	lsls	r1, r2, #28
 8013202:	bf44      	itt	mi
 8013204:	232b      	movmi	r3, #43	@ 0x2b
 8013206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801320a:	f89a 3000 	ldrb.w	r3, [sl]
 801320e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013210:	d015      	beq.n	801323e <_svfiprintf_r+0xfa>
 8013212:	9a07      	ldr	r2, [sp, #28]
 8013214:	4654      	mov	r4, sl
 8013216:	2000      	movs	r0, #0
 8013218:	f04f 0c0a 	mov.w	ip, #10
 801321c:	4621      	mov	r1, r4
 801321e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013222:	3b30      	subs	r3, #48	@ 0x30
 8013224:	2b09      	cmp	r3, #9
 8013226:	d94b      	bls.n	80132c0 <_svfiprintf_r+0x17c>
 8013228:	b1b0      	cbz	r0, 8013258 <_svfiprintf_r+0x114>
 801322a:	9207      	str	r2, [sp, #28]
 801322c:	e014      	b.n	8013258 <_svfiprintf_r+0x114>
 801322e:	eba0 0308 	sub.w	r3, r0, r8
 8013232:	fa09 f303 	lsl.w	r3, r9, r3
 8013236:	4313      	orrs	r3, r2
 8013238:	9304      	str	r3, [sp, #16]
 801323a:	46a2      	mov	sl, r4
 801323c:	e7d2      	b.n	80131e4 <_svfiprintf_r+0xa0>
 801323e:	9b03      	ldr	r3, [sp, #12]
 8013240:	1d19      	adds	r1, r3, #4
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	9103      	str	r1, [sp, #12]
 8013246:	2b00      	cmp	r3, #0
 8013248:	bfbb      	ittet	lt
 801324a:	425b      	neglt	r3, r3
 801324c:	f042 0202 	orrlt.w	r2, r2, #2
 8013250:	9307      	strge	r3, [sp, #28]
 8013252:	9307      	strlt	r3, [sp, #28]
 8013254:	bfb8      	it	lt
 8013256:	9204      	strlt	r2, [sp, #16]
 8013258:	7823      	ldrb	r3, [r4, #0]
 801325a:	2b2e      	cmp	r3, #46	@ 0x2e
 801325c:	d10a      	bne.n	8013274 <_svfiprintf_r+0x130>
 801325e:	7863      	ldrb	r3, [r4, #1]
 8013260:	2b2a      	cmp	r3, #42	@ 0x2a
 8013262:	d132      	bne.n	80132ca <_svfiprintf_r+0x186>
 8013264:	9b03      	ldr	r3, [sp, #12]
 8013266:	1d1a      	adds	r2, r3, #4
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	9203      	str	r2, [sp, #12]
 801326c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013270:	3402      	adds	r4, #2
 8013272:	9305      	str	r3, [sp, #20]
 8013274:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013338 <_svfiprintf_r+0x1f4>
 8013278:	7821      	ldrb	r1, [r4, #0]
 801327a:	2203      	movs	r2, #3
 801327c:	4650      	mov	r0, sl
 801327e:	f7ec ffcf 	bl	8000220 <memchr>
 8013282:	b138      	cbz	r0, 8013294 <_svfiprintf_r+0x150>
 8013284:	9b04      	ldr	r3, [sp, #16]
 8013286:	eba0 000a 	sub.w	r0, r0, sl
 801328a:	2240      	movs	r2, #64	@ 0x40
 801328c:	4082      	lsls	r2, r0
 801328e:	4313      	orrs	r3, r2
 8013290:	3401      	adds	r4, #1
 8013292:	9304      	str	r3, [sp, #16]
 8013294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013298:	4824      	ldr	r0, [pc, #144]	@ (801332c <_svfiprintf_r+0x1e8>)
 801329a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801329e:	2206      	movs	r2, #6
 80132a0:	f7ec ffbe 	bl	8000220 <memchr>
 80132a4:	2800      	cmp	r0, #0
 80132a6:	d036      	beq.n	8013316 <_svfiprintf_r+0x1d2>
 80132a8:	4b21      	ldr	r3, [pc, #132]	@ (8013330 <_svfiprintf_r+0x1ec>)
 80132aa:	bb1b      	cbnz	r3, 80132f4 <_svfiprintf_r+0x1b0>
 80132ac:	9b03      	ldr	r3, [sp, #12]
 80132ae:	3307      	adds	r3, #7
 80132b0:	f023 0307 	bic.w	r3, r3, #7
 80132b4:	3308      	adds	r3, #8
 80132b6:	9303      	str	r3, [sp, #12]
 80132b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132ba:	4433      	add	r3, r6
 80132bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80132be:	e76a      	b.n	8013196 <_svfiprintf_r+0x52>
 80132c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80132c4:	460c      	mov	r4, r1
 80132c6:	2001      	movs	r0, #1
 80132c8:	e7a8      	b.n	801321c <_svfiprintf_r+0xd8>
 80132ca:	2300      	movs	r3, #0
 80132cc:	3401      	adds	r4, #1
 80132ce:	9305      	str	r3, [sp, #20]
 80132d0:	4619      	mov	r1, r3
 80132d2:	f04f 0c0a 	mov.w	ip, #10
 80132d6:	4620      	mov	r0, r4
 80132d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80132dc:	3a30      	subs	r2, #48	@ 0x30
 80132de:	2a09      	cmp	r2, #9
 80132e0:	d903      	bls.n	80132ea <_svfiprintf_r+0x1a6>
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d0c6      	beq.n	8013274 <_svfiprintf_r+0x130>
 80132e6:	9105      	str	r1, [sp, #20]
 80132e8:	e7c4      	b.n	8013274 <_svfiprintf_r+0x130>
 80132ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80132ee:	4604      	mov	r4, r0
 80132f0:	2301      	movs	r3, #1
 80132f2:	e7f0      	b.n	80132d6 <_svfiprintf_r+0x192>
 80132f4:	ab03      	add	r3, sp, #12
 80132f6:	9300      	str	r3, [sp, #0]
 80132f8:	462a      	mov	r2, r5
 80132fa:	4b0e      	ldr	r3, [pc, #56]	@ (8013334 <_svfiprintf_r+0x1f0>)
 80132fc:	a904      	add	r1, sp, #16
 80132fe:	4638      	mov	r0, r7
 8013300:	f7fc fc86 	bl	800fc10 <_printf_float>
 8013304:	1c42      	adds	r2, r0, #1
 8013306:	4606      	mov	r6, r0
 8013308:	d1d6      	bne.n	80132b8 <_svfiprintf_r+0x174>
 801330a:	89ab      	ldrh	r3, [r5, #12]
 801330c:	065b      	lsls	r3, r3, #25
 801330e:	f53f af2d 	bmi.w	801316c <_svfiprintf_r+0x28>
 8013312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013314:	e72c      	b.n	8013170 <_svfiprintf_r+0x2c>
 8013316:	ab03      	add	r3, sp, #12
 8013318:	9300      	str	r3, [sp, #0]
 801331a:	462a      	mov	r2, r5
 801331c:	4b05      	ldr	r3, [pc, #20]	@ (8013334 <_svfiprintf_r+0x1f0>)
 801331e:	a904      	add	r1, sp, #16
 8013320:	4638      	mov	r0, r7
 8013322:	f7fc ff0d 	bl	8010140 <_printf_i>
 8013326:	e7ed      	b.n	8013304 <_svfiprintf_r+0x1c0>
 8013328:	080148c5 	.word	0x080148c5
 801332c:	080148cf 	.word	0x080148cf
 8013330:	0800fc11 	.word	0x0800fc11
 8013334:	0801308d 	.word	0x0801308d
 8013338:	080148cb 	.word	0x080148cb

0801333c <__sflush_r>:
 801333c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013344:	0716      	lsls	r6, r2, #28
 8013346:	4605      	mov	r5, r0
 8013348:	460c      	mov	r4, r1
 801334a:	d454      	bmi.n	80133f6 <__sflush_r+0xba>
 801334c:	684b      	ldr	r3, [r1, #4]
 801334e:	2b00      	cmp	r3, #0
 8013350:	dc02      	bgt.n	8013358 <__sflush_r+0x1c>
 8013352:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013354:	2b00      	cmp	r3, #0
 8013356:	dd48      	ble.n	80133ea <__sflush_r+0xae>
 8013358:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801335a:	2e00      	cmp	r6, #0
 801335c:	d045      	beq.n	80133ea <__sflush_r+0xae>
 801335e:	2300      	movs	r3, #0
 8013360:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013364:	682f      	ldr	r7, [r5, #0]
 8013366:	6a21      	ldr	r1, [r4, #32]
 8013368:	602b      	str	r3, [r5, #0]
 801336a:	d030      	beq.n	80133ce <__sflush_r+0x92>
 801336c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801336e:	89a3      	ldrh	r3, [r4, #12]
 8013370:	0759      	lsls	r1, r3, #29
 8013372:	d505      	bpl.n	8013380 <__sflush_r+0x44>
 8013374:	6863      	ldr	r3, [r4, #4]
 8013376:	1ad2      	subs	r2, r2, r3
 8013378:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801337a:	b10b      	cbz	r3, 8013380 <__sflush_r+0x44>
 801337c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801337e:	1ad2      	subs	r2, r2, r3
 8013380:	2300      	movs	r3, #0
 8013382:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013384:	6a21      	ldr	r1, [r4, #32]
 8013386:	4628      	mov	r0, r5
 8013388:	47b0      	blx	r6
 801338a:	1c43      	adds	r3, r0, #1
 801338c:	89a3      	ldrh	r3, [r4, #12]
 801338e:	d106      	bne.n	801339e <__sflush_r+0x62>
 8013390:	6829      	ldr	r1, [r5, #0]
 8013392:	291d      	cmp	r1, #29
 8013394:	d82b      	bhi.n	80133ee <__sflush_r+0xb2>
 8013396:	4a2a      	ldr	r2, [pc, #168]	@ (8013440 <__sflush_r+0x104>)
 8013398:	40ca      	lsrs	r2, r1
 801339a:	07d6      	lsls	r6, r2, #31
 801339c:	d527      	bpl.n	80133ee <__sflush_r+0xb2>
 801339e:	2200      	movs	r2, #0
 80133a0:	6062      	str	r2, [r4, #4]
 80133a2:	04d9      	lsls	r1, r3, #19
 80133a4:	6922      	ldr	r2, [r4, #16]
 80133a6:	6022      	str	r2, [r4, #0]
 80133a8:	d504      	bpl.n	80133b4 <__sflush_r+0x78>
 80133aa:	1c42      	adds	r2, r0, #1
 80133ac:	d101      	bne.n	80133b2 <__sflush_r+0x76>
 80133ae:	682b      	ldr	r3, [r5, #0]
 80133b0:	b903      	cbnz	r3, 80133b4 <__sflush_r+0x78>
 80133b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80133b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80133b6:	602f      	str	r7, [r5, #0]
 80133b8:	b1b9      	cbz	r1, 80133ea <__sflush_r+0xae>
 80133ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80133be:	4299      	cmp	r1, r3
 80133c0:	d002      	beq.n	80133c8 <__sflush_r+0x8c>
 80133c2:	4628      	mov	r0, r5
 80133c4:	f7fe fa34 	bl	8011830 <_free_r>
 80133c8:	2300      	movs	r3, #0
 80133ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80133cc:	e00d      	b.n	80133ea <__sflush_r+0xae>
 80133ce:	2301      	movs	r3, #1
 80133d0:	4628      	mov	r0, r5
 80133d2:	47b0      	blx	r6
 80133d4:	4602      	mov	r2, r0
 80133d6:	1c50      	adds	r0, r2, #1
 80133d8:	d1c9      	bne.n	801336e <__sflush_r+0x32>
 80133da:	682b      	ldr	r3, [r5, #0]
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d0c6      	beq.n	801336e <__sflush_r+0x32>
 80133e0:	2b1d      	cmp	r3, #29
 80133e2:	d001      	beq.n	80133e8 <__sflush_r+0xac>
 80133e4:	2b16      	cmp	r3, #22
 80133e6:	d11e      	bne.n	8013426 <__sflush_r+0xea>
 80133e8:	602f      	str	r7, [r5, #0]
 80133ea:	2000      	movs	r0, #0
 80133ec:	e022      	b.n	8013434 <__sflush_r+0xf8>
 80133ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80133f2:	b21b      	sxth	r3, r3
 80133f4:	e01b      	b.n	801342e <__sflush_r+0xf2>
 80133f6:	690f      	ldr	r7, [r1, #16]
 80133f8:	2f00      	cmp	r7, #0
 80133fa:	d0f6      	beq.n	80133ea <__sflush_r+0xae>
 80133fc:	0793      	lsls	r3, r2, #30
 80133fe:	680e      	ldr	r6, [r1, #0]
 8013400:	bf08      	it	eq
 8013402:	694b      	ldreq	r3, [r1, #20]
 8013404:	600f      	str	r7, [r1, #0]
 8013406:	bf18      	it	ne
 8013408:	2300      	movne	r3, #0
 801340a:	eba6 0807 	sub.w	r8, r6, r7
 801340e:	608b      	str	r3, [r1, #8]
 8013410:	f1b8 0f00 	cmp.w	r8, #0
 8013414:	dde9      	ble.n	80133ea <__sflush_r+0xae>
 8013416:	6a21      	ldr	r1, [r4, #32]
 8013418:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801341a:	4643      	mov	r3, r8
 801341c:	463a      	mov	r2, r7
 801341e:	4628      	mov	r0, r5
 8013420:	47b0      	blx	r6
 8013422:	2800      	cmp	r0, #0
 8013424:	dc08      	bgt.n	8013438 <__sflush_r+0xfc>
 8013426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801342a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801342e:	81a3      	strh	r3, [r4, #12]
 8013430:	f04f 30ff 	mov.w	r0, #4294967295
 8013434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013438:	4407      	add	r7, r0
 801343a:	eba8 0800 	sub.w	r8, r8, r0
 801343e:	e7e7      	b.n	8013410 <__sflush_r+0xd4>
 8013440:	20400001 	.word	0x20400001

08013444 <_fflush_r>:
 8013444:	b538      	push	{r3, r4, r5, lr}
 8013446:	690b      	ldr	r3, [r1, #16]
 8013448:	4605      	mov	r5, r0
 801344a:	460c      	mov	r4, r1
 801344c:	b913      	cbnz	r3, 8013454 <_fflush_r+0x10>
 801344e:	2500      	movs	r5, #0
 8013450:	4628      	mov	r0, r5
 8013452:	bd38      	pop	{r3, r4, r5, pc}
 8013454:	b118      	cbz	r0, 801345e <_fflush_r+0x1a>
 8013456:	6a03      	ldr	r3, [r0, #32]
 8013458:	b90b      	cbnz	r3, 801345e <_fflush_r+0x1a>
 801345a:	f7fd fa29 	bl	80108b0 <__sinit>
 801345e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d0f3      	beq.n	801344e <_fflush_r+0xa>
 8013466:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013468:	07d0      	lsls	r0, r2, #31
 801346a:	d404      	bmi.n	8013476 <_fflush_r+0x32>
 801346c:	0599      	lsls	r1, r3, #22
 801346e:	d402      	bmi.n	8013476 <_fflush_r+0x32>
 8013470:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013472:	f7fd fb6c 	bl	8010b4e <__retarget_lock_acquire_recursive>
 8013476:	4628      	mov	r0, r5
 8013478:	4621      	mov	r1, r4
 801347a:	f7ff ff5f 	bl	801333c <__sflush_r>
 801347e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013480:	07da      	lsls	r2, r3, #31
 8013482:	4605      	mov	r5, r0
 8013484:	d4e4      	bmi.n	8013450 <_fflush_r+0xc>
 8013486:	89a3      	ldrh	r3, [r4, #12]
 8013488:	059b      	lsls	r3, r3, #22
 801348a:	d4e1      	bmi.n	8013450 <_fflush_r+0xc>
 801348c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801348e:	f7fd fb5f 	bl	8010b50 <__retarget_lock_release_recursive>
 8013492:	e7dd      	b.n	8013450 <_fflush_r+0xc>

08013494 <memmove>:
 8013494:	4288      	cmp	r0, r1
 8013496:	b510      	push	{r4, lr}
 8013498:	eb01 0402 	add.w	r4, r1, r2
 801349c:	d902      	bls.n	80134a4 <memmove+0x10>
 801349e:	4284      	cmp	r4, r0
 80134a0:	4623      	mov	r3, r4
 80134a2:	d807      	bhi.n	80134b4 <memmove+0x20>
 80134a4:	1e43      	subs	r3, r0, #1
 80134a6:	42a1      	cmp	r1, r4
 80134a8:	d008      	beq.n	80134bc <memmove+0x28>
 80134aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80134ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80134b2:	e7f8      	b.n	80134a6 <memmove+0x12>
 80134b4:	4402      	add	r2, r0
 80134b6:	4601      	mov	r1, r0
 80134b8:	428a      	cmp	r2, r1
 80134ba:	d100      	bne.n	80134be <memmove+0x2a>
 80134bc:	bd10      	pop	{r4, pc}
 80134be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80134c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80134c6:	e7f7      	b.n	80134b8 <memmove+0x24>

080134c8 <strncmp>:
 80134c8:	b510      	push	{r4, lr}
 80134ca:	b16a      	cbz	r2, 80134e8 <strncmp+0x20>
 80134cc:	3901      	subs	r1, #1
 80134ce:	1884      	adds	r4, r0, r2
 80134d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80134d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80134d8:	429a      	cmp	r2, r3
 80134da:	d103      	bne.n	80134e4 <strncmp+0x1c>
 80134dc:	42a0      	cmp	r0, r4
 80134de:	d001      	beq.n	80134e4 <strncmp+0x1c>
 80134e0:	2a00      	cmp	r2, #0
 80134e2:	d1f5      	bne.n	80134d0 <strncmp+0x8>
 80134e4:	1ad0      	subs	r0, r2, r3
 80134e6:	bd10      	pop	{r4, pc}
 80134e8:	4610      	mov	r0, r2
 80134ea:	e7fc      	b.n	80134e6 <strncmp+0x1e>

080134ec <_sbrk_r>:
 80134ec:	b538      	push	{r3, r4, r5, lr}
 80134ee:	4d06      	ldr	r5, [pc, #24]	@ (8013508 <_sbrk_r+0x1c>)
 80134f0:	2300      	movs	r3, #0
 80134f2:	4604      	mov	r4, r0
 80134f4:	4608      	mov	r0, r1
 80134f6:	602b      	str	r3, [r5, #0]
 80134f8:	f7f2 fa2a 	bl	8005950 <_sbrk>
 80134fc:	1c43      	adds	r3, r0, #1
 80134fe:	d102      	bne.n	8013506 <_sbrk_r+0x1a>
 8013500:	682b      	ldr	r3, [r5, #0]
 8013502:	b103      	cbz	r3, 8013506 <_sbrk_r+0x1a>
 8013504:	6023      	str	r3, [r4, #0]
 8013506:	bd38      	pop	{r3, r4, r5, pc}
 8013508:	200008cc 	.word	0x200008cc
 801350c:	00000000 	.word	0x00000000

08013510 <nan>:
 8013510:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013518 <nan+0x8>
 8013514:	4770      	bx	lr
 8013516:	bf00      	nop
 8013518:	00000000 	.word	0x00000000
 801351c:	7ff80000 	.word	0x7ff80000

08013520 <__assert_func>:
 8013520:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013522:	4614      	mov	r4, r2
 8013524:	461a      	mov	r2, r3
 8013526:	4b09      	ldr	r3, [pc, #36]	@ (801354c <__assert_func+0x2c>)
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	4605      	mov	r5, r0
 801352c:	68d8      	ldr	r0, [r3, #12]
 801352e:	b14c      	cbz	r4, 8013544 <__assert_func+0x24>
 8013530:	4b07      	ldr	r3, [pc, #28]	@ (8013550 <__assert_func+0x30>)
 8013532:	9100      	str	r1, [sp, #0]
 8013534:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013538:	4906      	ldr	r1, [pc, #24]	@ (8013554 <__assert_func+0x34>)
 801353a:	462b      	mov	r3, r5
 801353c:	f000 fba8 	bl	8013c90 <fiprintf>
 8013540:	f000 fbb8 	bl	8013cb4 <abort>
 8013544:	4b04      	ldr	r3, [pc, #16]	@ (8013558 <__assert_func+0x38>)
 8013546:	461c      	mov	r4, r3
 8013548:	e7f3      	b.n	8013532 <__assert_func+0x12>
 801354a:	bf00      	nop
 801354c:	20000020 	.word	0x20000020
 8013550:	080148de 	.word	0x080148de
 8013554:	080148eb 	.word	0x080148eb
 8013558:	08014919 	.word	0x08014919

0801355c <_calloc_r>:
 801355c:	b570      	push	{r4, r5, r6, lr}
 801355e:	fba1 5402 	umull	r5, r4, r1, r2
 8013562:	b934      	cbnz	r4, 8013572 <_calloc_r+0x16>
 8013564:	4629      	mov	r1, r5
 8013566:	f7fe f9d7 	bl	8011918 <_malloc_r>
 801356a:	4606      	mov	r6, r0
 801356c:	b928      	cbnz	r0, 801357a <_calloc_r+0x1e>
 801356e:	4630      	mov	r0, r6
 8013570:	bd70      	pop	{r4, r5, r6, pc}
 8013572:	220c      	movs	r2, #12
 8013574:	6002      	str	r2, [r0, #0]
 8013576:	2600      	movs	r6, #0
 8013578:	e7f9      	b.n	801356e <_calloc_r+0x12>
 801357a:	462a      	mov	r2, r5
 801357c:	4621      	mov	r1, r4
 801357e:	f7fd fa68 	bl	8010a52 <memset>
 8013582:	e7f4      	b.n	801356e <_calloc_r+0x12>

08013584 <rshift>:
 8013584:	6903      	ldr	r3, [r0, #16]
 8013586:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801358a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801358e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013592:	f100 0414 	add.w	r4, r0, #20
 8013596:	dd45      	ble.n	8013624 <rshift+0xa0>
 8013598:	f011 011f 	ands.w	r1, r1, #31
 801359c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80135a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80135a4:	d10c      	bne.n	80135c0 <rshift+0x3c>
 80135a6:	f100 0710 	add.w	r7, r0, #16
 80135aa:	4629      	mov	r1, r5
 80135ac:	42b1      	cmp	r1, r6
 80135ae:	d334      	bcc.n	801361a <rshift+0x96>
 80135b0:	1a9b      	subs	r3, r3, r2
 80135b2:	009b      	lsls	r3, r3, #2
 80135b4:	1eea      	subs	r2, r5, #3
 80135b6:	4296      	cmp	r6, r2
 80135b8:	bf38      	it	cc
 80135ba:	2300      	movcc	r3, #0
 80135bc:	4423      	add	r3, r4
 80135be:	e015      	b.n	80135ec <rshift+0x68>
 80135c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80135c4:	f1c1 0820 	rsb	r8, r1, #32
 80135c8:	40cf      	lsrs	r7, r1
 80135ca:	f105 0e04 	add.w	lr, r5, #4
 80135ce:	46a1      	mov	r9, r4
 80135d0:	4576      	cmp	r6, lr
 80135d2:	46f4      	mov	ip, lr
 80135d4:	d815      	bhi.n	8013602 <rshift+0x7e>
 80135d6:	1a9a      	subs	r2, r3, r2
 80135d8:	0092      	lsls	r2, r2, #2
 80135da:	3a04      	subs	r2, #4
 80135dc:	3501      	adds	r5, #1
 80135de:	42ae      	cmp	r6, r5
 80135e0:	bf38      	it	cc
 80135e2:	2200      	movcc	r2, #0
 80135e4:	18a3      	adds	r3, r4, r2
 80135e6:	50a7      	str	r7, [r4, r2]
 80135e8:	b107      	cbz	r7, 80135ec <rshift+0x68>
 80135ea:	3304      	adds	r3, #4
 80135ec:	1b1a      	subs	r2, r3, r4
 80135ee:	42a3      	cmp	r3, r4
 80135f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80135f4:	bf08      	it	eq
 80135f6:	2300      	moveq	r3, #0
 80135f8:	6102      	str	r2, [r0, #16]
 80135fa:	bf08      	it	eq
 80135fc:	6143      	streq	r3, [r0, #20]
 80135fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013602:	f8dc c000 	ldr.w	ip, [ip]
 8013606:	fa0c fc08 	lsl.w	ip, ip, r8
 801360a:	ea4c 0707 	orr.w	r7, ip, r7
 801360e:	f849 7b04 	str.w	r7, [r9], #4
 8013612:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013616:	40cf      	lsrs	r7, r1
 8013618:	e7da      	b.n	80135d0 <rshift+0x4c>
 801361a:	f851 cb04 	ldr.w	ip, [r1], #4
 801361e:	f847 cf04 	str.w	ip, [r7, #4]!
 8013622:	e7c3      	b.n	80135ac <rshift+0x28>
 8013624:	4623      	mov	r3, r4
 8013626:	e7e1      	b.n	80135ec <rshift+0x68>

08013628 <__hexdig_fun>:
 8013628:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801362c:	2b09      	cmp	r3, #9
 801362e:	d802      	bhi.n	8013636 <__hexdig_fun+0xe>
 8013630:	3820      	subs	r0, #32
 8013632:	b2c0      	uxtb	r0, r0
 8013634:	4770      	bx	lr
 8013636:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801363a:	2b05      	cmp	r3, #5
 801363c:	d801      	bhi.n	8013642 <__hexdig_fun+0x1a>
 801363e:	3847      	subs	r0, #71	@ 0x47
 8013640:	e7f7      	b.n	8013632 <__hexdig_fun+0xa>
 8013642:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013646:	2b05      	cmp	r3, #5
 8013648:	d801      	bhi.n	801364e <__hexdig_fun+0x26>
 801364a:	3827      	subs	r0, #39	@ 0x27
 801364c:	e7f1      	b.n	8013632 <__hexdig_fun+0xa>
 801364e:	2000      	movs	r0, #0
 8013650:	4770      	bx	lr
	...

08013654 <__gethex>:
 8013654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013658:	b085      	sub	sp, #20
 801365a:	468a      	mov	sl, r1
 801365c:	9302      	str	r3, [sp, #8]
 801365e:	680b      	ldr	r3, [r1, #0]
 8013660:	9001      	str	r0, [sp, #4]
 8013662:	4690      	mov	r8, r2
 8013664:	1c9c      	adds	r4, r3, #2
 8013666:	46a1      	mov	r9, r4
 8013668:	f814 0b01 	ldrb.w	r0, [r4], #1
 801366c:	2830      	cmp	r0, #48	@ 0x30
 801366e:	d0fa      	beq.n	8013666 <__gethex+0x12>
 8013670:	eba9 0303 	sub.w	r3, r9, r3
 8013674:	f1a3 0b02 	sub.w	fp, r3, #2
 8013678:	f7ff ffd6 	bl	8013628 <__hexdig_fun>
 801367c:	4605      	mov	r5, r0
 801367e:	2800      	cmp	r0, #0
 8013680:	d168      	bne.n	8013754 <__gethex+0x100>
 8013682:	49a0      	ldr	r1, [pc, #640]	@ (8013904 <__gethex+0x2b0>)
 8013684:	2201      	movs	r2, #1
 8013686:	4648      	mov	r0, r9
 8013688:	f7ff ff1e 	bl	80134c8 <strncmp>
 801368c:	4607      	mov	r7, r0
 801368e:	2800      	cmp	r0, #0
 8013690:	d167      	bne.n	8013762 <__gethex+0x10e>
 8013692:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013696:	4626      	mov	r6, r4
 8013698:	f7ff ffc6 	bl	8013628 <__hexdig_fun>
 801369c:	2800      	cmp	r0, #0
 801369e:	d062      	beq.n	8013766 <__gethex+0x112>
 80136a0:	4623      	mov	r3, r4
 80136a2:	7818      	ldrb	r0, [r3, #0]
 80136a4:	2830      	cmp	r0, #48	@ 0x30
 80136a6:	4699      	mov	r9, r3
 80136a8:	f103 0301 	add.w	r3, r3, #1
 80136ac:	d0f9      	beq.n	80136a2 <__gethex+0x4e>
 80136ae:	f7ff ffbb 	bl	8013628 <__hexdig_fun>
 80136b2:	fab0 f580 	clz	r5, r0
 80136b6:	096d      	lsrs	r5, r5, #5
 80136b8:	f04f 0b01 	mov.w	fp, #1
 80136bc:	464a      	mov	r2, r9
 80136be:	4616      	mov	r6, r2
 80136c0:	3201      	adds	r2, #1
 80136c2:	7830      	ldrb	r0, [r6, #0]
 80136c4:	f7ff ffb0 	bl	8013628 <__hexdig_fun>
 80136c8:	2800      	cmp	r0, #0
 80136ca:	d1f8      	bne.n	80136be <__gethex+0x6a>
 80136cc:	498d      	ldr	r1, [pc, #564]	@ (8013904 <__gethex+0x2b0>)
 80136ce:	2201      	movs	r2, #1
 80136d0:	4630      	mov	r0, r6
 80136d2:	f7ff fef9 	bl	80134c8 <strncmp>
 80136d6:	2800      	cmp	r0, #0
 80136d8:	d13f      	bne.n	801375a <__gethex+0x106>
 80136da:	b944      	cbnz	r4, 80136ee <__gethex+0x9a>
 80136dc:	1c74      	adds	r4, r6, #1
 80136de:	4622      	mov	r2, r4
 80136e0:	4616      	mov	r6, r2
 80136e2:	3201      	adds	r2, #1
 80136e4:	7830      	ldrb	r0, [r6, #0]
 80136e6:	f7ff ff9f 	bl	8013628 <__hexdig_fun>
 80136ea:	2800      	cmp	r0, #0
 80136ec:	d1f8      	bne.n	80136e0 <__gethex+0x8c>
 80136ee:	1ba4      	subs	r4, r4, r6
 80136f0:	00a7      	lsls	r7, r4, #2
 80136f2:	7833      	ldrb	r3, [r6, #0]
 80136f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80136f8:	2b50      	cmp	r3, #80	@ 0x50
 80136fa:	d13e      	bne.n	801377a <__gethex+0x126>
 80136fc:	7873      	ldrb	r3, [r6, #1]
 80136fe:	2b2b      	cmp	r3, #43	@ 0x2b
 8013700:	d033      	beq.n	801376a <__gethex+0x116>
 8013702:	2b2d      	cmp	r3, #45	@ 0x2d
 8013704:	d034      	beq.n	8013770 <__gethex+0x11c>
 8013706:	1c71      	adds	r1, r6, #1
 8013708:	2400      	movs	r4, #0
 801370a:	7808      	ldrb	r0, [r1, #0]
 801370c:	f7ff ff8c 	bl	8013628 <__hexdig_fun>
 8013710:	1e43      	subs	r3, r0, #1
 8013712:	b2db      	uxtb	r3, r3
 8013714:	2b18      	cmp	r3, #24
 8013716:	d830      	bhi.n	801377a <__gethex+0x126>
 8013718:	f1a0 0210 	sub.w	r2, r0, #16
 801371c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013720:	f7ff ff82 	bl	8013628 <__hexdig_fun>
 8013724:	f100 3cff 	add.w	ip, r0, #4294967295
 8013728:	fa5f fc8c 	uxtb.w	ip, ip
 801372c:	f1bc 0f18 	cmp.w	ip, #24
 8013730:	f04f 030a 	mov.w	r3, #10
 8013734:	d91e      	bls.n	8013774 <__gethex+0x120>
 8013736:	b104      	cbz	r4, 801373a <__gethex+0xe6>
 8013738:	4252      	negs	r2, r2
 801373a:	4417      	add	r7, r2
 801373c:	f8ca 1000 	str.w	r1, [sl]
 8013740:	b1ed      	cbz	r5, 801377e <__gethex+0x12a>
 8013742:	f1bb 0f00 	cmp.w	fp, #0
 8013746:	bf0c      	ite	eq
 8013748:	2506      	moveq	r5, #6
 801374a:	2500      	movne	r5, #0
 801374c:	4628      	mov	r0, r5
 801374e:	b005      	add	sp, #20
 8013750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013754:	2500      	movs	r5, #0
 8013756:	462c      	mov	r4, r5
 8013758:	e7b0      	b.n	80136bc <__gethex+0x68>
 801375a:	2c00      	cmp	r4, #0
 801375c:	d1c7      	bne.n	80136ee <__gethex+0x9a>
 801375e:	4627      	mov	r7, r4
 8013760:	e7c7      	b.n	80136f2 <__gethex+0x9e>
 8013762:	464e      	mov	r6, r9
 8013764:	462f      	mov	r7, r5
 8013766:	2501      	movs	r5, #1
 8013768:	e7c3      	b.n	80136f2 <__gethex+0x9e>
 801376a:	2400      	movs	r4, #0
 801376c:	1cb1      	adds	r1, r6, #2
 801376e:	e7cc      	b.n	801370a <__gethex+0xb6>
 8013770:	2401      	movs	r4, #1
 8013772:	e7fb      	b.n	801376c <__gethex+0x118>
 8013774:	fb03 0002 	mla	r0, r3, r2, r0
 8013778:	e7ce      	b.n	8013718 <__gethex+0xc4>
 801377a:	4631      	mov	r1, r6
 801377c:	e7de      	b.n	801373c <__gethex+0xe8>
 801377e:	eba6 0309 	sub.w	r3, r6, r9
 8013782:	3b01      	subs	r3, #1
 8013784:	4629      	mov	r1, r5
 8013786:	2b07      	cmp	r3, #7
 8013788:	dc0a      	bgt.n	80137a0 <__gethex+0x14c>
 801378a:	9801      	ldr	r0, [sp, #4]
 801378c:	f7fe f950 	bl	8011a30 <_Balloc>
 8013790:	4604      	mov	r4, r0
 8013792:	b940      	cbnz	r0, 80137a6 <__gethex+0x152>
 8013794:	4b5c      	ldr	r3, [pc, #368]	@ (8013908 <__gethex+0x2b4>)
 8013796:	4602      	mov	r2, r0
 8013798:	21e4      	movs	r1, #228	@ 0xe4
 801379a:	485c      	ldr	r0, [pc, #368]	@ (801390c <__gethex+0x2b8>)
 801379c:	f7ff fec0 	bl	8013520 <__assert_func>
 80137a0:	3101      	adds	r1, #1
 80137a2:	105b      	asrs	r3, r3, #1
 80137a4:	e7ef      	b.n	8013786 <__gethex+0x132>
 80137a6:	f100 0a14 	add.w	sl, r0, #20
 80137aa:	2300      	movs	r3, #0
 80137ac:	4655      	mov	r5, sl
 80137ae:	469b      	mov	fp, r3
 80137b0:	45b1      	cmp	r9, r6
 80137b2:	d337      	bcc.n	8013824 <__gethex+0x1d0>
 80137b4:	f845 bb04 	str.w	fp, [r5], #4
 80137b8:	eba5 050a 	sub.w	r5, r5, sl
 80137bc:	10ad      	asrs	r5, r5, #2
 80137be:	6125      	str	r5, [r4, #16]
 80137c0:	4658      	mov	r0, fp
 80137c2:	f7fe fa27 	bl	8011c14 <__hi0bits>
 80137c6:	016d      	lsls	r5, r5, #5
 80137c8:	f8d8 6000 	ldr.w	r6, [r8]
 80137cc:	1a2d      	subs	r5, r5, r0
 80137ce:	42b5      	cmp	r5, r6
 80137d0:	dd54      	ble.n	801387c <__gethex+0x228>
 80137d2:	1bad      	subs	r5, r5, r6
 80137d4:	4629      	mov	r1, r5
 80137d6:	4620      	mov	r0, r4
 80137d8:	f7fe fdb3 	bl	8012342 <__any_on>
 80137dc:	4681      	mov	r9, r0
 80137de:	b178      	cbz	r0, 8013800 <__gethex+0x1ac>
 80137e0:	1e6b      	subs	r3, r5, #1
 80137e2:	1159      	asrs	r1, r3, #5
 80137e4:	f003 021f 	and.w	r2, r3, #31
 80137e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80137ec:	f04f 0901 	mov.w	r9, #1
 80137f0:	fa09 f202 	lsl.w	r2, r9, r2
 80137f4:	420a      	tst	r2, r1
 80137f6:	d003      	beq.n	8013800 <__gethex+0x1ac>
 80137f8:	454b      	cmp	r3, r9
 80137fa:	dc36      	bgt.n	801386a <__gethex+0x216>
 80137fc:	f04f 0902 	mov.w	r9, #2
 8013800:	4629      	mov	r1, r5
 8013802:	4620      	mov	r0, r4
 8013804:	f7ff febe 	bl	8013584 <rshift>
 8013808:	442f      	add	r7, r5
 801380a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801380e:	42bb      	cmp	r3, r7
 8013810:	da42      	bge.n	8013898 <__gethex+0x244>
 8013812:	9801      	ldr	r0, [sp, #4]
 8013814:	4621      	mov	r1, r4
 8013816:	f7fe f94b 	bl	8011ab0 <_Bfree>
 801381a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801381c:	2300      	movs	r3, #0
 801381e:	6013      	str	r3, [r2, #0]
 8013820:	25a3      	movs	r5, #163	@ 0xa3
 8013822:	e793      	b.n	801374c <__gethex+0xf8>
 8013824:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013828:	2a2e      	cmp	r2, #46	@ 0x2e
 801382a:	d012      	beq.n	8013852 <__gethex+0x1fe>
 801382c:	2b20      	cmp	r3, #32
 801382e:	d104      	bne.n	801383a <__gethex+0x1e6>
 8013830:	f845 bb04 	str.w	fp, [r5], #4
 8013834:	f04f 0b00 	mov.w	fp, #0
 8013838:	465b      	mov	r3, fp
 801383a:	7830      	ldrb	r0, [r6, #0]
 801383c:	9303      	str	r3, [sp, #12]
 801383e:	f7ff fef3 	bl	8013628 <__hexdig_fun>
 8013842:	9b03      	ldr	r3, [sp, #12]
 8013844:	f000 000f 	and.w	r0, r0, #15
 8013848:	4098      	lsls	r0, r3
 801384a:	ea4b 0b00 	orr.w	fp, fp, r0
 801384e:	3304      	adds	r3, #4
 8013850:	e7ae      	b.n	80137b0 <__gethex+0x15c>
 8013852:	45b1      	cmp	r9, r6
 8013854:	d8ea      	bhi.n	801382c <__gethex+0x1d8>
 8013856:	492b      	ldr	r1, [pc, #172]	@ (8013904 <__gethex+0x2b0>)
 8013858:	9303      	str	r3, [sp, #12]
 801385a:	2201      	movs	r2, #1
 801385c:	4630      	mov	r0, r6
 801385e:	f7ff fe33 	bl	80134c8 <strncmp>
 8013862:	9b03      	ldr	r3, [sp, #12]
 8013864:	2800      	cmp	r0, #0
 8013866:	d1e1      	bne.n	801382c <__gethex+0x1d8>
 8013868:	e7a2      	b.n	80137b0 <__gethex+0x15c>
 801386a:	1ea9      	subs	r1, r5, #2
 801386c:	4620      	mov	r0, r4
 801386e:	f7fe fd68 	bl	8012342 <__any_on>
 8013872:	2800      	cmp	r0, #0
 8013874:	d0c2      	beq.n	80137fc <__gethex+0x1a8>
 8013876:	f04f 0903 	mov.w	r9, #3
 801387a:	e7c1      	b.n	8013800 <__gethex+0x1ac>
 801387c:	da09      	bge.n	8013892 <__gethex+0x23e>
 801387e:	1b75      	subs	r5, r6, r5
 8013880:	4621      	mov	r1, r4
 8013882:	9801      	ldr	r0, [sp, #4]
 8013884:	462a      	mov	r2, r5
 8013886:	f7fe fb23 	bl	8011ed0 <__lshift>
 801388a:	1b7f      	subs	r7, r7, r5
 801388c:	4604      	mov	r4, r0
 801388e:	f100 0a14 	add.w	sl, r0, #20
 8013892:	f04f 0900 	mov.w	r9, #0
 8013896:	e7b8      	b.n	801380a <__gethex+0x1b6>
 8013898:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801389c:	42bd      	cmp	r5, r7
 801389e:	dd6f      	ble.n	8013980 <__gethex+0x32c>
 80138a0:	1bed      	subs	r5, r5, r7
 80138a2:	42ae      	cmp	r6, r5
 80138a4:	dc34      	bgt.n	8013910 <__gethex+0x2bc>
 80138a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80138aa:	2b02      	cmp	r3, #2
 80138ac:	d022      	beq.n	80138f4 <__gethex+0x2a0>
 80138ae:	2b03      	cmp	r3, #3
 80138b0:	d024      	beq.n	80138fc <__gethex+0x2a8>
 80138b2:	2b01      	cmp	r3, #1
 80138b4:	d115      	bne.n	80138e2 <__gethex+0x28e>
 80138b6:	42ae      	cmp	r6, r5
 80138b8:	d113      	bne.n	80138e2 <__gethex+0x28e>
 80138ba:	2e01      	cmp	r6, #1
 80138bc:	d10b      	bne.n	80138d6 <__gethex+0x282>
 80138be:	9a02      	ldr	r2, [sp, #8]
 80138c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80138c4:	6013      	str	r3, [r2, #0]
 80138c6:	2301      	movs	r3, #1
 80138c8:	6123      	str	r3, [r4, #16]
 80138ca:	f8ca 3000 	str.w	r3, [sl]
 80138ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80138d0:	2562      	movs	r5, #98	@ 0x62
 80138d2:	601c      	str	r4, [r3, #0]
 80138d4:	e73a      	b.n	801374c <__gethex+0xf8>
 80138d6:	1e71      	subs	r1, r6, #1
 80138d8:	4620      	mov	r0, r4
 80138da:	f7fe fd32 	bl	8012342 <__any_on>
 80138de:	2800      	cmp	r0, #0
 80138e0:	d1ed      	bne.n	80138be <__gethex+0x26a>
 80138e2:	9801      	ldr	r0, [sp, #4]
 80138e4:	4621      	mov	r1, r4
 80138e6:	f7fe f8e3 	bl	8011ab0 <_Bfree>
 80138ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80138ec:	2300      	movs	r3, #0
 80138ee:	6013      	str	r3, [r2, #0]
 80138f0:	2550      	movs	r5, #80	@ 0x50
 80138f2:	e72b      	b.n	801374c <__gethex+0xf8>
 80138f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d1f3      	bne.n	80138e2 <__gethex+0x28e>
 80138fa:	e7e0      	b.n	80138be <__gethex+0x26a>
 80138fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80138fe:	2b00      	cmp	r3, #0
 8013900:	d1dd      	bne.n	80138be <__gethex+0x26a>
 8013902:	e7ee      	b.n	80138e2 <__gethex+0x28e>
 8013904:	080148c3 	.word	0x080148c3
 8013908:	08014859 	.word	0x08014859
 801390c:	0801491a 	.word	0x0801491a
 8013910:	1e6f      	subs	r7, r5, #1
 8013912:	f1b9 0f00 	cmp.w	r9, #0
 8013916:	d130      	bne.n	801397a <__gethex+0x326>
 8013918:	b127      	cbz	r7, 8013924 <__gethex+0x2d0>
 801391a:	4639      	mov	r1, r7
 801391c:	4620      	mov	r0, r4
 801391e:	f7fe fd10 	bl	8012342 <__any_on>
 8013922:	4681      	mov	r9, r0
 8013924:	117a      	asrs	r2, r7, #5
 8013926:	2301      	movs	r3, #1
 8013928:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801392c:	f007 071f 	and.w	r7, r7, #31
 8013930:	40bb      	lsls	r3, r7
 8013932:	4213      	tst	r3, r2
 8013934:	4629      	mov	r1, r5
 8013936:	4620      	mov	r0, r4
 8013938:	bf18      	it	ne
 801393a:	f049 0902 	orrne.w	r9, r9, #2
 801393e:	f7ff fe21 	bl	8013584 <rshift>
 8013942:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013946:	1b76      	subs	r6, r6, r5
 8013948:	2502      	movs	r5, #2
 801394a:	f1b9 0f00 	cmp.w	r9, #0
 801394e:	d047      	beq.n	80139e0 <__gethex+0x38c>
 8013950:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013954:	2b02      	cmp	r3, #2
 8013956:	d015      	beq.n	8013984 <__gethex+0x330>
 8013958:	2b03      	cmp	r3, #3
 801395a:	d017      	beq.n	801398c <__gethex+0x338>
 801395c:	2b01      	cmp	r3, #1
 801395e:	d109      	bne.n	8013974 <__gethex+0x320>
 8013960:	f019 0f02 	tst.w	r9, #2
 8013964:	d006      	beq.n	8013974 <__gethex+0x320>
 8013966:	f8da 3000 	ldr.w	r3, [sl]
 801396a:	ea49 0903 	orr.w	r9, r9, r3
 801396e:	f019 0f01 	tst.w	r9, #1
 8013972:	d10e      	bne.n	8013992 <__gethex+0x33e>
 8013974:	f045 0510 	orr.w	r5, r5, #16
 8013978:	e032      	b.n	80139e0 <__gethex+0x38c>
 801397a:	f04f 0901 	mov.w	r9, #1
 801397e:	e7d1      	b.n	8013924 <__gethex+0x2d0>
 8013980:	2501      	movs	r5, #1
 8013982:	e7e2      	b.n	801394a <__gethex+0x2f6>
 8013984:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013986:	f1c3 0301 	rsb	r3, r3, #1
 801398a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801398c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801398e:	2b00      	cmp	r3, #0
 8013990:	d0f0      	beq.n	8013974 <__gethex+0x320>
 8013992:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013996:	f104 0314 	add.w	r3, r4, #20
 801399a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801399e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80139a2:	f04f 0c00 	mov.w	ip, #0
 80139a6:	4618      	mov	r0, r3
 80139a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80139ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 80139b0:	d01b      	beq.n	80139ea <__gethex+0x396>
 80139b2:	3201      	adds	r2, #1
 80139b4:	6002      	str	r2, [r0, #0]
 80139b6:	2d02      	cmp	r5, #2
 80139b8:	f104 0314 	add.w	r3, r4, #20
 80139bc:	d13c      	bne.n	8013a38 <__gethex+0x3e4>
 80139be:	f8d8 2000 	ldr.w	r2, [r8]
 80139c2:	3a01      	subs	r2, #1
 80139c4:	42b2      	cmp	r2, r6
 80139c6:	d109      	bne.n	80139dc <__gethex+0x388>
 80139c8:	1171      	asrs	r1, r6, #5
 80139ca:	2201      	movs	r2, #1
 80139cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80139d0:	f006 061f 	and.w	r6, r6, #31
 80139d4:	fa02 f606 	lsl.w	r6, r2, r6
 80139d8:	421e      	tst	r6, r3
 80139da:	d13a      	bne.n	8013a52 <__gethex+0x3fe>
 80139dc:	f045 0520 	orr.w	r5, r5, #32
 80139e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80139e2:	601c      	str	r4, [r3, #0]
 80139e4:	9b02      	ldr	r3, [sp, #8]
 80139e6:	601f      	str	r7, [r3, #0]
 80139e8:	e6b0      	b.n	801374c <__gethex+0xf8>
 80139ea:	4299      	cmp	r1, r3
 80139ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80139f0:	d8d9      	bhi.n	80139a6 <__gethex+0x352>
 80139f2:	68a3      	ldr	r3, [r4, #8]
 80139f4:	459b      	cmp	fp, r3
 80139f6:	db17      	blt.n	8013a28 <__gethex+0x3d4>
 80139f8:	6861      	ldr	r1, [r4, #4]
 80139fa:	9801      	ldr	r0, [sp, #4]
 80139fc:	3101      	adds	r1, #1
 80139fe:	f7fe f817 	bl	8011a30 <_Balloc>
 8013a02:	4681      	mov	r9, r0
 8013a04:	b918      	cbnz	r0, 8013a0e <__gethex+0x3ba>
 8013a06:	4b1a      	ldr	r3, [pc, #104]	@ (8013a70 <__gethex+0x41c>)
 8013a08:	4602      	mov	r2, r0
 8013a0a:	2184      	movs	r1, #132	@ 0x84
 8013a0c:	e6c5      	b.n	801379a <__gethex+0x146>
 8013a0e:	6922      	ldr	r2, [r4, #16]
 8013a10:	3202      	adds	r2, #2
 8013a12:	f104 010c 	add.w	r1, r4, #12
 8013a16:	0092      	lsls	r2, r2, #2
 8013a18:	300c      	adds	r0, #12
 8013a1a:	f7fd f89a 	bl	8010b52 <memcpy>
 8013a1e:	4621      	mov	r1, r4
 8013a20:	9801      	ldr	r0, [sp, #4]
 8013a22:	f7fe f845 	bl	8011ab0 <_Bfree>
 8013a26:	464c      	mov	r4, r9
 8013a28:	6923      	ldr	r3, [r4, #16]
 8013a2a:	1c5a      	adds	r2, r3, #1
 8013a2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013a30:	6122      	str	r2, [r4, #16]
 8013a32:	2201      	movs	r2, #1
 8013a34:	615a      	str	r2, [r3, #20]
 8013a36:	e7be      	b.n	80139b6 <__gethex+0x362>
 8013a38:	6922      	ldr	r2, [r4, #16]
 8013a3a:	455a      	cmp	r2, fp
 8013a3c:	dd0b      	ble.n	8013a56 <__gethex+0x402>
 8013a3e:	2101      	movs	r1, #1
 8013a40:	4620      	mov	r0, r4
 8013a42:	f7ff fd9f 	bl	8013584 <rshift>
 8013a46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013a4a:	3701      	adds	r7, #1
 8013a4c:	42bb      	cmp	r3, r7
 8013a4e:	f6ff aee0 	blt.w	8013812 <__gethex+0x1be>
 8013a52:	2501      	movs	r5, #1
 8013a54:	e7c2      	b.n	80139dc <__gethex+0x388>
 8013a56:	f016 061f 	ands.w	r6, r6, #31
 8013a5a:	d0fa      	beq.n	8013a52 <__gethex+0x3fe>
 8013a5c:	4453      	add	r3, sl
 8013a5e:	f1c6 0620 	rsb	r6, r6, #32
 8013a62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013a66:	f7fe f8d5 	bl	8011c14 <__hi0bits>
 8013a6a:	42b0      	cmp	r0, r6
 8013a6c:	dbe7      	blt.n	8013a3e <__gethex+0x3ea>
 8013a6e:	e7f0      	b.n	8013a52 <__gethex+0x3fe>
 8013a70:	08014859 	.word	0x08014859

08013a74 <L_shift>:
 8013a74:	f1c2 0208 	rsb	r2, r2, #8
 8013a78:	0092      	lsls	r2, r2, #2
 8013a7a:	b570      	push	{r4, r5, r6, lr}
 8013a7c:	f1c2 0620 	rsb	r6, r2, #32
 8013a80:	6843      	ldr	r3, [r0, #4]
 8013a82:	6804      	ldr	r4, [r0, #0]
 8013a84:	fa03 f506 	lsl.w	r5, r3, r6
 8013a88:	432c      	orrs	r4, r5
 8013a8a:	40d3      	lsrs	r3, r2
 8013a8c:	6004      	str	r4, [r0, #0]
 8013a8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8013a92:	4288      	cmp	r0, r1
 8013a94:	d3f4      	bcc.n	8013a80 <L_shift+0xc>
 8013a96:	bd70      	pop	{r4, r5, r6, pc}

08013a98 <__match>:
 8013a98:	b530      	push	{r4, r5, lr}
 8013a9a:	6803      	ldr	r3, [r0, #0]
 8013a9c:	3301      	adds	r3, #1
 8013a9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013aa2:	b914      	cbnz	r4, 8013aaa <__match+0x12>
 8013aa4:	6003      	str	r3, [r0, #0]
 8013aa6:	2001      	movs	r0, #1
 8013aa8:	bd30      	pop	{r4, r5, pc}
 8013aaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013aae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8013ab2:	2d19      	cmp	r5, #25
 8013ab4:	bf98      	it	ls
 8013ab6:	3220      	addls	r2, #32
 8013ab8:	42a2      	cmp	r2, r4
 8013aba:	d0f0      	beq.n	8013a9e <__match+0x6>
 8013abc:	2000      	movs	r0, #0
 8013abe:	e7f3      	b.n	8013aa8 <__match+0x10>

08013ac0 <__hexnan>:
 8013ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ac4:	680b      	ldr	r3, [r1, #0]
 8013ac6:	6801      	ldr	r1, [r0, #0]
 8013ac8:	115e      	asrs	r6, r3, #5
 8013aca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013ace:	f013 031f 	ands.w	r3, r3, #31
 8013ad2:	b087      	sub	sp, #28
 8013ad4:	bf18      	it	ne
 8013ad6:	3604      	addne	r6, #4
 8013ad8:	2500      	movs	r5, #0
 8013ada:	1f37      	subs	r7, r6, #4
 8013adc:	4682      	mov	sl, r0
 8013ade:	4690      	mov	r8, r2
 8013ae0:	9301      	str	r3, [sp, #4]
 8013ae2:	f846 5c04 	str.w	r5, [r6, #-4]
 8013ae6:	46b9      	mov	r9, r7
 8013ae8:	463c      	mov	r4, r7
 8013aea:	9502      	str	r5, [sp, #8]
 8013aec:	46ab      	mov	fp, r5
 8013aee:	784a      	ldrb	r2, [r1, #1]
 8013af0:	1c4b      	adds	r3, r1, #1
 8013af2:	9303      	str	r3, [sp, #12]
 8013af4:	b342      	cbz	r2, 8013b48 <__hexnan+0x88>
 8013af6:	4610      	mov	r0, r2
 8013af8:	9105      	str	r1, [sp, #20]
 8013afa:	9204      	str	r2, [sp, #16]
 8013afc:	f7ff fd94 	bl	8013628 <__hexdig_fun>
 8013b00:	2800      	cmp	r0, #0
 8013b02:	d151      	bne.n	8013ba8 <__hexnan+0xe8>
 8013b04:	9a04      	ldr	r2, [sp, #16]
 8013b06:	9905      	ldr	r1, [sp, #20]
 8013b08:	2a20      	cmp	r2, #32
 8013b0a:	d818      	bhi.n	8013b3e <__hexnan+0x7e>
 8013b0c:	9b02      	ldr	r3, [sp, #8]
 8013b0e:	459b      	cmp	fp, r3
 8013b10:	dd13      	ble.n	8013b3a <__hexnan+0x7a>
 8013b12:	454c      	cmp	r4, r9
 8013b14:	d206      	bcs.n	8013b24 <__hexnan+0x64>
 8013b16:	2d07      	cmp	r5, #7
 8013b18:	dc04      	bgt.n	8013b24 <__hexnan+0x64>
 8013b1a:	462a      	mov	r2, r5
 8013b1c:	4649      	mov	r1, r9
 8013b1e:	4620      	mov	r0, r4
 8013b20:	f7ff ffa8 	bl	8013a74 <L_shift>
 8013b24:	4544      	cmp	r4, r8
 8013b26:	d952      	bls.n	8013bce <__hexnan+0x10e>
 8013b28:	2300      	movs	r3, #0
 8013b2a:	f1a4 0904 	sub.w	r9, r4, #4
 8013b2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8013b32:	f8cd b008 	str.w	fp, [sp, #8]
 8013b36:	464c      	mov	r4, r9
 8013b38:	461d      	mov	r5, r3
 8013b3a:	9903      	ldr	r1, [sp, #12]
 8013b3c:	e7d7      	b.n	8013aee <__hexnan+0x2e>
 8013b3e:	2a29      	cmp	r2, #41	@ 0x29
 8013b40:	d157      	bne.n	8013bf2 <__hexnan+0x132>
 8013b42:	3102      	adds	r1, #2
 8013b44:	f8ca 1000 	str.w	r1, [sl]
 8013b48:	f1bb 0f00 	cmp.w	fp, #0
 8013b4c:	d051      	beq.n	8013bf2 <__hexnan+0x132>
 8013b4e:	454c      	cmp	r4, r9
 8013b50:	d206      	bcs.n	8013b60 <__hexnan+0xa0>
 8013b52:	2d07      	cmp	r5, #7
 8013b54:	dc04      	bgt.n	8013b60 <__hexnan+0xa0>
 8013b56:	462a      	mov	r2, r5
 8013b58:	4649      	mov	r1, r9
 8013b5a:	4620      	mov	r0, r4
 8013b5c:	f7ff ff8a 	bl	8013a74 <L_shift>
 8013b60:	4544      	cmp	r4, r8
 8013b62:	d936      	bls.n	8013bd2 <__hexnan+0x112>
 8013b64:	f1a8 0204 	sub.w	r2, r8, #4
 8013b68:	4623      	mov	r3, r4
 8013b6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8013b6e:	f842 1f04 	str.w	r1, [r2, #4]!
 8013b72:	429f      	cmp	r7, r3
 8013b74:	d2f9      	bcs.n	8013b6a <__hexnan+0xaa>
 8013b76:	1b3b      	subs	r3, r7, r4
 8013b78:	f023 0303 	bic.w	r3, r3, #3
 8013b7c:	3304      	adds	r3, #4
 8013b7e:	3401      	adds	r4, #1
 8013b80:	3e03      	subs	r6, #3
 8013b82:	42b4      	cmp	r4, r6
 8013b84:	bf88      	it	hi
 8013b86:	2304      	movhi	r3, #4
 8013b88:	4443      	add	r3, r8
 8013b8a:	2200      	movs	r2, #0
 8013b8c:	f843 2b04 	str.w	r2, [r3], #4
 8013b90:	429f      	cmp	r7, r3
 8013b92:	d2fb      	bcs.n	8013b8c <__hexnan+0xcc>
 8013b94:	683b      	ldr	r3, [r7, #0]
 8013b96:	b91b      	cbnz	r3, 8013ba0 <__hexnan+0xe0>
 8013b98:	4547      	cmp	r7, r8
 8013b9a:	d128      	bne.n	8013bee <__hexnan+0x12e>
 8013b9c:	2301      	movs	r3, #1
 8013b9e:	603b      	str	r3, [r7, #0]
 8013ba0:	2005      	movs	r0, #5
 8013ba2:	b007      	add	sp, #28
 8013ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ba8:	3501      	adds	r5, #1
 8013baa:	2d08      	cmp	r5, #8
 8013bac:	f10b 0b01 	add.w	fp, fp, #1
 8013bb0:	dd06      	ble.n	8013bc0 <__hexnan+0x100>
 8013bb2:	4544      	cmp	r4, r8
 8013bb4:	d9c1      	bls.n	8013b3a <__hexnan+0x7a>
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	f844 3c04 	str.w	r3, [r4, #-4]
 8013bbc:	2501      	movs	r5, #1
 8013bbe:	3c04      	subs	r4, #4
 8013bc0:	6822      	ldr	r2, [r4, #0]
 8013bc2:	f000 000f 	and.w	r0, r0, #15
 8013bc6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013bca:	6020      	str	r0, [r4, #0]
 8013bcc:	e7b5      	b.n	8013b3a <__hexnan+0x7a>
 8013bce:	2508      	movs	r5, #8
 8013bd0:	e7b3      	b.n	8013b3a <__hexnan+0x7a>
 8013bd2:	9b01      	ldr	r3, [sp, #4]
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d0dd      	beq.n	8013b94 <__hexnan+0xd4>
 8013bd8:	f1c3 0320 	rsb	r3, r3, #32
 8013bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8013be0:	40da      	lsrs	r2, r3
 8013be2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013be6:	4013      	ands	r3, r2
 8013be8:	f846 3c04 	str.w	r3, [r6, #-4]
 8013bec:	e7d2      	b.n	8013b94 <__hexnan+0xd4>
 8013bee:	3f04      	subs	r7, #4
 8013bf0:	e7d0      	b.n	8013b94 <__hexnan+0xd4>
 8013bf2:	2004      	movs	r0, #4
 8013bf4:	e7d5      	b.n	8013ba2 <__hexnan+0xe2>

08013bf6 <__ascii_mbtowc>:
 8013bf6:	b082      	sub	sp, #8
 8013bf8:	b901      	cbnz	r1, 8013bfc <__ascii_mbtowc+0x6>
 8013bfa:	a901      	add	r1, sp, #4
 8013bfc:	b142      	cbz	r2, 8013c10 <__ascii_mbtowc+0x1a>
 8013bfe:	b14b      	cbz	r3, 8013c14 <__ascii_mbtowc+0x1e>
 8013c00:	7813      	ldrb	r3, [r2, #0]
 8013c02:	600b      	str	r3, [r1, #0]
 8013c04:	7812      	ldrb	r2, [r2, #0]
 8013c06:	1e10      	subs	r0, r2, #0
 8013c08:	bf18      	it	ne
 8013c0a:	2001      	movne	r0, #1
 8013c0c:	b002      	add	sp, #8
 8013c0e:	4770      	bx	lr
 8013c10:	4610      	mov	r0, r2
 8013c12:	e7fb      	b.n	8013c0c <__ascii_mbtowc+0x16>
 8013c14:	f06f 0001 	mvn.w	r0, #1
 8013c18:	e7f8      	b.n	8013c0c <__ascii_mbtowc+0x16>

08013c1a <_realloc_r>:
 8013c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c1e:	4607      	mov	r7, r0
 8013c20:	4614      	mov	r4, r2
 8013c22:	460d      	mov	r5, r1
 8013c24:	b921      	cbnz	r1, 8013c30 <_realloc_r+0x16>
 8013c26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013c2a:	4611      	mov	r1, r2
 8013c2c:	f7fd be74 	b.w	8011918 <_malloc_r>
 8013c30:	b92a      	cbnz	r2, 8013c3e <_realloc_r+0x24>
 8013c32:	f7fd fdfd 	bl	8011830 <_free_r>
 8013c36:	4625      	mov	r5, r4
 8013c38:	4628      	mov	r0, r5
 8013c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c3e:	f000 f840 	bl	8013cc2 <_malloc_usable_size_r>
 8013c42:	4284      	cmp	r4, r0
 8013c44:	4606      	mov	r6, r0
 8013c46:	d802      	bhi.n	8013c4e <_realloc_r+0x34>
 8013c48:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013c4c:	d8f4      	bhi.n	8013c38 <_realloc_r+0x1e>
 8013c4e:	4621      	mov	r1, r4
 8013c50:	4638      	mov	r0, r7
 8013c52:	f7fd fe61 	bl	8011918 <_malloc_r>
 8013c56:	4680      	mov	r8, r0
 8013c58:	b908      	cbnz	r0, 8013c5e <_realloc_r+0x44>
 8013c5a:	4645      	mov	r5, r8
 8013c5c:	e7ec      	b.n	8013c38 <_realloc_r+0x1e>
 8013c5e:	42b4      	cmp	r4, r6
 8013c60:	4622      	mov	r2, r4
 8013c62:	4629      	mov	r1, r5
 8013c64:	bf28      	it	cs
 8013c66:	4632      	movcs	r2, r6
 8013c68:	f7fc ff73 	bl	8010b52 <memcpy>
 8013c6c:	4629      	mov	r1, r5
 8013c6e:	4638      	mov	r0, r7
 8013c70:	f7fd fdde 	bl	8011830 <_free_r>
 8013c74:	e7f1      	b.n	8013c5a <_realloc_r+0x40>

08013c76 <__ascii_wctomb>:
 8013c76:	4603      	mov	r3, r0
 8013c78:	4608      	mov	r0, r1
 8013c7a:	b141      	cbz	r1, 8013c8e <__ascii_wctomb+0x18>
 8013c7c:	2aff      	cmp	r2, #255	@ 0xff
 8013c7e:	d904      	bls.n	8013c8a <__ascii_wctomb+0x14>
 8013c80:	228a      	movs	r2, #138	@ 0x8a
 8013c82:	601a      	str	r2, [r3, #0]
 8013c84:	f04f 30ff 	mov.w	r0, #4294967295
 8013c88:	4770      	bx	lr
 8013c8a:	700a      	strb	r2, [r1, #0]
 8013c8c:	2001      	movs	r0, #1
 8013c8e:	4770      	bx	lr

08013c90 <fiprintf>:
 8013c90:	b40e      	push	{r1, r2, r3}
 8013c92:	b503      	push	{r0, r1, lr}
 8013c94:	4601      	mov	r1, r0
 8013c96:	ab03      	add	r3, sp, #12
 8013c98:	4805      	ldr	r0, [pc, #20]	@ (8013cb0 <fiprintf+0x20>)
 8013c9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c9e:	6800      	ldr	r0, [r0, #0]
 8013ca0:	9301      	str	r3, [sp, #4]
 8013ca2:	f000 f83f 	bl	8013d24 <_vfiprintf_r>
 8013ca6:	b002      	add	sp, #8
 8013ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8013cac:	b003      	add	sp, #12
 8013cae:	4770      	bx	lr
 8013cb0:	20000020 	.word	0x20000020

08013cb4 <abort>:
 8013cb4:	b508      	push	{r3, lr}
 8013cb6:	2006      	movs	r0, #6
 8013cb8:	f000 fa08 	bl	80140cc <raise>
 8013cbc:	2001      	movs	r0, #1
 8013cbe:	f7f1 fdcf 	bl	8005860 <_exit>

08013cc2 <_malloc_usable_size_r>:
 8013cc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cc6:	1f18      	subs	r0, r3, #4
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	bfbc      	itt	lt
 8013ccc:	580b      	ldrlt	r3, [r1, r0]
 8013cce:	18c0      	addlt	r0, r0, r3
 8013cd0:	4770      	bx	lr

08013cd2 <__sfputc_r>:
 8013cd2:	6893      	ldr	r3, [r2, #8]
 8013cd4:	3b01      	subs	r3, #1
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	b410      	push	{r4}
 8013cda:	6093      	str	r3, [r2, #8]
 8013cdc:	da08      	bge.n	8013cf0 <__sfputc_r+0x1e>
 8013cde:	6994      	ldr	r4, [r2, #24]
 8013ce0:	42a3      	cmp	r3, r4
 8013ce2:	db01      	blt.n	8013ce8 <__sfputc_r+0x16>
 8013ce4:	290a      	cmp	r1, #10
 8013ce6:	d103      	bne.n	8013cf0 <__sfputc_r+0x1e>
 8013ce8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cec:	f000 b932 	b.w	8013f54 <__swbuf_r>
 8013cf0:	6813      	ldr	r3, [r2, #0]
 8013cf2:	1c58      	adds	r0, r3, #1
 8013cf4:	6010      	str	r0, [r2, #0]
 8013cf6:	7019      	strb	r1, [r3, #0]
 8013cf8:	4608      	mov	r0, r1
 8013cfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cfe:	4770      	bx	lr

08013d00 <__sfputs_r>:
 8013d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d02:	4606      	mov	r6, r0
 8013d04:	460f      	mov	r7, r1
 8013d06:	4614      	mov	r4, r2
 8013d08:	18d5      	adds	r5, r2, r3
 8013d0a:	42ac      	cmp	r4, r5
 8013d0c:	d101      	bne.n	8013d12 <__sfputs_r+0x12>
 8013d0e:	2000      	movs	r0, #0
 8013d10:	e007      	b.n	8013d22 <__sfputs_r+0x22>
 8013d12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d16:	463a      	mov	r2, r7
 8013d18:	4630      	mov	r0, r6
 8013d1a:	f7ff ffda 	bl	8013cd2 <__sfputc_r>
 8013d1e:	1c43      	adds	r3, r0, #1
 8013d20:	d1f3      	bne.n	8013d0a <__sfputs_r+0xa>
 8013d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013d24 <_vfiprintf_r>:
 8013d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d28:	460d      	mov	r5, r1
 8013d2a:	b09d      	sub	sp, #116	@ 0x74
 8013d2c:	4614      	mov	r4, r2
 8013d2e:	4698      	mov	r8, r3
 8013d30:	4606      	mov	r6, r0
 8013d32:	b118      	cbz	r0, 8013d3c <_vfiprintf_r+0x18>
 8013d34:	6a03      	ldr	r3, [r0, #32]
 8013d36:	b90b      	cbnz	r3, 8013d3c <_vfiprintf_r+0x18>
 8013d38:	f7fc fdba 	bl	80108b0 <__sinit>
 8013d3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013d3e:	07d9      	lsls	r1, r3, #31
 8013d40:	d405      	bmi.n	8013d4e <_vfiprintf_r+0x2a>
 8013d42:	89ab      	ldrh	r3, [r5, #12]
 8013d44:	059a      	lsls	r2, r3, #22
 8013d46:	d402      	bmi.n	8013d4e <_vfiprintf_r+0x2a>
 8013d48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013d4a:	f7fc ff00 	bl	8010b4e <__retarget_lock_acquire_recursive>
 8013d4e:	89ab      	ldrh	r3, [r5, #12]
 8013d50:	071b      	lsls	r3, r3, #28
 8013d52:	d501      	bpl.n	8013d58 <_vfiprintf_r+0x34>
 8013d54:	692b      	ldr	r3, [r5, #16]
 8013d56:	b99b      	cbnz	r3, 8013d80 <_vfiprintf_r+0x5c>
 8013d58:	4629      	mov	r1, r5
 8013d5a:	4630      	mov	r0, r6
 8013d5c:	f000 f938 	bl	8013fd0 <__swsetup_r>
 8013d60:	b170      	cbz	r0, 8013d80 <_vfiprintf_r+0x5c>
 8013d62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013d64:	07dc      	lsls	r4, r3, #31
 8013d66:	d504      	bpl.n	8013d72 <_vfiprintf_r+0x4e>
 8013d68:	f04f 30ff 	mov.w	r0, #4294967295
 8013d6c:	b01d      	add	sp, #116	@ 0x74
 8013d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d72:	89ab      	ldrh	r3, [r5, #12]
 8013d74:	0598      	lsls	r0, r3, #22
 8013d76:	d4f7      	bmi.n	8013d68 <_vfiprintf_r+0x44>
 8013d78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013d7a:	f7fc fee9 	bl	8010b50 <__retarget_lock_release_recursive>
 8013d7e:	e7f3      	b.n	8013d68 <_vfiprintf_r+0x44>
 8013d80:	2300      	movs	r3, #0
 8013d82:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d84:	2320      	movs	r3, #32
 8013d86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013d8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8013d8e:	2330      	movs	r3, #48	@ 0x30
 8013d90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013f40 <_vfiprintf_r+0x21c>
 8013d94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013d98:	f04f 0901 	mov.w	r9, #1
 8013d9c:	4623      	mov	r3, r4
 8013d9e:	469a      	mov	sl, r3
 8013da0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013da4:	b10a      	cbz	r2, 8013daa <_vfiprintf_r+0x86>
 8013da6:	2a25      	cmp	r2, #37	@ 0x25
 8013da8:	d1f9      	bne.n	8013d9e <_vfiprintf_r+0x7a>
 8013daa:	ebba 0b04 	subs.w	fp, sl, r4
 8013dae:	d00b      	beq.n	8013dc8 <_vfiprintf_r+0xa4>
 8013db0:	465b      	mov	r3, fp
 8013db2:	4622      	mov	r2, r4
 8013db4:	4629      	mov	r1, r5
 8013db6:	4630      	mov	r0, r6
 8013db8:	f7ff ffa2 	bl	8013d00 <__sfputs_r>
 8013dbc:	3001      	adds	r0, #1
 8013dbe:	f000 80a7 	beq.w	8013f10 <_vfiprintf_r+0x1ec>
 8013dc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013dc4:	445a      	add	r2, fp
 8013dc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8013dc8:	f89a 3000 	ldrb.w	r3, [sl]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	f000 809f 	beq.w	8013f10 <_vfiprintf_r+0x1ec>
 8013dd2:	2300      	movs	r3, #0
 8013dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8013dd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013ddc:	f10a 0a01 	add.w	sl, sl, #1
 8013de0:	9304      	str	r3, [sp, #16]
 8013de2:	9307      	str	r3, [sp, #28]
 8013de4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013de8:	931a      	str	r3, [sp, #104]	@ 0x68
 8013dea:	4654      	mov	r4, sl
 8013dec:	2205      	movs	r2, #5
 8013dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013df2:	4853      	ldr	r0, [pc, #332]	@ (8013f40 <_vfiprintf_r+0x21c>)
 8013df4:	f7ec fa14 	bl	8000220 <memchr>
 8013df8:	9a04      	ldr	r2, [sp, #16]
 8013dfa:	b9d8      	cbnz	r0, 8013e34 <_vfiprintf_r+0x110>
 8013dfc:	06d1      	lsls	r1, r2, #27
 8013dfe:	bf44      	itt	mi
 8013e00:	2320      	movmi	r3, #32
 8013e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e06:	0713      	lsls	r3, r2, #28
 8013e08:	bf44      	itt	mi
 8013e0a:	232b      	movmi	r3, #43	@ 0x2b
 8013e0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e10:	f89a 3000 	ldrb.w	r3, [sl]
 8013e14:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e16:	d015      	beq.n	8013e44 <_vfiprintf_r+0x120>
 8013e18:	9a07      	ldr	r2, [sp, #28]
 8013e1a:	4654      	mov	r4, sl
 8013e1c:	2000      	movs	r0, #0
 8013e1e:	f04f 0c0a 	mov.w	ip, #10
 8013e22:	4621      	mov	r1, r4
 8013e24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013e28:	3b30      	subs	r3, #48	@ 0x30
 8013e2a:	2b09      	cmp	r3, #9
 8013e2c:	d94b      	bls.n	8013ec6 <_vfiprintf_r+0x1a2>
 8013e2e:	b1b0      	cbz	r0, 8013e5e <_vfiprintf_r+0x13a>
 8013e30:	9207      	str	r2, [sp, #28]
 8013e32:	e014      	b.n	8013e5e <_vfiprintf_r+0x13a>
 8013e34:	eba0 0308 	sub.w	r3, r0, r8
 8013e38:	fa09 f303 	lsl.w	r3, r9, r3
 8013e3c:	4313      	orrs	r3, r2
 8013e3e:	9304      	str	r3, [sp, #16]
 8013e40:	46a2      	mov	sl, r4
 8013e42:	e7d2      	b.n	8013dea <_vfiprintf_r+0xc6>
 8013e44:	9b03      	ldr	r3, [sp, #12]
 8013e46:	1d19      	adds	r1, r3, #4
 8013e48:	681b      	ldr	r3, [r3, #0]
 8013e4a:	9103      	str	r1, [sp, #12]
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	bfbb      	ittet	lt
 8013e50:	425b      	neglt	r3, r3
 8013e52:	f042 0202 	orrlt.w	r2, r2, #2
 8013e56:	9307      	strge	r3, [sp, #28]
 8013e58:	9307      	strlt	r3, [sp, #28]
 8013e5a:	bfb8      	it	lt
 8013e5c:	9204      	strlt	r2, [sp, #16]
 8013e5e:	7823      	ldrb	r3, [r4, #0]
 8013e60:	2b2e      	cmp	r3, #46	@ 0x2e
 8013e62:	d10a      	bne.n	8013e7a <_vfiprintf_r+0x156>
 8013e64:	7863      	ldrb	r3, [r4, #1]
 8013e66:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e68:	d132      	bne.n	8013ed0 <_vfiprintf_r+0x1ac>
 8013e6a:	9b03      	ldr	r3, [sp, #12]
 8013e6c:	1d1a      	adds	r2, r3, #4
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	9203      	str	r2, [sp, #12]
 8013e72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013e76:	3402      	adds	r4, #2
 8013e78:	9305      	str	r3, [sp, #20]
 8013e7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013f50 <_vfiprintf_r+0x22c>
 8013e7e:	7821      	ldrb	r1, [r4, #0]
 8013e80:	2203      	movs	r2, #3
 8013e82:	4650      	mov	r0, sl
 8013e84:	f7ec f9cc 	bl	8000220 <memchr>
 8013e88:	b138      	cbz	r0, 8013e9a <_vfiprintf_r+0x176>
 8013e8a:	9b04      	ldr	r3, [sp, #16]
 8013e8c:	eba0 000a 	sub.w	r0, r0, sl
 8013e90:	2240      	movs	r2, #64	@ 0x40
 8013e92:	4082      	lsls	r2, r0
 8013e94:	4313      	orrs	r3, r2
 8013e96:	3401      	adds	r4, #1
 8013e98:	9304      	str	r3, [sp, #16]
 8013e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e9e:	4829      	ldr	r0, [pc, #164]	@ (8013f44 <_vfiprintf_r+0x220>)
 8013ea0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013ea4:	2206      	movs	r2, #6
 8013ea6:	f7ec f9bb 	bl	8000220 <memchr>
 8013eaa:	2800      	cmp	r0, #0
 8013eac:	d03f      	beq.n	8013f2e <_vfiprintf_r+0x20a>
 8013eae:	4b26      	ldr	r3, [pc, #152]	@ (8013f48 <_vfiprintf_r+0x224>)
 8013eb0:	bb1b      	cbnz	r3, 8013efa <_vfiprintf_r+0x1d6>
 8013eb2:	9b03      	ldr	r3, [sp, #12]
 8013eb4:	3307      	adds	r3, #7
 8013eb6:	f023 0307 	bic.w	r3, r3, #7
 8013eba:	3308      	adds	r3, #8
 8013ebc:	9303      	str	r3, [sp, #12]
 8013ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ec0:	443b      	add	r3, r7
 8013ec2:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ec4:	e76a      	b.n	8013d9c <_vfiprintf_r+0x78>
 8013ec6:	fb0c 3202 	mla	r2, ip, r2, r3
 8013eca:	460c      	mov	r4, r1
 8013ecc:	2001      	movs	r0, #1
 8013ece:	e7a8      	b.n	8013e22 <_vfiprintf_r+0xfe>
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	3401      	adds	r4, #1
 8013ed4:	9305      	str	r3, [sp, #20]
 8013ed6:	4619      	mov	r1, r3
 8013ed8:	f04f 0c0a 	mov.w	ip, #10
 8013edc:	4620      	mov	r0, r4
 8013ede:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ee2:	3a30      	subs	r2, #48	@ 0x30
 8013ee4:	2a09      	cmp	r2, #9
 8013ee6:	d903      	bls.n	8013ef0 <_vfiprintf_r+0x1cc>
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d0c6      	beq.n	8013e7a <_vfiprintf_r+0x156>
 8013eec:	9105      	str	r1, [sp, #20]
 8013eee:	e7c4      	b.n	8013e7a <_vfiprintf_r+0x156>
 8013ef0:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ef4:	4604      	mov	r4, r0
 8013ef6:	2301      	movs	r3, #1
 8013ef8:	e7f0      	b.n	8013edc <_vfiprintf_r+0x1b8>
 8013efa:	ab03      	add	r3, sp, #12
 8013efc:	9300      	str	r3, [sp, #0]
 8013efe:	462a      	mov	r2, r5
 8013f00:	4b12      	ldr	r3, [pc, #72]	@ (8013f4c <_vfiprintf_r+0x228>)
 8013f02:	a904      	add	r1, sp, #16
 8013f04:	4630      	mov	r0, r6
 8013f06:	f7fb fe83 	bl	800fc10 <_printf_float>
 8013f0a:	4607      	mov	r7, r0
 8013f0c:	1c78      	adds	r0, r7, #1
 8013f0e:	d1d6      	bne.n	8013ebe <_vfiprintf_r+0x19a>
 8013f10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013f12:	07d9      	lsls	r1, r3, #31
 8013f14:	d405      	bmi.n	8013f22 <_vfiprintf_r+0x1fe>
 8013f16:	89ab      	ldrh	r3, [r5, #12]
 8013f18:	059a      	lsls	r2, r3, #22
 8013f1a:	d402      	bmi.n	8013f22 <_vfiprintf_r+0x1fe>
 8013f1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013f1e:	f7fc fe17 	bl	8010b50 <__retarget_lock_release_recursive>
 8013f22:	89ab      	ldrh	r3, [r5, #12]
 8013f24:	065b      	lsls	r3, r3, #25
 8013f26:	f53f af1f 	bmi.w	8013d68 <_vfiprintf_r+0x44>
 8013f2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013f2c:	e71e      	b.n	8013d6c <_vfiprintf_r+0x48>
 8013f2e:	ab03      	add	r3, sp, #12
 8013f30:	9300      	str	r3, [sp, #0]
 8013f32:	462a      	mov	r2, r5
 8013f34:	4b05      	ldr	r3, [pc, #20]	@ (8013f4c <_vfiprintf_r+0x228>)
 8013f36:	a904      	add	r1, sp, #16
 8013f38:	4630      	mov	r0, r6
 8013f3a:	f7fc f901 	bl	8010140 <_printf_i>
 8013f3e:	e7e4      	b.n	8013f0a <_vfiprintf_r+0x1e6>
 8013f40:	080148c5 	.word	0x080148c5
 8013f44:	080148cf 	.word	0x080148cf
 8013f48:	0800fc11 	.word	0x0800fc11
 8013f4c:	08013d01 	.word	0x08013d01
 8013f50:	080148cb 	.word	0x080148cb

08013f54 <__swbuf_r>:
 8013f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f56:	460e      	mov	r6, r1
 8013f58:	4614      	mov	r4, r2
 8013f5a:	4605      	mov	r5, r0
 8013f5c:	b118      	cbz	r0, 8013f66 <__swbuf_r+0x12>
 8013f5e:	6a03      	ldr	r3, [r0, #32]
 8013f60:	b90b      	cbnz	r3, 8013f66 <__swbuf_r+0x12>
 8013f62:	f7fc fca5 	bl	80108b0 <__sinit>
 8013f66:	69a3      	ldr	r3, [r4, #24]
 8013f68:	60a3      	str	r3, [r4, #8]
 8013f6a:	89a3      	ldrh	r3, [r4, #12]
 8013f6c:	071a      	lsls	r2, r3, #28
 8013f6e:	d501      	bpl.n	8013f74 <__swbuf_r+0x20>
 8013f70:	6923      	ldr	r3, [r4, #16]
 8013f72:	b943      	cbnz	r3, 8013f86 <__swbuf_r+0x32>
 8013f74:	4621      	mov	r1, r4
 8013f76:	4628      	mov	r0, r5
 8013f78:	f000 f82a 	bl	8013fd0 <__swsetup_r>
 8013f7c:	b118      	cbz	r0, 8013f86 <__swbuf_r+0x32>
 8013f7e:	f04f 37ff 	mov.w	r7, #4294967295
 8013f82:	4638      	mov	r0, r7
 8013f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f86:	6823      	ldr	r3, [r4, #0]
 8013f88:	6922      	ldr	r2, [r4, #16]
 8013f8a:	1a98      	subs	r0, r3, r2
 8013f8c:	6963      	ldr	r3, [r4, #20]
 8013f8e:	b2f6      	uxtb	r6, r6
 8013f90:	4283      	cmp	r3, r0
 8013f92:	4637      	mov	r7, r6
 8013f94:	dc05      	bgt.n	8013fa2 <__swbuf_r+0x4e>
 8013f96:	4621      	mov	r1, r4
 8013f98:	4628      	mov	r0, r5
 8013f9a:	f7ff fa53 	bl	8013444 <_fflush_r>
 8013f9e:	2800      	cmp	r0, #0
 8013fa0:	d1ed      	bne.n	8013f7e <__swbuf_r+0x2a>
 8013fa2:	68a3      	ldr	r3, [r4, #8]
 8013fa4:	3b01      	subs	r3, #1
 8013fa6:	60a3      	str	r3, [r4, #8]
 8013fa8:	6823      	ldr	r3, [r4, #0]
 8013faa:	1c5a      	adds	r2, r3, #1
 8013fac:	6022      	str	r2, [r4, #0]
 8013fae:	701e      	strb	r6, [r3, #0]
 8013fb0:	6962      	ldr	r2, [r4, #20]
 8013fb2:	1c43      	adds	r3, r0, #1
 8013fb4:	429a      	cmp	r2, r3
 8013fb6:	d004      	beq.n	8013fc2 <__swbuf_r+0x6e>
 8013fb8:	89a3      	ldrh	r3, [r4, #12]
 8013fba:	07db      	lsls	r3, r3, #31
 8013fbc:	d5e1      	bpl.n	8013f82 <__swbuf_r+0x2e>
 8013fbe:	2e0a      	cmp	r6, #10
 8013fc0:	d1df      	bne.n	8013f82 <__swbuf_r+0x2e>
 8013fc2:	4621      	mov	r1, r4
 8013fc4:	4628      	mov	r0, r5
 8013fc6:	f7ff fa3d 	bl	8013444 <_fflush_r>
 8013fca:	2800      	cmp	r0, #0
 8013fcc:	d0d9      	beq.n	8013f82 <__swbuf_r+0x2e>
 8013fce:	e7d6      	b.n	8013f7e <__swbuf_r+0x2a>

08013fd0 <__swsetup_r>:
 8013fd0:	b538      	push	{r3, r4, r5, lr}
 8013fd2:	4b29      	ldr	r3, [pc, #164]	@ (8014078 <__swsetup_r+0xa8>)
 8013fd4:	4605      	mov	r5, r0
 8013fd6:	6818      	ldr	r0, [r3, #0]
 8013fd8:	460c      	mov	r4, r1
 8013fda:	b118      	cbz	r0, 8013fe4 <__swsetup_r+0x14>
 8013fdc:	6a03      	ldr	r3, [r0, #32]
 8013fde:	b90b      	cbnz	r3, 8013fe4 <__swsetup_r+0x14>
 8013fe0:	f7fc fc66 	bl	80108b0 <__sinit>
 8013fe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013fe8:	0719      	lsls	r1, r3, #28
 8013fea:	d422      	bmi.n	8014032 <__swsetup_r+0x62>
 8013fec:	06da      	lsls	r2, r3, #27
 8013fee:	d407      	bmi.n	8014000 <__swsetup_r+0x30>
 8013ff0:	2209      	movs	r2, #9
 8013ff2:	602a      	str	r2, [r5, #0]
 8013ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ff8:	81a3      	strh	r3, [r4, #12]
 8013ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8013ffe:	e033      	b.n	8014068 <__swsetup_r+0x98>
 8014000:	0758      	lsls	r0, r3, #29
 8014002:	d512      	bpl.n	801402a <__swsetup_r+0x5a>
 8014004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014006:	b141      	cbz	r1, 801401a <__swsetup_r+0x4a>
 8014008:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801400c:	4299      	cmp	r1, r3
 801400e:	d002      	beq.n	8014016 <__swsetup_r+0x46>
 8014010:	4628      	mov	r0, r5
 8014012:	f7fd fc0d 	bl	8011830 <_free_r>
 8014016:	2300      	movs	r3, #0
 8014018:	6363      	str	r3, [r4, #52]	@ 0x34
 801401a:	89a3      	ldrh	r3, [r4, #12]
 801401c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014020:	81a3      	strh	r3, [r4, #12]
 8014022:	2300      	movs	r3, #0
 8014024:	6063      	str	r3, [r4, #4]
 8014026:	6923      	ldr	r3, [r4, #16]
 8014028:	6023      	str	r3, [r4, #0]
 801402a:	89a3      	ldrh	r3, [r4, #12]
 801402c:	f043 0308 	orr.w	r3, r3, #8
 8014030:	81a3      	strh	r3, [r4, #12]
 8014032:	6923      	ldr	r3, [r4, #16]
 8014034:	b94b      	cbnz	r3, 801404a <__swsetup_r+0x7a>
 8014036:	89a3      	ldrh	r3, [r4, #12]
 8014038:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801403c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014040:	d003      	beq.n	801404a <__swsetup_r+0x7a>
 8014042:	4621      	mov	r1, r4
 8014044:	4628      	mov	r0, r5
 8014046:	f000 f883 	bl	8014150 <__smakebuf_r>
 801404a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801404e:	f013 0201 	ands.w	r2, r3, #1
 8014052:	d00a      	beq.n	801406a <__swsetup_r+0x9a>
 8014054:	2200      	movs	r2, #0
 8014056:	60a2      	str	r2, [r4, #8]
 8014058:	6962      	ldr	r2, [r4, #20]
 801405a:	4252      	negs	r2, r2
 801405c:	61a2      	str	r2, [r4, #24]
 801405e:	6922      	ldr	r2, [r4, #16]
 8014060:	b942      	cbnz	r2, 8014074 <__swsetup_r+0xa4>
 8014062:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014066:	d1c5      	bne.n	8013ff4 <__swsetup_r+0x24>
 8014068:	bd38      	pop	{r3, r4, r5, pc}
 801406a:	0799      	lsls	r1, r3, #30
 801406c:	bf58      	it	pl
 801406e:	6962      	ldrpl	r2, [r4, #20]
 8014070:	60a2      	str	r2, [r4, #8]
 8014072:	e7f4      	b.n	801405e <__swsetup_r+0x8e>
 8014074:	2000      	movs	r0, #0
 8014076:	e7f7      	b.n	8014068 <__swsetup_r+0x98>
 8014078:	20000020 	.word	0x20000020

0801407c <_raise_r>:
 801407c:	291f      	cmp	r1, #31
 801407e:	b538      	push	{r3, r4, r5, lr}
 8014080:	4605      	mov	r5, r0
 8014082:	460c      	mov	r4, r1
 8014084:	d904      	bls.n	8014090 <_raise_r+0x14>
 8014086:	2316      	movs	r3, #22
 8014088:	6003      	str	r3, [r0, #0]
 801408a:	f04f 30ff 	mov.w	r0, #4294967295
 801408e:	bd38      	pop	{r3, r4, r5, pc}
 8014090:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014092:	b112      	cbz	r2, 801409a <_raise_r+0x1e>
 8014094:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014098:	b94b      	cbnz	r3, 80140ae <_raise_r+0x32>
 801409a:	4628      	mov	r0, r5
 801409c:	f000 f830 	bl	8014100 <_getpid_r>
 80140a0:	4622      	mov	r2, r4
 80140a2:	4601      	mov	r1, r0
 80140a4:	4628      	mov	r0, r5
 80140a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140aa:	f000 b817 	b.w	80140dc <_kill_r>
 80140ae:	2b01      	cmp	r3, #1
 80140b0:	d00a      	beq.n	80140c8 <_raise_r+0x4c>
 80140b2:	1c59      	adds	r1, r3, #1
 80140b4:	d103      	bne.n	80140be <_raise_r+0x42>
 80140b6:	2316      	movs	r3, #22
 80140b8:	6003      	str	r3, [r0, #0]
 80140ba:	2001      	movs	r0, #1
 80140bc:	e7e7      	b.n	801408e <_raise_r+0x12>
 80140be:	2100      	movs	r1, #0
 80140c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80140c4:	4620      	mov	r0, r4
 80140c6:	4798      	blx	r3
 80140c8:	2000      	movs	r0, #0
 80140ca:	e7e0      	b.n	801408e <_raise_r+0x12>

080140cc <raise>:
 80140cc:	4b02      	ldr	r3, [pc, #8]	@ (80140d8 <raise+0xc>)
 80140ce:	4601      	mov	r1, r0
 80140d0:	6818      	ldr	r0, [r3, #0]
 80140d2:	f7ff bfd3 	b.w	801407c <_raise_r>
 80140d6:	bf00      	nop
 80140d8:	20000020 	.word	0x20000020

080140dc <_kill_r>:
 80140dc:	b538      	push	{r3, r4, r5, lr}
 80140de:	4d07      	ldr	r5, [pc, #28]	@ (80140fc <_kill_r+0x20>)
 80140e0:	2300      	movs	r3, #0
 80140e2:	4604      	mov	r4, r0
 80140e4:	4608      	mov	r0, r1
 80140e6:	4611      	mov	r1, r2
 80140e8:	602b      	str	r3, [r5, #0]
 80140ea:	f7f1 fba9 	bl	8005840 <_kill>
 80140ee:	1c43      	adds	r3, r0, #1
 80140f0:	d102      	bne.n	80140f8 <_kill_r+0x1c>
 80140f2:	682b      	ldr	r3, [r5, #0]
 80140f4:	b103      	cbz	r3, 80140f8 <_kill_r+0x1c>
 80140f6:	6023      	str	r3, [r4, #0]
 80140f8:	bd38      	pop	{r3, r4, r5, pc}
 80140fa:	bf00      	nop
 80140fc:	200008cc 	.word	0x200008cc

08014100 <_getpid_r>:
 8014100:	f7f1 bb96 	b.w	8005830 <_getpid>

08014104 <__swhatbuf_r>:
 8014104:	b570      	push	{r4, r5, r6, lr}
 8014106:	460c      	mov	r4, r1
 8014108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801410c:	2900      	cmp	r1, #0
 801410e:	b096      	sub	sp, #88	@ 0x58
 8014110:	4615      	mov	r5, r2
 8014112:	461e      	mov	r6, r3
 8014114:	da0d      	bge.n	8014132 <__swhatbuf_r+0x2e>
 8014116:	89a3      	ldrh	r3, [r4, #12]
 8014118:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801411c:	f04f 0100 	mov.w	r1, #0
 8014120:	bf14      	ite	ne
 8014122:	2340      	movne	r3, #64	@ 0x40
 8014124:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014128:	2000      	movs	r0, #0
 801412a:	6031      	str	r1, [r6, #0]
 801412c:	602b      	str	r3, [r5, #0]
 801412e:	b016      	add	sp, #88	@ 0x58
 8014130:	bd70      	pop	{r4, r5, r6, pc}
 8014132:	466a      	mov	r2, sp
 8014134:	f000 f848 	bl	80141c8 <_fstat_r>
 8014138:	2800      	cmp	r0, #0
 801413a:	dbec      	blt.n	8014116 <__swhatbuf_r+0x12>
 801413c:	9901      	ldr	r1, [sp, #4]
 801413e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014142:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014146:	4259      	negs	r1, r3
 8014148:	4159      	adcs	r1, r3
 801414a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801414e:	e7eb      	b.n	8014128 <__swhatbuf_r+0x24>

08014150 <__smakebuf_r>:
 8014150:	898b      	ldrh	r3, [r1, #12]
 8014152:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014154:	079d      	lsls	r5, r3, #30
 8014156:	4606      	mov	r6, r0
 8014158:	460c      	mov	r4, r1
 801415a:	d507      	bpl.n	801416c <__smakebuf_r+0x1c>
 801415c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014160:	6023      	str	r3, [r4, #0]
 8014162:	6123      	str	r3, [r4, #16]
 8014164:	2301      	movs	r3, #1
 8014166:	6163      	str	r3, [r4, #20]
 8014168:	b003      	add	sp, #12
 801416a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801416c:	ab01      	add	r3, sp, #4
 801416e:	466a      	mov	r2, sp
 8014170:	f7ff ffc8 	bl	8014104 <__swhatbuf_r>
 8014174:	9f00      	ldr	r7, [sp, #0]
 8014176:	4605      	mov	r5, r0
 8014178:	4639      	mov	r1, r7
 801417a:	4630      	mov	r0, r6
 801417c:	f7fd fbcc 	bl	8011918 <_malloc_r>
 8014180:	b948      	cbnz	r0, 8014196 <__smakebuf_r+0x46>
 8014182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014186:	059a      	lsls	r2, r3, #22
 8014188:	d4ee      	bmi.n	8014168 <__smakebuf_r+0x18>
 801418a:	f023 0303 	bic.w	r3, r3, #3
 801418e:	f043 0302 	orr.w	r3, r3, #2
 8014192:	81a3      	strh	r3, [r4, #12]
 8014194:	e7e2      	b.n	801415c <__smakebuf_r+0xc>
 8014196:	89a3      	ldrh	r3, [r4, #12]
 8014198:	6020      	str	r0, [r4, #0]
 801419a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801419e:	81a3      	strh	r3, [r4, #12]
 80141a0:	9b01      	ldr	r3, [sp, #4]
 80141a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80141a6:	b15b      	cbz	r3, 80141c0 <__smakebuf_r+0x70>
 80141a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80141ac:	4630      	mov	r0, r6
 80141ae:	f000 f81d 	bl	80141ec <_isatty_r>
 80141b2:	b128      	cbz	r0, 80141c0 <__smakebuf_r+0x70>
 80141b4:	89a3      	ldrh	r3, [r4, #12]
 80141b6:	f023 0303 	bic.w	r3, r3, #3
 80141ba:	f043 0301 	orr.w	r3, r3, #1
 80141be:	81a3      	strh	r3, [r4, #12]
 80141c0:	89a3      	ldrh	r3, [r4, #12]
 80141c2:	431d      	orrs	r5, r3
 80141c4:	81a5      	strh	r5, [r4, #12]
 80141c6:	e7cf      	b.n	8014168 <__smakebuf_r+0x18>

080141c8 <_fstat_r>:
 80141c8:	b538      	push	{r3, r4, r5, lr}
 80141ca:	4d07      	ldr	r5, [pc, #28]	@ (80141e8 <_fstat_r+0x20>)
 80141cc:	2300      	movs	r3, #0
 80141ce:	4604      	mov	r4, r0
 80141d0:	4608      	mov	r0, r1
 80141d2:	4611      	mov	r1, r2
 80141d4:	602b      	str	r3, [r5, #0]
 80141d6:	f7f1 fb93 	bl	8005900 <_fstat>
 80141da:	1c43      	adds	r3, r0, #1
 80141dc:	d102      	bne.n	80141e4 <_fstat_r+0x1c>
 80141de:	682b      	ldr	r3, [r5, #0]
 80141e0:	b103      	cbz	r3, 80141e4 <_fstat_r+0x1c>
 80141e2:	6023      	str	r3, [r4, #0]
 80141e4:	bd38      	pop	{r3, r4, r5, pc}
 80141e6:	bf00      	nop
 80141e8:	200008cc 	.word	0x200008cc

080141ec <_isatty_r>:
 80141ec:	b538      	push	{r3, r4, r5, lr}
 80141ee:	4d06      	ldr	r5, [pc, #24]	@ (8014208 <_isatty_r+0x1c>)
 80141f0:	2300      	movs	r3, #0
 80141f2:	4604      	mov	r4, r0
 80141f4:	4608      	mov	r0, r1
 80141f6:	602b      	str	r3, [r5, #0]
 80141f8:	f7f1 fb92 	bl	8005920 <_isatty>
 80141fc:	1c43      	adds	r3, r0, #1
 80141fe:	d102      	bne.n	8014206 <_isatty_r+0x1a>
 8014200:	682b      	ldr	r3, [r5, #0]
 8014202:	b103      	cbz	r3, 8014206 <_isatty_r+0x1a>
 8014204:	6023      	str	r3, [r4, #0]
 8014206:	bd38      	pop	{r3, r4, r5, pc}
 8014208:	200008cc 	.word	0x200008cc

0801420c <_init>:
 801420c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801420e:	bf00      	nop
 8014210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014212:	bc08      	pop	{r3}
 8014214:	469e      	mov	lr, r3
 8014216:	4770      	bx	lr

08014218 <_fini>:
 8014218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801421a:	bf00      	nop
 801421c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801421e:	bc08      	pop	{r3}
 8014220:	469e      	mov	lr, r3
 8014222:	4770      	bx	lr
