

================================================================
== Vitis HLS Report for 'inverter'
================================================================
* Date:           Fri Nov  3 01:51:54 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Inverter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153602|   153602|  1.536 ms|  1.536 ms|  153603|  153603|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1  |   153600|   153600|         3|          2|          1|  76800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln14 = br void" [../inverter_hls.cpp:14]   --->   Operation 12 'br' 'br_ln14' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i19 %add_ln14, void %.split, i19 0, void" [../inverter_hls.cpp:14]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.91ns)   --->   "%icmp_ln14 = icmp_ult  i19 %i, i19 307200" [../inverter_hls.cpp:14]   --->   Operation 15 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void, void %.split" [../inverter_hls.cpp:14]   --->   Operation 17 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast1 = zext i19 %i" [../inverter_hls.cpp:14]   --->   Operation 18 'zext' 'i_cast1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i8 %in_r, i64 0, i64 %i_cast1" [../inverter_hls.cpp:16]   --->   Operation 19 'getelementptr' 'in_r_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%in_r_load = load i19 %in_r_addr" [../inverter_hls.cpp:16]   --->   Operation 20 'load' 'in_r_load' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln14 = or i19 %i, i19 1" [../inverter_hls.cpp:14]   --->   Operation 21 'or' 'or_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i19 %or_ln14" [../inverter_hls.cpp:16]   --->   Operation 22 'zext' 'zext_ln16' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_r_addr_1 = getelementptr i8 %in_r, i64 0, i64 %zext_ln16" [../inverter_hls.cpp:16]   --->   Operation 23 'getelementptr' 'in_r_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.35ns)   --->   "%in_r_load_1 = load i19 %in_r_addr_1" [../inverter_hls.cpp:16]   --->   Operation 24 'load' 'in_r_load_1' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 25 [1/1] (1.05ns)   --->   "%add_ln14 = add i19 %i, i19 4" [../inverter_hls.cpp:14]   --->   Operation 25 'add' 'add_ln14' <Predicate = (icmp_ln14)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/2] (1.35ns)   --->   "%in_r_load = load i19 %in_r_addr" [../inverter_hls.cpp:16]   --->   Operation 26 'load' 'in_r_load' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 27 [1/1] (0.38ns)   --->   "%xor_ln16 = xor i8 %in_r_load, i8 255" [../inverter_hls.cpp:16]   --->   Operation 27 'xor' 'xor_ln16' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i8 %out_r, i64 0, i64 %i_cast1" [../inverter_hls.cpp:16]   --->   Operation 28 'getelementptr' 'out_r_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16, i19 %out_r_addr" [../inverter_hls.cpp:16]   --->   Operation 29 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 30 [1/2] (1.35ns)   --->   "%in_r_load_1 = load i19 %in_r_addr_1" [../inverter_hls.cpp:16]   --->   Operation 30 'load' 'in_r_load_1' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%xor_ln16_1 = xor i8 %in_r_load_1, i8 255" [../inverter_hls.cpp:16]   --->   Operation 31 'xor' 'xor_ln16_1' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_r_addr_1 = getelementptr i8 %out_r, i64 0, i64 %zext_ln16" [../inverter_hls.cpp:16]   --->   Operation 32 'getelementptr' 'out_r_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16_1, i19 %out_r_addr_1" [../inverter_hls.cpp:16]   --->   Operation 33 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln14_1 = or i19 %i, i19 2" [../inverter_hls.cpp:14]   --->   Operation 34 'or' 'or_ln14_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i19 %or_ln14_1" [../inverter_hls.cpp:16]   --->   Operation 35 'zext' 'zext_ln16_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_r_addr_2 = getelementptr i8 %in_r, i64 0, i64 %zext_ln16_1" [../inverter_hls.cpp:16]   --->   Operation 36 'getelementptr' 'in_r_addr_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.35ns)   --->   "%in_r_load_2 = load i19 %in_r_addr_2" [../inverter_hls.cpp:16]   --->   Operation 37 'load' 'in_r_load_2' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln14_2 = or i19 %i, i19 3" [../inverter_hls.cpp:14]   --->   Operation 38 'or' 'or_ln14_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i19 %or_ln14_2" [../inverter_hls.cpp:16]   --->   Operation 39 'zext' 'zext_ln16_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in_r_addr_3 = getelementptr i8 %in_r, i64 0, i64 %zext_ln16_2" [../inverter_hls.cpp:16]   --->   Operation 40 'getelementptr' 'in_r_addr_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%in_r_load_3 = load i19 %in_r_addr_3" [../inverter_hls.cpp:16]   --->   Operation 41 'load' 'in_r_load_3' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

State 4 <SV = 3> <Delay = 3.09>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../inverter_hls.cpp:14]   --->   Operation 42 'specloopname' 'specloopname_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (1.35ns)   --->   "%in_r_load_2 = load i19 %in_r_addr_2" [../inverter_hls.cpp:16]   --->   Operation 43 'load' 'in_r_load_2' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 44 [1/1] (0.38ns)   --->   "%xor_ln16_2 = xor i8 %in_r_load_2, i8 255" [../inverter_hls.cpp:16]   --->   Operation 44 'xor' 'xor_ln16_2' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%out_r_addr_2 = getelementptr i8 %out_r, i64 0, i64 %zext_ln16_1" [../inverter_hls.cpp:16]   --->   Operation 45 'getelementptr' 'out_r_addr_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16_2, i19 %out_r_addr_2" [../inverter_hls.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 47 [1/2] (1.35ns)   --->   "%in_r_load_3 = load i19 %in_r_addr_3" [../inverter_hls.cpp:16]   --->   Operation 47 'load' 'in_r_load_3' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 48 [1/1] (0.38ns)   --->   "%xor_ln16_3 = xor i8 %in_r_load_3, i8 255" [../inverter_hls.cpp:16]   --->   Operation 48 'xor' 'xor_ln16_3' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%out_r_addr_3 = getelementptr i8 %out_r, i64 0, i64 %zext_ln16_2" [../inverter_hls.cpp:16]   --->   Operation 49 'getelementptr' 'out_r_addr_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16_3, i19 %out_r_addr_3" [../inverter_hls.cpp:16]   --->   Operation 50 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [../inverter_hls.cpp:19]   --->   Operation 52 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../inverter_hls.cpp:14) with incoming values : ('add_ln14', ../inverter_hls.cpp:14) [11]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../inverter_hls.cpp:14) with incoming values : ('add_ln14', ../inverter_hls.cpp:14) [11]  (0 ns)
	'getelementptr' operation ('in_r_addr', ../inverter_hls.cpp:16) [20]  (0 ns)
	'load' operation ('in_r_load', ../inverter_hls.cpp:16) on array 'in_r' [21]  (1.35 ns)

 <State 3>: 3.09ns
The critical path consists of the following:
	'load' operation ('in_r_load', ../inverter_hls.cpp:16) on array 'in_r' [21]  (1.35 ns)
	'xor' operation ('xor_ln16', ../inverter_hls.cpp:16) [22]  (0.389 ns)
	'store' operation ('store_ln16', ../inverter_hls.cpp:16) of variable 'xor_ln16', ../inverter_hls.cpp:16 on array 'out_r' [24]  (1.35 ns)

 <State 4>: 3.09ns
The critical path consists of the following:
	'load' operation ('in_r_load_2', ../inverter_hls.cpp:16) on array 'in_r' [35]  (1.35 ns)
	'xor' operation ('xor_ln16_2', ../inverter_hls.cpp:16) [36]  (0.389 ns)
	'store' operation ('store_ln16', ../inverter_hls.cpp:16) of variable 'xor_ln16_2', ../inverter_hls.cpp:16 on array 'out_r' [38]  (1.35 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
