{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760741198238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760741198238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 18:46:38 2025 " "Processing started: Fri Oct 17 18:46:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760741198238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760741198238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3155_Lab2 -c CEG3155_Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3155_Lab2 -c CEG3155_Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760741198238 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1760741198474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-rtl " "Found design unit 1: half_adder-rtl" {  } { { "half_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/half_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Project/CEG3155_Lab2/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_n-structural " "Found design unit 1: rca_n-structural" {  } { { "rca_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/rca_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_n " "Found entity 1: rca_n" {  } { { "rca_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/rca_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_n-structural " "Found design unit 1: addsub_n-structural" {  } { { "addsub_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/addsub_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_n " "Found entity 1: addsub_n" {  } { { "addsub_n.vhd" "" { Text "C:/Project/CEG3155_Lab2/addsub_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mul4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_mul4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_mul4-rtl " "Found design unit 1: booth_mul4-rtl" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_mul4 " "Found entity 1: booth_mul4" {  } { { "booth_mul4.vhd" "" { Text "C:/Project/CEG3155_Lab2/booth_mul4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741198789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nr_div4_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nr_div4_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nr_div4_signed-rtl " "Found design unit 1: nr_div4_signed-rtl" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198800 ""} { "Info" "ISGN_ENTITY_NAME" "1 nr_div4_signed " "Found entity 1: nr_div4_signed" {  } { { "nr_div4_signed.vhd" "" { Text "C:/Project/CEG3155_Lab2/nr_div4_signed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741198800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_top-rtl " "Found design unit 1: alu_top-rtl" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198800 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_top " "Found entity 1: alu_top" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760741198800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760741198800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_top " "Elaborating entity \"alu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1760741198825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div_div0 alu_top.vhd(49) " "Verilog HDL or VHDL warning at alu_top.vhd(49): object \"div_div0\" assigned a value but never read" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760741198825 "|alu_top"}
{ "Error" "EVRFX_VHDL_OTHERS_ILLEGAL_AGGREGATE_CHOICE_UNCONST_TARGET" "alu_top.vhd(183) " "VHDL aggregate error at alu_top.vhd(183): OTHERS choice used in aggregate for unconstrained record or array type is not supported" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 183 0 0 } }  } 0 10427 "VHDL aggregate error at %1!s!: OTHERS choice used in aggregate for unconstrained record or array type is not supported" 0 0 "Quartus II" 0 -1 1760741198840 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE alu_top.vhd(183) " "VHDL warning at alu_top.vhd(183): comparison between unequal length operands always returns FALSE" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 183 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1760741198840 "|alu_top"}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" alu_top.vhd(183) " "VHDL Operator error at alu_top.vhd(183): failed to evaluate call to operator \"\"=\"\"" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 183 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760741198840 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"and\" alu_top.vhd(183) " "VHDL Operator error at alu_top.vhd(183): failed to evaluate call to operator \"\"and\"\"" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 183 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760741198840 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"or\" alu_top.vhd(183) " "VHDL Operator error at alu_top.vhd(183): failed to evaluate call to operator \"\"or\"\"" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 183 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760741198840 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"and\" alu_top.vhd(182) " "VHDL Operator error at alu_top.vhd(182): failed to evaluate call to operator \"\"and\"\"" {  } { { "alu_top.vhd" "" { Text "C:/Project/CEG3155_Lab2/alu_top.vhd" 182 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760741198840 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1760741198840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760741198926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 17 18:46:38 2025 " "Processing ended: Fri Oct 17 18:46:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760741198926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760741198926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760741198926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760741198926 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760741199496 ""}
