Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <MinMax> not found while processing module instance <baseMinMax> [C:/design_files/project_yoda/project_yoda.srcs/sources_1/new/testBench.v:13]
ERROR: [VRFC 10-2063] Module <MinMaxIntervals> not found while processing module instance <baseMinMaxIntervals> [C:/design_files/project_yoda/project_yoda.srcs/sources_1/new/testBench.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
