Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 06:44:44 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_106_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.919ns (28.683%)  route 2.285ns (71.317%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 6.790 - 4.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.538ns (routing 1.366ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.239ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=22882, routed)       2.538     3.475    Delay1No16_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X151Y162       FDCE                                         r  Delay1No16_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y162       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.554 r  Delay1No16_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.699     4.253    Delay1No16_instance/Q[6]
    SLICE_X134Y182       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.375 r  Delay1No16_instance/geqOp_carry_i_13__7/O
                         net (fo=1, routed)           0.009     4.384    Sum13_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X134Y182       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.538 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.564    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X134Y183       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.605    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y184       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.657 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.271     4.928    Delay1No17_instance/CO[0]
    SLICE_X134Y186       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     5.024 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__7/O
                         net (fo=3, routed)           0.165     5.189    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X135Y186       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     5.277 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.144     5.421    Delay1No16_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X134Y186       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.471 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__7/O
                         net (fo=32, routed)          0.325     5.796    Delay1No17_instance/Y_reg[23]_0
    SLICE_X128Y184       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.886 r  Delay1No17_instance/shiftedFracY_d1[38]_i_2__7/O
                         net (fo=4, routed)           0.296     6.182    Delay1No17_instance/level2__0[15]
    SLICE_X126Y185       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     6.304 r  Delay1No17_instance/shiftedFracY_d1[38]_i_1__7/O
                         net (fo=2, routed)           0.275     6.579    Delay1No17_instance/level4__0[16]
    SLICE_X127Y183       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     6.630 r  Delay1No17_instance/shiftedFracY_d1[22]_i_1__7/O
                         net (fo=1, routed)           0.049     6.679    Sum13_1_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X127Y183       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=22882, routed)       2.143     6.790    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y183       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.422     7.211    
                         clock uncertainty           -0.035     7.176    
    SLICE_X127Y183       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.201    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  0.522    




