INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/2020_VSP/Lab05/lab5b/lab5_2.srcs/sources_1/ip/mem_1/sim/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/2020_VSP/Lab05/lab5b/lab5_2.srcs/sources_1/imports/lab5b/lab5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/2020_VSP/Lab05/lab5b/lab5_2.srcs/sim_1/imports/lab5b/TM_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TM_mem
