
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/tjlw/.Xilinx/Vivado/Vivado_init.tcl'
source Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tjlw/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tjlw/ip_repo/ParallaxPingSensor/ParallaxPingSensor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top Top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.dcp' for cell 'System/System_i/clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System/System_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System/System_i/clk_wiz_0/inst'
Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System/System_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2183.992 ; gain = 496.578 ; free physical = 1019 ; free virtual = 7269
Finished Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System/System_i/clk_wiz_0/inst'
Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/constrs_1/new/Pins.xdc]
Finished Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/constrs_1/new/Pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.992 ; gain = 0.000 ; free physical = 1021 ; free virtual = 7270
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:59 . Memory (MB): peak = 2183.992 ; gain = 800.344 ; free physical = 1021 ; free virtual = 7270
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.008 ; gain = 32.016 ; free physical = 1012 ; free virtual = 7261

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cda22c97

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2231.008 ; gain = 15.000 ; free physical = 1012 ; free virtual = 7261

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cda22c97

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7199
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8b18ce18

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7198
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a7040f6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7198
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: f4becf71

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7198
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 176025357

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7198
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1120afa1a

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7198
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7198
Ending Logic Optimization Task | Checksum: 14099d856

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 949 ; free virtual = 7198

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14099d856

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 948 ; free virtual = 7197

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14099d856

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 948 ; free virtual = 7197

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 948 ; free virtual = 7197
Ending Netlist Obfuscation Task | Checksum: 14099d856

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 948 ; free virtual = 7197
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 948 ; free virtual = 7198
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 944 ; free virtual = 7194
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2296.008 ; gain = 0.000 ; free physical = 944 ; free virtual = 7194
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/impl_1/Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 936 ; free virtual = 7186
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e66061f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 937 ; free virtual = 7186
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 936 ; free virtual = 7185

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc024730

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 920 ; free virtual = 7170

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10814b196

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 932 ; free virtual = 7181

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10814b196

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 932 ; free virtual = 7181
Phase 1 Placer Initialization | Checksum: 10814b196

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 932 ; free virtual = 7181

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12366ca67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 931 ; free virtual = 7180

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 159e94d49

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175
Phase 2 Global Placement | Checksum: ef3891b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ef3891b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c41ce16

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10b1f9ec9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b44d82ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 925 ; free virtual = 7175

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fe3e73d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 85354cee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d06a69ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 695835c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 925 ; free virtual = 7175

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e469577c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 925 ; free virtual = 7174
Phase 3 Detail Placement | Checksum: e469577c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 925 ; free virtual = 7174

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b58eec91

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b58eec91

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 924 ; free virtual = 7173
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.760. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6ba641d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7172
Phase 4.1 Post Commit Optimization | Checksum: 1a6ba641d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7172

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6ba641d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7173

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a6ba641d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7172

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7172
Phase 4.4 Final Placement Cleanup | Checksum: 12b9d5052

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7172
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12b9d5052

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7173
Ending Placer Task | Checksum: ab2c5047

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 926 ; free virtual = 7175
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 924 ; free virtual = 7173
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 924 ; free virtual = 7173
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/impl_1/Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 915 ; free virtual = 7164
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2344.031 ; gain = 0.000 ; free physical = 923 ; free virtual = 7172
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 29159737 ConstDB: 0 ShapeSum: 8216b910 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ab41df22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2367.027 ; gain = 22.996 ; free physical = 852 ; free virtual = 7101
Post Restoration Checksum: NetGraph: eb5c1e11 NumContArr: bfe5c111 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ab41df22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2391.023 ; gain = 46.992 ; free physical = 820 ; free virtual = 7069

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ab41df22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2405.023 ; gain = 60.992 ; free physical = 804 ; free virtual = 7054

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ab41df22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2405.023 ; gain = 60.992 ; free physical = 804 ; free virtual = 7054
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23c326600

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2413.023 ; gain = 68.992 ; free physical = 798 ; free virtual = 7048
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.804 | TNS=-22.384| WHS=-0.090 | THS=-1.107 |

Phase 2 Router Initialization | Checksum: 26b5c19e1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.023 ; gain = 68.992 ; free physical = 798 ; free virtual = 7048

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ea166b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.023 ; gain = 68.992 ; free physical = 798 ; free virtual = 7048

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1225
 Number of Nodes with overlaps = 666
 Number of Nodes with overlaps = 354
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.407 | TNS=-93.913| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c6125ec4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.023 ; gain = 69.992 ; free physical = 796 ; free virtual = 7045

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 684
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.289 | TNS=-84.085| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c4df648e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2416.023 ; gain = 71.992 ; free physical = 796 ; free virtual = 7045

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 870
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.247 | TNS=-87.476| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 166fbeb39

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2416.023 ; gain = 71.992 ; free physical = 795 ; free virtual = 7044
Phase 4 Rip-up And Reroute | Checksum: 166fbeb39

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2416.023 ; gain = 71.992 ; free physical = 795 ; free virtual = 7044

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1068fd803

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2416.023 ; gain = 71.992 ; free physical = 795 ; free virtual = 7044
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.132 | TNS=-75.767| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11d5c8d8a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.023 ; gain = 75.992 ; free physical = 791 ; free virtual = 7040

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11d5c8d8a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.023 ; gain = 75.992 ; free physical = 791 ; free virtual = 7040
Phase 5 Delay and Skew Optimization | Checksum: 11d5c8d8a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.023 ; gain = 75.992 ; free physical = 791 ; free virtual = 7040

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1446aa31f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.023 ; gain = 75.992 ; free physical = 790 ; free virtual = 7039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.128 | TNS=-71.632| WHS=0.178  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1446aa31f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.023 ; gain = 75.992 ; free physical = 790 ; free virtual = 7039
Phase 6 Post Hold Fix | Checksum: 1446aa31f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.023 ; gain = 75.992 ; free physical = 790 ; free virtual = 7039

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.952562 %
  Global Horizontal Routing Utilization  = 1.28309 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bfe6105f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2420.023 ; gain = 75.992 ; free physical = 790 ; free virtual = 7039

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bfe6105f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2422.023 ; gain = 77.992 ; free physical = 790 ; free virtual = 7039

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 219deed2f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2422.023 ; gain = 77.992 ; free physical = 790 ; free virtual = 7039

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.128 | TNS=-71.632| WHS=0.178  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 219deed2f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2422.023 ; gain = 77.992 ; free physical = 790 ; free virtual = 7039
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2422.023 ; gain = 77.992 ; free physical = 808 ; free virtual = 7057

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:41 . Memory (MB): peak = 2422.023 ; gain = 77.992 ; free physical = 808 ; free virtual = 7058
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.023 ; gain = 0.000 ; free physical = 808 ; free virtual = 7058
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.023 ; gain = 0.000 ; free physical = 807 ; free virtual = 7056
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2422.023 ; gain = 0.000 ; free physical = 808 ; free virtual = 7057
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/impl_1/Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net PWM/Writer/clock_counter0_inferred__0/i__n_0 is a gated clock net sourced by a combinational pin PWM/Writer/clock_counter0_inferred__0/i_/O, cell PWM/Writer/clock_counter0_inferred__0/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun  8 18:14:55 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:01:51 . Memory (MB): peak = 2771.516 ; gain = 269.434 ; free physical = 778 ; free virtual = 7028
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 18:14:56 2019...
