Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 18 15:46:50 2023
| Host         : DESKTOP-JDRKQ1R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/Brian/AppData/Roaming/Xilinx/Vivado/timming_summary.rpt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.293        0.000                      0                  433        0.137        0.000                      0                  433        5.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.293        0.000                      0                  336        0.137        0.000                      0                  336        5.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 8.928        0.000                      0                   97        1.972        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 8.944ns (75.518%)  route 2.899ns (24.482%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  mac_part_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    mac_part_reg[23]_i_7_n_0
                                                                      r  mac_part_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  mac_part_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    mac_part_reg[27]_i_7_n_4
                                                                      r  mac_part[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  mac_part[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    mac_part[27]_i_3_n_0
                                                                      r  mac_part_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  mac_part_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    mac_part_reg[27]_i_2_n_0
                                                                      r  mac_part_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.926 r  mac_part_reg[31]_i_5/O[3]
                         net (fo=1, unplaced)         0.618    13.544    in12[31]
                                                                      r  mac_part[31]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.299    13.843 r  mac_part[31]_i_2/O
                         net (fo=1, unplaced)         0.000    13.843    mac_part[31]_i_2_n_0
                         FDCE                                         r  mac_part_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[31]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[31]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.726ns  (logic 8.827ns (75.274%)  route 2.899ns (24.726%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  mac_part_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    mac_part_reg[23]_i_7_n_4
                                                                      r  mac_part[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  mac_part[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    mac_part[23]_i_3_n_0
                                                                      r  mac_part_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  mac_part_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    mac_part_reg[23]_i_2_n_0
                                                                      r  mac_part_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.809 r  mac_part_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.427    in12[27]
                                                                      r  mac_part[27]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.299    13.726 r  mac_part[27]_i_1/O
                         net (fo=1, unplaced)         0.000    13.726    mac_part[27]_i_1_n_0
                         FDCE                                         r  mac_part_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[27]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[27]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.596ns  (logic 8.863ns (76.428%)  route 2.733ns (23.572%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  mac_part_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    mac_part_reg[23]_i_7_n_0
                                                                      r  mac_part_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  mac_part_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    mac_part_reg[27]_i_7_n_4
                                                                      r  mac_part[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  mac_part[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    mac_part[27]_i_3_n_0
                                                                      r  mac_part_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  mac_part_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    mac_part_reg[27]_i_2_n_0
                                                                      r  mac_part_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.851 r  mac_part_reg[31]_i_5/O[2]
                         net (fo=1, unplaced)         0.452    13.303    in12[30]
                                                                      r  mac_part[30]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.293    13.596 r  mac_part[30]_i_1/O
                         net (fo=1, unplaced)         0.000    13.596    mac_part[30]_i_1_n_0
                         FDCE                                         r  mac_part_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[30]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[30]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  mac_part_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    mac_part_reg[23]_i_7_n_0
                                                                      r  mac_part_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  mac_part_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    mac_part_reg[27]_i_7_n_4
                                                                      r  mac_part[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  mac_part[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    mac_part[27]_i_3_n_0
                                                                      r  mac_part_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  mac_part_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    mac_part_reg[27]_i_2_n_0
                                                                      r  mac_part_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.932 r  mac_part_reg[31]_i_5/O[1]
                         net (fo=1, unplaced)         0.312    13.244    in12[29]
                                                                      r  mac_part[29]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.306    13.550 r  mac_part[29]_i_1/O
                         net (fo=1, unplaced)         0.000    13.550    mac_part[29]_i_1_n_0
                         FDCE                                         r  mac_part_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[29]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[29]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.496ns  (logic 8.606ns (74.857%)  route 2.890ns (25.143%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  mac_part_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.565    mac_part_reg[19]_i_7_n_4
                                                                      r  mac_part[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.872 r  mac_part[19]_i_3/O
                         net (fo=1, unplaced)         0.000    11.872    mac_part[19]_i_3_n_0
                                                                      r  mac_part_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.248 r  mac_part_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.248    mac_part_reg[19]_i_2_n_0
                                                                      r  mac_part_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.579 r  mac_part_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.197    in12[23]
                                                                      r  mac_part[23]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.299    13.496 r  mac_part[23]_i_1/O
                         net (fo=1, unplaced)         0.000    13.496    mac_part[23]_i_1_n_0
                         FDCE                                         r  mac_part_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[23]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[23]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.496    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 8.746ns (76.188%)  route 2.733ns (23.812%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  mac_part_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    mac_part_reg[23]_i_7_n_4
                                                                      r  mac_part[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  mac_part[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    mac_part[23]_i_3_n_0
                                                                      r  mac_part_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  mac_part_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    mac_part_reg[23]_i_2_n_0
                                                                      r  mac_part_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.734 r  mac_part_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.186    in12[26]
                                                                      r  mac_part[26]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.293    13.479 r  mac_part[26]_i_1/O
                         net (fo=1, unplaced)         0.000    13.479    mac_part[26]_i_1_n_0
                         FDCE                                         r  mac_part_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[26]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[26]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  mac_part_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    mac_part_reg[23]_i_7_n_4
                                                                      r  mac_part[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  mac_part[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    mac_part[23]_i_3_n_0
                                                                      r  mac_part_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  mac_part_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    mac_part_reg[23]_i_2_n_0
                                                                      r  mac_part_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.815 r  mac_part_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    13.127    in12[25]
                                                                      r  mac_part[25]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.306    13.433 r  mac_part[25]_i_1/O
                         net (fo=1, unplaced)         0.000    13.433    mac_part[25]_i_1_n_0
                         FDCE                                         r  mac_part_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[25]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[25]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 8.841ns (77.325%)  route 2.592ns (22.675%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  mac_part_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    mac_part_reg[23]_i_7_n_0
                                                                      r  mac_part_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  mac_part_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    mac_part_reg[27]_i_7_n_4
                                                                      r  mac_part[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  mac_part[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    mac_part[27]_i_3_n_0
                                                                      r  mac_part_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  mac_part_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    mac_part_reg[27]_i_2_n_0
                                                                      r  mac_part_reg[31]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.827 r  mac_part_reg[31]_i_5/O[0]
                         net (fo=1, unplaced)         0.311    13.138    in12[28]
                                                                      r  mac_part[28]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295    13.433 r  mac_part[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.433    mac_part[28]_i_1_n_0
                         FDCE                                         r  mac_part_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[28]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[28]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 8.724ns (77.091%)  route 2.592ns (22.909%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  mac_part_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    mac_part_reg[19]_i_7_n_0
                                                                      r  mac_part_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  mac_part_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    mac_part_reg[23]_i_7_n_4
                                                                      r  mac_part[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  mac_part[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    mac_part[23]_i_3_n_0
                                                                      r  mac_part_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  mac_part_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    mac_part_reg[23]_i_2_n_0
                                                                      r  mac_part_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.710 r  mac_part_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    13.021    in12[24]
                                                                      r  mac_part[24]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295    13.316 r  mac_part[24]_i_1/O
                         net (fo=1, unplaced)         0.000    13.316    mac_part[24]_i_1_n_0
                         FDCE                                         r  mac_part_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[24]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[24]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 tap_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mac_part_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 8.533ns (75.798%)  route 2.724ns (24.202%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     3.771    tap_Do_IBUF[16]
                                                                      r  y0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  y0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    y0__0_n_106
                                                                      r  y0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  y0__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    y0__1_n_105
                                                                      r  mac_part[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  mac_part[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    mac_part[19]_i_10_n_0
                                                                      r  mac_part_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  mac_part_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.565    mac_part_reg[19]_i_7_n_4
                                                                      r  mac_part[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.872 r  mac_part[19]_i_3/O
                         net (fo=1, unplaced)         0.000    11.872    mac_part[19]_i_3_n_0
                                                                      r  mac_part_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.248 r  mac_part_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.248    mac_part_reg[19]_i_2_n_0
                                                                      r  mac_part_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.504 r  mac_part_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.956    in12[22]
                                                                      r  mac_part[22]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301    13.257 r  mac_part[22]_i_1/O
                         net (fo=1, unplaced)         0.000    13.257    mac_part[22]_i_1_n_0
                         FDCE                                         r  mac_part_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mac_part_reg[22]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Setup_fdce_C_D)        0.044    14.136    mac_part_reg[22]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ap_done_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_done_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_done_r_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ap_done
                                                                      r  ap_done_r_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.058 r  ap_done_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    ap_done_r_i_1_n_0
                         FDCE                                         r  ap_done_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ap_done_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ap_idle_r_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_idle_r_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ap_idle_r_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ap_idle
                                                                      r  ap_idle_r_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.058 r  ap_idle_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    ap_idle_r_i_1_n_0
                         FDPE                                         r  ap_idle_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ap_idle_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tap_ptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_ptr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_ptr_reg[6]/Q
                         net (fo=5, unplaced)         0.143     0.967    tap_ptr_reg_n_0_[6]
                                                                      r  tap_ptr[6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  tap_ptr[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    tap_ptr[6]_i_1_n_0
                         FDCE                                         r  tap_ptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 data_new_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_new_reg[5]/Q
                         net (fo=7, unplaced)         0.146     0.970    data_new_reg_n_0_[5]
                                                                      r  data_new[6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  data_new[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    data_new[6]_i_1_n_0
                         FDCE                                         r  data_new_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_new_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tap_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_ptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_ptr_reg[4]/Q
                         net (fo=7, unplaced)         0.146     0.970    tap_ptr_reg_n_0_[4]
                                                                      r  tap_ptr[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  tap_ptr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    tap_ptr[4]_i_1_n_0
                         FDCE                                         r  tap_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 weird_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            weird_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  weird_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  weird_reg/Q
                         net (fo=8, unplaced)         0.147     0.972    rvalid_OBUF
                                                                      r  weird_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  weird_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    weird_i_1_n_0
                         FDCE                                         r  weird_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  weird_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    weird_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tap_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_ptr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_ptr_reg[5]/Q
                         net (fo=6, unplaced)         0.145     0.969    tap_ptr_reg_n_0_[5]
                                                                      r  tap_ptr[5]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.070 r  tap_ptr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    tap_ptr[5]_i_1_n_0
                         FDCE                                         r  tap_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tap_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  tap_ptr_reg[2]/Q
                         net (fo=9, unplaced)         0.148     0.973    tap_ptr_reg_n_0_[2]
                                                                      f  tap_ptr[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.071 r  tap_ptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    tap_ptr[2]_i_1_n_0
                         FDCE                                         r  tap_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ptr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tap_ro_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_ro_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ro_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_ro_reg/Q
                         net (fo=10, unplaced)        0.149     0.974    tap_ro_reg_n_0
                                                                      r  tap_ro_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.072 r  tap_ro_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    tap_ro_i_1_n_0
                         FDCE                                         r  tap_ro_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_ro_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_ro_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 data_new_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.567%)  route 0.148ns (37.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_new_reg[4]/Q
                         net (fo=9, unplaced)         0.148     0.973    data_new_reg_n_0_[4]
                                                                      r  data_new[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.074 r  data_new[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    data_new[4]_i_1_n_0
                         FDCE                                         r  data_new_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_new_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               ap_done_r_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         12.000      11.000               ap_idle_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               ap_start_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               arready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               awready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               data_new_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               data_new_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               data_new_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               data_new_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_done_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_done_r_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_r_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                arready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                arready_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                awready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                awready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_done_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_done_r_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_r_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                arready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                arready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                awready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                awready_r_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.972ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_idle_r_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDPE                                         f  ap_idle_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_r_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    13.698    ap_idle_r_reg
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_done_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  ap_done_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_r_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    ap_done_r_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_start_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  ap_start_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_r_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    ap_start_r_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            arready_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  arready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    arready_r_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready_r_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  awready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_r_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    awready_r_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[2]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    data_new_reg[2]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[3]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    data_new_reg[3]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[4]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[4]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    data_new_reg[4]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[5]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[5]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    data_new_reg[5]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[6]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.096ns (39.549%)  route 1.675ns (60.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.875     4.770    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[6]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    data_new_reg[6]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  8.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_done_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  ap_done_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    ap_done_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_start_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  ap_start_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    ap_start_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            arready_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  arready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    arready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready_r_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  awready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_r_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_new_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_new_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[4]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[4]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_new_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[5]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[5]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_new_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[6]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[6]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_new_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_new_reg[7]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.245ns (25.800%)  route 0.706ns (74.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  state[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  state[2]_i_2/O
                         net (fo=97, unplaced)        0.369     2.951    state[2]_i_2_n_0
                         FDCE                                         f  data_new_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=97, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_new_reg[7]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_new_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.972    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[16]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[18]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[20]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[20]
                                                                      r  rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[20]
                                                                      r  rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[22]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[22]
                                                                      r  rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[22]
                                                                      r  rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[24]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[24]
                                                                      r  rdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[24]
                                                                      r  rdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[26]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[26]
                                                                      r  rdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[26]
                                                                      r  rdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.978ns (60.407%)  route 2.607ns (39.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     2.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.800     3.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.368    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=58, unplaced)        0.535     5.027    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[28]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.151 r  rdata_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.951    rdata_OBUF[28]
                                                                      r  rdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.586 r  rdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.586    rdata[28]
                                                                      r  rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.337     2.538    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     2.581 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     2.918    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.069 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.069    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.337     2.538    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     2.581 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     2.918    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.069 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.069    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.337     2.538    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     2.581 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     2.918    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.069 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.069    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.337     2.538    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     2.581 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.337     2.918    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.069 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.069    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     2.583 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    ss_tdata_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     2.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     2.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     2.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     2.583 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.071    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     2.538    ss_tdata_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     2.583 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.071    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





