\hypertarget{struct_u_a_r_t___type}{}\section{U\+A\+R\+T\+\_\+\+Type Struct Reference}
\label{struct_u_a_r_t___type}\index{UART\_Type@{UART\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_af1f73251625b304407339862ce318059}{B\+DH}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_aca4463c928e7f65eaa324dd97fb6abae}{B\+DL}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_ad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_ac4e320927bd72445c49414603b05f792}{S1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_aafdaf251d5cfeb18803536542a880459}{S2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a6533a725e5ee4892879f0b6d9dd6675a}{C3}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a6c0edcafd91c3baa698617799de6ec35}{D}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a87caead6e07d105afdea1716b3f1f152}{M\+A1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a09350a7ee6276cea8738dc77ad2049e3}{M\+A2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_adb3f29cb83f573e65eb091a7a79e2e43}{C4}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a5c3e6553034f7993105ebde9d573236b}{C5}}
\item 
\mbox{\Hypertarget{struct_u_a_r_t___type_af18bafaac3b2ce682652a0ce35d863c5}\label{struct_u_a_r_t___type_af18bafaac3b2ce682652a0ce35d863c5}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_acdab11c41c499a94d80bd2d347ec97cb}{C7816}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_ae76758451e5a49d5a7ecc5107aa6aaec}{I\+E7816}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a53d4127ba86dcb65e9c60a5900fb5376}{I\+S7816}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_aa3f72d440c6487b4770a64743fe1ab15}{W\+P7816}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_ac7724a1254eff9850cc2c043fa2d0534}{W\+N7816}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a83913e1e59cc5b6a9f2906fab663be39}{W\+F7816}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_aa2febdf8acc41a1c2092f4448fcd4211}{E\+T7816}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a7215388cabf525598a5fc937eb20ed31}{T\+L7816}}
\item 
\mbox{\Hypertarget{struct_u_a_r_t___type_a7a00c01fc29dbd2cc4b0b8af93267312}\label{struct_u_a_r_t___type_a7a00c01fc29dbd2cc4b0b8af93267312}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}26\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_aee34a4f9eb528d93f0cc7502501fb907}{A\+P7816\+A\+\_\+\+T0}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_ae77f8de9862af2873d5d822ef5229f0a}{A\+P7816\+B\+\_\+\+T0}}
\item 
\mbox{\Hypertarget{struct_u_a_r_t___type_a335a6abd5be876652f633e609808765d}\label{struct_u_a_r_t___type_a335a6abd5be876652f633e609808765d}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_ac1a0e1a00eb516d6cbac701a5704124f}{WP7816A\_T0}}\\
\>\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_a4ba4b47de6e555a63f00e1942c6a2d51}{WP7816B\_T0}}\\
\>\} {\bfseries TYPE0}\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_ac856f6590921b79caebef629c5704c4e}{WP7816A\_T1}}\\
\>\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_u_a_r_t___type_a7e4f8b6d8a9eaabc87f8cd58a42c405c}{WP7816B\_T1}}\\
\>\} {\bfseries TYPE1}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a603f8619b1df91f8997fe58a2e54cf25}{W\+G\+P7816\+\_\+\+T1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_aeff609af3ee2afab66a1519100036439}{W\+P7816\+C\+\_\+\+T1}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+A\+RT -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_u_a_r_t___type_aee34a4f9eb528d93f0cc7502501fb907}\label{struct_u_a_r_t___type_aee34a4f9eb528d93f0cc7502501fb907}} 
\index{UART\_Type@{UART\_Type}!AP7816A\_T0@{AP7816A\_T0}}
\index{AP7816A\_T0@{AP7816A\_T0}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{AP7816A\_T0}{AP7816A\_T0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A\+P7816\+A\+\_\+\+T0}

U\+A\+RT 7816 A\+TR Duration Timer Register A, offset\+: 0x3A \mbox{\Hypertarget{struct_u_a_r_t___type_ae77f8de9862af2873d5d822ef5229f0a}\label{struct_u_a_r_t___type_ae77f8de9862af2873d5d822ef5229f0a}} 
\index{UART\_Type@{UART\_Type}!AP7816B\_T0@{AP7816B\_T0}}
\index{AP7816B\_T0@{AP7816B\_T0}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{AP7816B\_T0}{AP7816B\_T0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A\+P7816\+B\+\_\+\+T0}

U\+A\+RT 7816 A\+TR Duration Timer Register B, offset\+: 0x3B \mbox{\Hypertarget{struct_u_a_r_t___type_af1f73251625b304407339862ce318059}\label{struct_u_a_r_t___type_af1f73251625b304407339862ce318059}} 
\index{UART\_Type@{UART\_Type}!BDH@{BDH}}
\index{BDH@{BDH}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{BDH}{BDH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t B\+DH}

U\+A\+RT Baud Rate Registers\+: High, offset\+: 0x0 \mbox{\Hypertarget{struct_u_a_r_t___type_aca4463c928e7f65eaa324dd97fb6abae}\label{struct_u_a_r_t___type_aca4463c928e7f65eaa324dd97fb6abae}} 
\index{UART\_Type@{UART\_Type}!BDL@{BDL}}
\index{BDL@{BDL}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{BDL}{BDL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t B\+DL}

U\+A\+RT Baud Rate Registers\+: Low, offset\+: 0x1 \mbox{\Hypertarget{struct_u_a_r_t___type_ad54aa92be9fc988e74d55d2d3daae8ad}\label{struct_u_a_r_t___type_ad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{UART\_Type@{UART\_Type}!C1@{C1}}
\index{C1@{C1}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

U\+A\+RT Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{struct_u_a_r_t___type_a4f920936a8fc32483b3ebd9b0674b450}\label{struct_u_a_r_t___type_a4f920936a8fc32483b3ebd9b0674b450}} 
\index{UART\_Type@{UART\_Type}!C2@{C2}}
\index{C2@{C2}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

U\+A\+RT Control Register 2, offset\+: 0x3 \mbox{\Hypertarget{struct_u_a_r_t___type_a6533a725e5ee4892879f0b6d9dd6675a}\label{struct_u_a_r_t___type_a6533a725e5ee4892879f0b6d9dd6675a}} 
\index{UART\_Type@{UART\_Type}!C3@{C3}}
\index{C3@{C3}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{C3}{C3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C3}

U\+A\+RT Control Register 3, offset\+: 0x6 \mbox{\Hypertarget{struct_u_a_r_t___type_adb3f29cb83f573e65eb091a7a79e2e43}\label{struct_u_a_r_t___type_adb3f29cb83f573e65eb091a7a79e2e43}} 
\index{UART\_Type@{UART\_Type}!C4@{C4}}
\index{C4@{C4}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{C4}{C4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C4}

U\+A\+RT Control Register 4, offset\+: 0xA \mbox{\Hypertarget{struct_u_a_r_t___type_a5c3e6553034f7993105ebde9d573236b}\label{struct_u_a_r_t___type_a5c3e6553034f7993105ebde9d573236b}} 
\index{UART\_Type@{UART\_Type}!C5@{C5}}
\index{C5@{C5}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{C5}{C5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C5}

U\+A\+RT Control Register 5, offset\+: 0xB \mbox{\Hypertarget{struct_u_a_r_t___type_acdab11c41c499a94d80bd2d347ec97cb}\label{struct_u_a_r_t___type_acdab11c41c499a94d80bd2d347ec97cb}} 
\index{UART\_Type@{UART\_Type}!C7816@{C7816}}
\index{C7816@{C7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{C7816}{C7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C7816}

U\+A\+RT 7816 Control Register, offset\+: 0x18 \mbox{\Hypertarget{struct_u_a_r_t___type_a6c0edcafd91c3baa698617799de6ec35}\label{struct_u_a_r_t___type_a6c0edcafd91c3baa698617799de6ec35}} 
\index{UART\_Type@{UART\_Type}!D@{D}}
\index{D@{D}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{D}{D}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D}

U\+A\+RT Data Register, offset\+: 0x7 \mbox{\Hypertarget{struct_u_a_r_t___type_aa2febdf8acc41a1c2092f4448fcd4211}\label{struct_u_a_r_t___type_aa2febdf8acc41a1c2092f4448fcd4211}} 
\index{UART\_Type@{UART\_Type}!ET7816@{ET7816}}
\index{ET7816@{ET7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{ET7816}{ET7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t E\+T7816}

U\+A\+RT 7816 Error Threshold Register, offset\+: 0x1E \mbox{\Hypertarget{struct_u_a_r_t___type_ae76758451e5a49d5a7ecc5107aa6aaec}\label{struct_u_a_r_t___type_ae76758451e5a49d5a7ecc5107aa6aaec}} 
\index{UART\_Type@{UART\_Type}!IE7816@{IE7816}}
\index{IE7816@{IE7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{IE7816}{IE7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t I\+E7816}

U\+A\+RT 7816 Interrupt Enable Register, offset\+: 0x19 \mbox{\Hypertarget{struct_u_a_r_t___type_a53d4127ba86dcb65e9c60a5900fb5376}\label{struct_u_a_r_t___type_a53d4127ba86dcb65e9c60a5900fb5376}} 
\index{UART\_Type@{UART\_Type}!IS7816@{IS7816}}
\index{IS7816@{IS7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{IS7816}{IS7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t I\+S7816}

U\+A\+RT 7816 Interrupt Status Register, offset\+: 0x1A \mbox{\Hypertarget{struct_u_a_r_t___type_a87caead6e07d105afdea1716b3f1f152}\label{struct_u_a_r_t___type_a87caead6e07d105afdea1716b3f1f152}} 
\index{UART\_Type@{UART\_Type}!MA1@{MA1}}
\index{MA1@{MA1}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{MA1}{MA1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+A1}

U\+A\+RT Match Address Registers 1, offset\+: 0x8 \mbox{\Hypertarget{struct_u_a_r_t___type_a09350a7ee6276cea8738dc77ad2049e3}\label{struct_u_a_r_t___type_a09350a7ee6276cea8738dc77ad2049e3}} 
\index{UART\_Type@{UART\_Type}!MA2@{MA2}}
\index{MA2@{MA2}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{MA2}{MA2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+A2}

U\+A\+RT Match Address Registers 2, offset\+: 0x9 \mbox{\Hypertarget{struct_u_a_r_t___type_ac4e320927bd72445c49414603b05f792}\label{struct_u_a_r_t___type_ac4e320927bd72445c49414603b05f792}} 
\index{UART\_Type@{UART\_Type}!S1@{S1}}
\index{S1@{S1}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{S1}{S1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S1}

U\+A\+RT Status Register 1, offset\+: 0x4 \mbox{\Hypertarget{struct_u_a_r_t___type_aafdaf251d5cfeb18803536542a880459}\label{struct_u_a_r_t___type_aafdaf251d5cfeb18803536542a880459}} 
\index{UART\_Type@{UART\_Type}!S2@{S2}}
\index{S2@{S2}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{S2}{S2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S2}

U\+A\+RT Status Register 2, offset\+: 0x5 \mbox{\Hypertarget{struct_u_a_r_t___type_a7215388cabf525598a5fc937eb20ed31}\label{struct_u_a_r_t___type_a7215388cabf525598a5fc937eb20ed31}} 
\index{UART\_Type@{UART\_Type}!TL7816@{TL7816}}
\index{TL7816@{TL7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{TL7816}{TL7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t T\+L7816}

U\+A\+RT 7816 Transmit Length Register, offset\+: 0x1F \mbox{\Hypertarget{struct_u_a_r_t___type_a83913e1e59cc5b6a9f2906fab663be39}\label{struct_u_a_r_t___type_a83913e1e59cc5b6a9f2906fab663be39}} 
\index{UART\_Type@{UART\_Type}!WF7816@{WF7816}}
\index{WF7816@{WF7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WF7816}{WF7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+F7816}

U\+A\+RT 7816 Wait FD Register, offset\+: 0x1D \mbox{\Hypertarget{struct_u_a_r_t___type_a603f8619b1df91f8997fe58a2e54cf25}\label{struct_u_a_r_t___type_a603f8619b1df91f8997fe58a2e54cf25}} 
\index{UART\_Type@{UART\_Type}!WGP7816\_T1@{WGP7816\_T1}}
\index{WGP7816\_T1@{WGP7816\_T1}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WGP7816\_T1}{WGP7816\_T1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+G\+P7816\+\_\+\+T1}

U\+A\+RT 7816 Wait and Guard Parameter Register, offset\+: 0x3E \mbox{\Hypertarget{struct_u_a_r_t___type_ac7724a1254eff9850cc2c043fa2d0534}\label{struct_u_a_r_t___type_ac7724a1254eff9850cc2c043fa2d0534}} 
\index{UART\_Type@{UART\_Type}!WN7816@{WN7816}}
\index{WN7816@{WN7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WN7816}{WN7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+N7816}

U\+A\+RT 7816 Wait N Register, offset\+: 0x1C \mbox{\Hypertarget{struct_u_a_r_t___type_aa3f72d440c6487b4770a64743fe1ab15}\label{struct_u_a_r_t___type_aa3f72d440c6487b4770a64743fe1ab15}} 
\index{UART\_Type@{UART\_Type}!WP7816@{WP7816}}
\index{WP7816@{WP7816}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WP7816}{WP7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816}

U\+A\+RT 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{struct_u_a_r_t___type_ac1a0e1a00eb516d6cbac701a5704124f}\label{struct_u_a_r_t___type_ac1a0e1a00eb516d6cbac701a5704124f}} 
\index{UART\_Type@{UART\_Type}!WP7816A\_T0@{WP7816A\_T0}}
\index{WP7816A\_T0@{WP7816A\_T0}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WP7816A\_T0}{WP7816A\_T0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+A\+\_\+\+T0}

U\+A\+RT 7816 Wait Parameter Register A, offset\+: 0x3C \mbox{\Hypertarget{struct_u_a_r_t___type_ac856f6590921b79caebef629c5704c4e}\label{struct_u_a_r_t___type_ac856f6590921b79caebef629c5704c4e}} 
\index{UART\_Type@{UART\_Type}!WP7816A\_T1@{WP7816A\_T1}}
\index{WP7816A\_T1@{WP7816A\_T1}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WP7816A\_T1}{WP7816A\_T1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+A\+\_\+\+T1}

U\+A\+RT 7816 Wait Parameter Register A, offset\+: 0x3C \mbox{\Hypertarget{struct_u_a_r_t___type_a4ba4b47de6e555a63f00e1942c6a2d51}\label{struct_u_a_r_t___type_a4ba4b47de6e555a63f00e1942c6a2d51}} 
\index{UART\_Type@{UART\_Type}!WP7816B\_T0@{WP7816B\_T0}}
\index{WP7816B\_T0@{WP7816B\_T0}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WP7816B\_T0}{WP7816B\_T0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+B\+\_\+\+T0}

U\+A\+RT 7816 Wait Parameter Register B, offset\+: 0x3D \mbox{\Hypertarget{struct_u_a_r_t___type_a7e4f8b6d8a9eaabc87f8cd58a42c405c}\label{struct_u_a_r_t___type_a7e4f8b6d8a9eaabc87f8cd58a42c405c}} 
\index{UART\_Type@{UART\_Type}!WP7816B\_T1@{WP7816B\_T1}}
\index{WP7816B\_T1@{WP7816B\_T1}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WP7816B\_T1}{WP7816B\_T1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+B\+\_\+\+T1}

U\+A\+RT 7816 Wait Parameter Register B, offset\+: 0x3D \mbox{\Hypertarget{struct_u_a_r_t___type_aeff609af3ee2afab66a1519100036439}\label{struct_u_a_r_t___type_aeff609af3ee2afab66a1519100036439}} 
\index{UART\_Type@{UART\_Type}!WP7816C\_T1@{WP7816C\_T1}}
\index{WP7816C\_T1@{WP7816C\_T1}!UART\_Type@{UART\_Type}}
\subsubsection{\texorpdfstring{WP7816C\_T1}{WP7816C\_T1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+C\+\_\+\+T1}

U\+A\+RT 7816 Wait Parameter Register C, offset\+: 0x3F 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
