module top_module( 
    input [99:0] in,
    output [99:0] out
//这里其实要改一下output reg [99:0] out
);
    always @(*) begin
        for(int i = 0; i < 100; i++) begin
            out[i] = in[99-i];
        end
    end
/*参考答案的一个特殊点$bits(out)
always @(*) begin
		for (int i=0;i<$bits(out);i++)		// $bits() is a system function that returns the width of a signal.
			out[i] = in[$bits(out)-i-1];	// $bits(out) is 100 because out is 100 bits wide.
	end
*/

endmodule
