{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592055832047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592055832048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 15:43:51 2020 " "Processing started: Sat Jun 13 15:43:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592055832048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055832048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa " "Command: quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055832048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592055833801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592055833802 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "disenyo_qsys.qsys " "Elaborating Platform Designer system entity \"disenyo_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055844436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:10 Progress: Loading disenyo_qsys/disenyo_qsys.qsys " "2020.06.13.15:44:10 Progress: Loading disenyo_qsys/disenyo_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055850461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:11 Progress: Reading input file " "2020.06.13.15:44:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055851132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:11 Progress: Adding clk_0 \[clock_source 19.1\] " "2020.06.13.15:44:11 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055851373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Parameterizing module clk_0 " "2020.06.13.15:44:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Adding ensamblado_procesador_0 \[ensamblado_procesador 1.0\] " "2020.06.13.15:44:12 Progress: Adding ensamblado_procesador_0 \[ensamblado_procesador 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Parameterizing module ensamblado_procesador_0 " "2020.06.13.15:44:12 Progress: Parameterizing module ensamblado_procesador_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\] " "2020.06.13.15:44:12 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Parameterizing module master_0 " "2020.06.13.15:44:12 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Adding mm_reloj_0 \[mm_reloj 1.0\] " "2020.06.13.15:44:12 Progress: Adding mm_reloj_0 \[mm_reloj 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Parameterizing module mm_reloj_0 " "2020.06.13.15:44:12 Progress: Parameterizing module mm_reloj_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:12 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 19.1\] " "2020.06.13.15:44:12 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055852993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module new_sdram_controller_0 " "2020.06.13.15:44:13 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Adding ps2_0 \[altera_up_avalon_ps2 18.0\] " "2020.06.13.15:44:13 Progress: Adding ps2_0 \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module ps2_0 " "2020.06.13.15:44:13 Progress: Parameterizing module ps2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\] " "2020.06.13.15:44:13 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module sram_0 " "2020.06.13.15:44:13 Progress: Parameterizing module sram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.06.13.15:44:13 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module sys_sdram_pll_0 " "2020.06.13.15:44:13 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Adding video_dma_controller_0 \[altera_up_avalon_video_dma_controller 18.0\] " "2020.06.13.15:44:13 Progress: Adding video_dma_controller_0 \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module video_dma_controller_0 " "2020.06.13.15:44:13 Progress: Parameterizing module video_dma_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2020.06.13.15:44:13 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module video_dual_clock_buffer_0 " "2020.06.13.15:44:13 Progress: Parameterizing module video_dual_clock_buffer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2020.06.13.15:44:13 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module video_pll_0 " "2020.06.13.15:44:13 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2020.06.13.15:44:13 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing module video_vga_controller_0 " "2020.06.13.15:44:13 Progress: Parameterizing module video_vga_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Building connections " "2020.06.13.15:44:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Parameterizing connections " "2020.06.13.15:44:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:13 Progress: Validating " "2020.06.13.15:44:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055853743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.13.15:44:15 Progress: Done reading input file " "2020.06.13.15:44:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055855010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055855345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0 " "Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055855345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Disenyo_qsys.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055855345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys: Generating disenyo_qsys \"disenyo_qsys\" for QUARTUS_SYNTH " "Disenyo_qsys: Generating disenyo_qsys \"disenyo_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055856725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ensamblado_procesador_0: \"disenyo_qsys\" instantiated ensamblado_procesador \"ensamblado_procesador_0\" " "Ensamblado_procesador_0: \"disenyo_qsys\" instantiated ensamblado_procesador \"ensamblado_procesador_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055860892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"disenyo_qsys\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"disenyo_qsys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_reloj_0: \"disenyo_qsys\" instantiated mm_reloj \"mm_reloj_0\" " "Mm_reloj_0: \"disenyo_qsys\" instantiated mm_reloj \"mm_reloj_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8426_1075263865757001494.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8426_1075263865757001494.dir/0004_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8426_1075263865757001494.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8426_1075263865757001494.dir/0004_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"disenyo_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"disenyo_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ps2_0: Starting Generation of PS2 Controller " "Ps2_0: Starting Generation of PS2 Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ps2_0: \"disenyo_qsys\" instantiated altera_up_avalon_ps2 \"ps2_0\" " "Ps2_0: \"disenyo_qsys\" instantiated altera_up_avalon_ps2 \"ps2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: Starting Generation of the SRAM Controller " "Sram_0: Starting Generation of the SRAM Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: \"disenyo_qsys\" instantiated altera_up_avalon_sram \"sram_0\" " "Sram_0: \"disenyo_qsys\" instantiated altera_up_avalon_sram \"sram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0: Starting Generation of Video DMA Controller " "Video_dma_controller_0: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dma_controller \"video_dma_controller_0\" " "Video_dma_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dma_controller \"video_dma_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer " "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055861998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\" " "Video_dual_clock_buffer_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055862117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055862148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: Starting Generation of VGA Controller " "Video_vga_controller_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055862149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\" " "Video_vga_controller_0: \"disenyo_qsys\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055862296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055862878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055862929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"disenyo_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"disenyo_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"disenyo_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"disenyo_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"disenyo_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"disenyo_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0_avalon_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"video_dma_controller_0_avalon_dma_master_translator\" " "Video_dma_controller_0_avalon_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"video_dma_controller_0_avalon_dma_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sram_0_avalon_sram_slave_translator\" " "Sram_0_avalon_sram_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sram_0_avalon_sram_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dma_controller_0_avalon_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"video_dma_controller_0_avalon_dma_master_agent\" " "Video_dma_controller_0_avalon_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"video_dma_controller_0_avalon_dma_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sram_0_avalon_sram_slave_agent\" " "Sram_0_avalon_sram_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sram_0_avalon_sram_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ensamblado_procesador_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ensamblado_procesador_0_avalon_master_limiter\" " "Ensamblado_procesador_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ensamblado_procesador_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\" " "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055863998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_0_avalon_sram_slave_rsp_width_adapter\" " "Sram_0_avalon_sram_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_0_avalon_sram_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_stage: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"pipeline_stage\" " "Pipeline_stage: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"pipeline_stage\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys: Done \"disenyo_qsys\" with 49 modules, 123 files " "Disenyo_qsys: Done \"disenyo_qsys\" with 49 modules, 123 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055864143 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "disenyo_qsys.qsys " "Finished elaborating Platform Designer system entity \"disenyo_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055865517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recolectorEventos-compor " "Found design unit 1: recolectorEventos-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866518 ""} { "Info" "ISGN_ENTITY_NAME" "1 recolectorEventos " "Found entity 1: recolectorEventos" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/recolectorEventos/recolectorEventos.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866518 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoExcep_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoExcep_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866523 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoCamino_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/COMPONENTES/decoCamino_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866527 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/componentes_decoSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/componentes_decoSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866531 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/decoSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/decoSYS/ensamblado_decoSYS/decoSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866533 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/automata_estado_SYS/automata_estado_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/automata_estado_SYS/automata_estado_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_SYS-compor " "Found design unit 1: control_SYS-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866536 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_SYS " "Found entity 1: control_SYS" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/control_SYS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_SYS " "Found design unit 1: componentes_control_SYS" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/control_SYS/componentes_control_SYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CSR-compor " "Found design unit 1: ALU_CSR-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CSR " "Found entity 1: ALU_CSR" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/COMPONENTES/ALU_CSR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866538 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/componentes_camino_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/componentes_camino_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/camino_SYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/COMPONENTES/camino_SYS/ensamblado_camino_SYS/camino_SYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR_procedimientos_pkg " "Found design unit 1: BR_CSR_procedimientos_pkg" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BR_CSR_procedimientos_pkg-body " "Found design unit 2: BR_CSR_procedimientos_pkg-body" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR_procedimientos.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR-compor " "Found design unit 1: BR_CSR-compor" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866544 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR_CSR " "Found entity 1: BR_CSR" {  } { { "../../ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/USYS/COMPONENTES/BR_CSR/BR_CSR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866544 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/ensambladoSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/ensambladoSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/componentesSYS.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/USYS/ensambladoUSYS/componentesSYS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuerza_bit_0-compor " "Found design unit 1: fuerza_bit_0-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866547 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuerza_bit_0 " "Found entity 1: fuerza_bit_0" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/fuerza_bit_0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-comportamiento " "Found design unit 1: FMTL-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866548 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTI-compor " "Found design unit 1: FMTI-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866549 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTI " "Found entity 1: FMTI" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTI.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-comportamiento " "Found design unit 1: FMTE-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866550 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/FMTE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866550 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/BR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-compor " "Found design unit 1: ALU-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866551 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/COMPONENTES/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUP-compor " "Found design unit 1: ensambladoUP-compor" {  } { { "../../ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866552 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUP " "Found entity 1: ensambladoUP" {  } { { "../../ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/ensambladoUP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUP " "Found design unit 1: componentesUP" {  } { { "../../ip/procesador/COMPONENTES/UP/componentesUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UP/componentesUP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoSec-comportamiento " "Found design unit 1: decoSec-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866553 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoSec " "Found entity 1: decoSec" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoSec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-compor " "Found design unit 1: decoopALU-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866554 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoopALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoMem-comportamiento " "Found design unit 1: decoMem-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866554 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoMem " "Found entity 1: decoMem" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoMem.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoFMT-compor " "Found design unit 1: decoFMT-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866555 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoFMT " "Found entity 1: decoFMT" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoFMT.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoExcep-comportamiento " "Found design unit 1: decoExcep-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866556 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoExcep " "Found entity 1: decoExcep" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decoExcep.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866558 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/COMPONENTES/decocamino.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_procedimientos_pkg " "Found design unit 1: decoder_procedimientos_pkg" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_procedimientos_pkg-body " "Found design unit 2: decoder_procedimientos_pkg-body" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder_procedimientos_pkg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-compor " "Found design unit 1: decoder-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866560 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoder " "Found design unit 1: componentes_decoder" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/DECODER/componentes_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado_procedimientos_pkg " "Found design unit 1: automata_estado_procedimientos_pkg" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 automata_estado_procedimientos_pkg-body " "Found design unit 2: automata_estado_procedimientos_pkg-body" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado_procedimientos_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado-compor " "Found design unit 1: automata_estado-compor" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866562 ""} { "Info" "ISGN_ENTITY_NAME" "1 automata_estado " "Found entity 1: automata_estado" {  } { { "../../ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/COMPONENTES/UC/COMPONENTES/automata_estado/automata_estado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/UC/ensambladoUC/ensambladoUC.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/UC/ensambladoUC/ensambladoUC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866563 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/COMPONENTES/UC/ensambladoUC/componentesUC.vhd " "Can't analyze file -- file ../../ip/procesador/COMPONENTES/UC/ensambladoUC/componentesUC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32pe-comportamiento " "Found design unit 1: reg32pe-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866565 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32pe " "Found entity 1: reg32pe" {  } { { "../../ip/procesador/componentes_elementales/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32pe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-comportamiento " "Found design unit 1: reg32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866565 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../../ip/procesador/componentes_elementales/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/reg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32-comportamiento " "Found design unit 1: mux4_32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866566 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32 " "Found entity 1: mux4_32" {  } { { "../../ip/procesador/componentes_elementales/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux4_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_32-comportamiento " "Found design unit 1: mux3_32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866566 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_32 " "Found entity 1: mux3_32" {  } { { "../../ip/procesador/componentes_elementales/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux3_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-comportamiento " "Found design unit 1: mux2_32-comportamiento" {  } { { "../../ip/procesador/componentes_elementales/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866567 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "../../ip/procesador/componentes_elementales/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/componentes_elementales/mux2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866567 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/componentes_elementales/mayorque.vhd " "Can't analyze file -- file ../../ip/procesador/componentes_elementales/mayorque.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866568 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/componentes_elementales/latch1r.vhd " "Can't analyze file -- file ../../ip/procesador/componentes_elementales/latch1r.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866568 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/ensamblado_procesador/ensamblado_procesador.vhd " "Can't analyze file -- file ../../ip/procesador/ensamblado_procesador/ensamblado_procesador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866569 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ip/procesador/ensamblado_procesador/componentes_procesador.vhd " "Can't analyze file -- file ../../ip/procesador/ensamblado_procesador/componentes_procesador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1592055866570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos " "Found design unit 1: tipos" {  } { { "../../ip/procesador/parametros/tipos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/tipos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos " "Found design unit 1: retardos" {  } { { "../../ip/procesador/parametros/retardos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/retardos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantes " "Found design unit 1: constantes" {  } { { "../../ip/procesador/parametros/constantes.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/ip/procesador/parametros/constantes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_placa-compor " "Found design unit 1: ensamblado_placa-compor" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866594 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_placa " "Found entity 1: ensamblado_placa" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/disenyo_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/disenyo_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys " "Found entity 1: disenyo_qsys" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-compor " "Found design unit 1: ALU-compor" {  } { { "db/ip/disenyo_qsys/submodules/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866623 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "db/ip/disenyo_qsys/submodules/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ALU_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CSR-compor " "Found design unit 1: ALU_CSR-compor" {  } { { "db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CSR " "Found entity 1: ALU_CSR" {  } { { "db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "db/ip/disenyo_qsys/submodules/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866625 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "db/ip/disenyo_qsys/submodules/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR_CSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR_CSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR-compor " "Found design unit 1: BR_CSR-compor" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866625 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR_CSR " "Found entity 1: BR_CSR" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_CSR_procedimientos_pkg (disenyo_qsys) " "Found design unit 1: BR_CSR_procedimientos_pkg (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BR_CSR_procedimientos_pkg-body " "Found design unit 2: BR_CSR_procedimientos_pkg-body" {  } { { "db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-comportamiento " "Found design unit 1: FMTE-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866627 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "db/ip/disenyo_qsys/submodules/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTI-compor " "Found design unit 1: FMTI-compor" {  } { { "db/ip/disenyo_qsys/submodules/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866628 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTI " "Found entity 1: FMTI" {  } { { "db/ip/disenyo_qsys/submodules/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-comportamiento " "Found design unit 1: FMTL-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866628 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "db/ip/disenyo_qsys/submodules/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866633 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866633 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866633 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866633 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866633 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866633 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866648 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866648 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866654 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866659 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866659 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866659 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866659 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866669 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/automata_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado-compor " "Found design unit 1: automata_estado-compor" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866692 ""} { "Info" "ISGN_ENTITY_NAME" "1 automata_estado " "Found entity 1: automata_estado" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado_SYS-compor " "Found design unit 1: automata_estado_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866693 ""} { "Info" "ISGN_ENTITY_NAME" "1 automata_estado_SYS " "Found entity 1: automata_estado_SYS" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automata_estado_procedimientos_pkg (disenyo_qsys) " "Found design unit 1: automata_estado_procedimientos_pkg (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 automata_estado_procedimientos_pkg-body " "Found design unit 2: automata_estado_procedimientos_pkg-body" {  } { { "db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/camino_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/camino_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camino_SYS-compor " "Found design unit 1: camino_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/camino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866695 ""} { "Info" "ISGN_ENTITY_NAME" "1 camino_SYS " "Found entity 1: camino_SYS" {  } { { "db/ip/disenyo_qsys/submodules/camino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesSYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUSYS (disenyo_qsys) " "Found design unit 1: componentesUSYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesUC.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUC (disenyo_qsys) " "Found design unit 1: componentesUC (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesUP.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUP (disenyo_qsys) " "Found design unit 1: componentesUP (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_camino_SYS (disenyo_qsys) " "Found design unit 1: componentes_camino_SYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_SYS (disenyo_qsys) " "Found design unit 1: componentes_control_SYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoSYS (disenyo_qsys) " "Found design unit 1: componentes_decoSYS (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_decoder.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoder (disenyo_qsys) " "Found design unit 1: componentes_decoder (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_procesador.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_procesador (disenyo_qsys) " "Found design unit 1: componentes_procesador (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/constantes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/constantes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantes (disenyo_qsys) " "Found design unit 1: constantes (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/constantes.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/control_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/control_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_SYS-compor " "Found design unit 1: control_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866701 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_SYS " "Found entity 1: control_SYS" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoCamino_SYS-compor " "Found design unit 1: decoCamino_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866701 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoCamino_SYS " "Found entity 1: decoCamino_SYS" {  } { { "db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoExcep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoExcep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoExcep-comportamiento " "Found design unit 1: decoExcep-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866702 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoExcep " "Found entity 1: decoExcep" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoExcep_SYS-compor " "Found design unit 1: decoExcep_SYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866703 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoExcep_SYS " "Found entity 1: decoExcep_SYS" {  } { { "db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoFMT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoFMT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoFMT-compor " "Found design unit 1: decoFMT-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866703 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoFMT " "Found entity 1: decoFMT" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoMem-comportamiento " "Found design unit 1: decoMem-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866704 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoMem " "Found entity 1: decoMem" {  } { { "db/ip/disenyo_qsys/submodules/decoMem.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoSYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoSYS-compor " "Found design unit 1: decoSYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866704 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoSYS " "Found entity 1: decoSYS" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoSec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoSec-comportamiento " "Found design unit 1: decoSec-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866705 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoSec " "Found entity 1: decoSec" {  } { { "db/ip/disenyo_qsys/submodules/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decocamino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decocamino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866706 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "db/ip/disenyo_qsys/submodules/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-compor " "Found design unit 1: decoder-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866707 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_procedimientos_pkg (disenyo_qsys) " "Found design unit 1: decoder_procedimientos_pkg (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_procedimientos_pkg-body " "Found design unit 2: decoder_procedimientos_pkg-body" {  } { { "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoopALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoopALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-compor " "Found design unit 1: decoopALU-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866709 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_irq_mapper " "Found entity 1: disenyo_qsys_irq_mapper" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0 " "Found entity 1: disenyo_qsys_master_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_b2p_adapter " "Found entity 1: disenyo_qsys_master_0_b2p_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_p2b_adapter " "Found entity 1: disenyo_qsys_master_0_p2b_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_timing_adt " "Found entity 1: disenyo_qsys_master_0_timing_adt" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866730 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router " "Found entity 2: disenyo_qsys_mm_interconnect_0_router" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866731 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router_001 " "Found entity 2: disenyo_qsys_mm_interconnect_0_router_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866733 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router_003 " "Found entity 2: disenyo_qsys_mm_interconnect_0_router_003" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592055866734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866734 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router_004 " "Found entity 2: disenyo_qsys_mm_interconnect_0_router_004" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: disenyo_qsys_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866741 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_new_sdram_controller_0 " "Found entity 2: disenyo_qsys_new_sdram_controller_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866741 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(238) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592055866742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(239) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592055866742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(240) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592055866742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(241) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1592055866742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_new_sdram_controller_0_test_component_ram_module " "Found entity 1: disenyo_qsys_new_sdram_controller_0_test_component_ram_module" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866743 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_new_sdram_controller_0_test_component " "Found entity 2: disenyo_qsys_new_sdram_controller_0_test_component" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_ps2_0 " "Found entity 1: disenyo_qsys_ps2_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_sram_0 " "Found entity 1: disenyo_qsys_sram_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_sys_sdram_pll_0 " "Found entity 1: disenyo_qsys_sys_sdram_pll_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_dma_controller_0 " "Found entity 1: disenyo_qsys_video_dma_controller_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_dual_clock_buffer_0 " "Found entity 1: disenyo_qsys_video_dual_clock_buffer_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_pll_0 " "Found entity 1: disenyo_qsys_video_pll_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_video_vga_controller_0 " "Found entity 1: disenyo_qsys_video_vga_controller_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUSYS-compor " "Found design unit 1: ensambladoUSYS-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUSYS " "Found entity 1: ensambladoUSYS" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUC-compor " "Found design unit 1: ensambladoUC-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866751 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUC " "Found entity 1: ensambladoUC" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUP-compor " "Found design unit 1: ensambladoUP-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUP " "Found entity 1: ensambladoUP" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_procesador-compor " "Found design unit 1: ensamblado_procesador-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_procesador " "Found entity 1: ensamblado_procesador" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuerza_bit_0-compor " "Found design unit 1: fuerza_bit_0-compor" {  } { { "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866753 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuerza_bit_0 " "Found entity 1: fuerza_bit_0" {  } { { "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mm_reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mm_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mm_reloj-compor " "Found design unit 1: mm_reloj-compor" {  } { { "db/ip/disenyo_qsys/submodules/mm_reloj.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866754 ""} { "Info" "ISGN_ENTITY_NAME" "1 mm_reloj " "Found entity 1: mm_reloj" {  } { { "db/ip/disenyo_qsys/submodules/mm_reloj.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mm_reloj.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-comportamiento " "Found design unit 1: mux2_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866755 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "db/ip/disenyo_qsys/submodules/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_32-comportamiento " "Found design unit 1: mux3_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866756 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_32 " "Found entity 1: mux3_32" {  } { { "db/ip/disenyo_qsys/submodules/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32-comportamiento " "Found design unit 1: mux4_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866757 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32 " "Found entity 1: mux4_32" {  } { { "db/ip/disenyo_qsys/submodules/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/recolectorEventos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recolectorEventos-compor " "Found design unit 1: recolectorEventos-compor" {  } { { "db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866758 ""} { "Info" "ISGN_ENTITY_NAME" "1 recolectorEventos " "Found entity 1: recolectorEventos" {  } { { "db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/recolectorEventos.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-comportamiento " "Found design unit 1: reg32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866759 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "db/ip/disenyo_qsys/submodules/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg32pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32pe-comportamiento " "Found design unit 1: reg32pe-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866759 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32pe " "Found entity 1: reg32pe" {  } { { "db/ip/disenyo_qsys/submodules/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/retardos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/retardos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos (disenyo_qsys) " "Found design unit 1: retardos (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/retardos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/tipos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/tipos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos (disenyo_qsys) " "Found design unit 1: tipos (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/tipos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055866760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055866760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592055866800 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592055866800 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592055866800 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592055866802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ensamblado_placa " "Elaborating entity \"ensamblado_placa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592055867220 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[2\] ensamblado_placa.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[2\]\" at ensamblado_placa.vhd(13)" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055867224 "|ensamblado_placa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys disenyo_qsys:ensam " "Elaborating entity \"disenyo_qsys\" for hierarchy \"disenyo_qsys:ensam\"" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "ensam" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensamblado_procesador disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0 " "Elaborating entity \"ensamblado_procesador\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "ensamblado_procesador_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUC disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC " "Elaborating entity \"ensambladoUC\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "UC" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automata_estado disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|automata_estado:ae " "Elaborating entity \"automata_estado\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|automata_estado:ae\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "ae" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "dec" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decocamino:camino " "Elaborating entity \"decocamino\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decocamino:camino\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "camino" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoopALU:ALU\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "ALU" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoMem disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoMem:MEMORIA " "Elaborating entity \"decoMem\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoMem:MEMORIA\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "MEMORIA" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoSec disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoSec:SECUEN " "Elaborating entity \"decoSec\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoSec:SECUEN\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "SECUEN" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoFMT disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT " "Elaborating entity \"decoFMT\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "FMT" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32pe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT\|reg32pe:regaddr " "Elaborating entity \"reg32pe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoFMT:FMT\|reg32pe:regaddr\"" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT.vhd" "regaddr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoExcep disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoExcep:EXCEPT " "Elaborating entity \"decoExcep\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder:dec\|decoExcep:EXCEPT\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder.vhd" "EXCEPT" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUP disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP " "Elaborating entity \"ensambladoUP\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "UP" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux2_32:mCP " "Elaborating entity \"mux2_32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux2_32:mCP\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "mCP" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTE:fmtentrada " "Elaborating entity \"FMTE\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTE:fmtentrada\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fmtentrada" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|reg32:RLDM " "Elaborating entity \"reg32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|reg32:RLDM\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "RLDM" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTL:fmtload " "Elaborating entity \"FMTL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTL:fmtload\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fmtload" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR " "Elaborating entity \"BR\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "bancoR" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTI disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTI:fmtimm " "Elaborating entity \"FMTI\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|FMTI:fmtimm\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fmtimm" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux3_32:mLa " "Elaborating entity \"mux3_32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|mux3_32:mLa\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "mLa" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|ALU:al " "Elaborating entity \"ALU\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|ALU:al\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "al" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuerza_bit_0 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|fuerza_bit_0:fb0 " "Elaborating entity \"fuerza_bit_0\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|fuerza_bit_0:fb0\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "fb0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUSYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS " "Elaborating entity \"ensambladoUSYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "USYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_CSR disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr " "Elaborating entity \"BR_CSR\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|BR_CSR:csr\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "csr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS " "Elaborating entity \"control_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "contSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoSYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS " "Elaborating entity \"decoSYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "decSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoCamino_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoCamino_SYS:decoCam_sys " "Elaborating entity \"decoCamino_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoCamino_SYS:decoCam_sys\"" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "decoCam_sys" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoExcep_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoExcep_SYS:decoExc_sys " "Elaborating entity \"decoExcep_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|decoSYS:decSYS\|decoExcep_SYS:decoExc_sys\"" {  } { { "db/ip/disenyo_qsys/submodules/decoSYS.vhd" "decoExc_sys" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automata_estado_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|automata_estado_SYS:aeSYS " "Elaborating entity \"automata_estado_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|control_SYS:contSYS\|automata_estado_SYS:aeSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/control_SYS.vhd" "aeSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camino_SYS disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS " "Elaborating entity \"camino_SYS\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "caminoSYS" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CSR disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS\|ALU_CSR:alucsr " "Elaborating entity \"ALU_CSR\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|camino_SYS:caminoSYS\|ALU_CSR:alucsr\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_SYS.vhd" "alucsr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recolectorEventos disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|recolectorEventos:recoEv " "Elaborating entity \"recolectorEventos\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUSYS:USYS\|recolectorEventos:recoEv\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" "recoEv" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0 disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0 " "Elaborating entity \"disenyo_qsys_master_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "master_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055867969 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055867969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055867976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055868539 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055868539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055868642 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055868642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_timing_adt disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_timing_adt:timing_adt " "Elaborating entity \"disenyo_qsys_master_0_timing_adt\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "timing_adt" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready disenyo_qsys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at disenyo_qsys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592055868698 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "b2p" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "p2b" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "transacto" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_b2p_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"disenyo_qsys_master_0_b2p_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "b2p_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel disenyo_qsys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at disenyo_qsys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592055868788 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 disenyo_qsys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at disenyo_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055868788 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_p2b_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"disenyo_qsys_master_0_p2b_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "p2b_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "rst_controller" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_reloj disenyo_qsys:ensam\|mm_reloj:mm_reloj_0 " "Elaborating entity \"mm_reloj\" for hierarchy \"disenyo_qsys:ensam\|mm_reloj:mm_reloj_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "mm_reloj_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_new_sdram_controller_0 disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"disenyo_qsys_new_sdram_controller_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "new_sdram_controller_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_new_sdram_controller_0_input_efifo_module disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"disenyo_qsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "the_disenyo_qsys_new_sdram_controller_0_input_efifo_module" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055868983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_ps2_0 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0 " "Elaborating entity \"disenyo_qsys_ps2_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "ps2_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055869000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "PS2_Serial_Port" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055869009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(215) " "Verilog HDL assignment warning at altera_up_ps2.v(215): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055869010 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055869016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(173) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055869017 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055869023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_ps2_command_out.v(227) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (13)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055869025 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altera_up_ps2_command_out.v(238) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055869025 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 altera_up_ps2_command_out.v(254) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (17)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055869026 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "Incoming_Data_FIFO" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055870197 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055870197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f041 " "Found entity 1: scfifo_f041" {  } { { "db/scfifo_f041.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_f041.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055870411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055870411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f041 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated " "Elaborating entity \"scfifo_f041\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2o31 " "Found entity 1: a_dpfifo_2o31" {  } { { "db/a_dpfifo_2o31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055870431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055870431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2o31 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo " "Elaborating entity \"a_dpfifo_2o31\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\"" {  } { { "db/scfifo_f041.tdf" "dpfifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_f041.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7bh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055870490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055870490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_2o31.tdf" "FIFOram" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ls8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055870815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055870815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2o31.tdf" "almost_full_comparer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_2o31.tdf" "three_comparison" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055870900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055870900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb " "Elaborating entity \"cntr_0ab\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2o31.tdf" "rd_ptr_msb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_da7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_da7 " "Found entity 1: cntr_da7" {  } { { "db/cntr_da7.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_da7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055870982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055870982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_da7 disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter " "Elaborating entity \"cntr_da7\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\"" {  } { { "db/a_dpfifo_2o31.tdf" "usedw_counter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055870983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055871022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055871022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr " "Elaborating entity \"cntr_1ab\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\"" {  } { { "db/a_dpfifo_2o31.tdf" "wr_ptr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_2o31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_sram_0 disenyo_qsys:ensam\|disenyo_qsys_sram_0:sram_0 " "Elaborating entity \"disenyo_qsys_sram_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sram_0:sram_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "sram_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_sys_sdram_pll_0 disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"disenyo_qsys_sys_sdram_pll_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "sys_sdram_pll_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "sys_pll" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871396 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055871396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055871463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055871463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "reset_from_locked" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_dma_controller_0 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0 " "Elaborating entity \"disenyo_qsys_video_dma_controller_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_dma_controller_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 disenyo_qsys_video_dma_controller_0.v(165) " "Verilog HDL assignment warning at disenyo_qsys_video_dma_controller_0.v(165): truncated value with size 32 to match size of target (19)" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055871561 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "DMA_Control_Slave" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055871575 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055871575 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "From_Memory_to_Stream" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055871809 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055871809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l4a1 " "Found entity 1: scfifo_l4a1" {  } { { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055871862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055871862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l4a1 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated " "Elaborating entity \"scfifo_l4a1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055871941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055871941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_l4a1.tdf" "dpfifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055871948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055872293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055872293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055872297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055872379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055872379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055872380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055872384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055872488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055872488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055872490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055872744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055872744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055872746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_dual_clock_buffer_0 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"disenyo_qsys_video_dual_clock_buffer_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_dual_clock_buffer_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055872756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875149 ""}  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055875149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_pll_0 disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0 " "Elaborating entity \"disenyo_qsys_video_pll_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_pll_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "video_pll" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055875739 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055875739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055875785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055875785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_video_vga_controller_0 disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"disenyo_qsys_video_vga_controller_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "video_vga_controller_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" "VGA_Timing" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055875803 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592055875803 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "mm_interconnect_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055875816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ps2_0_avalon_ps2_slave_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_reloj_0_avalon_slave_0_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "mm_reloj_0_avalon_slave_0_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rsp_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rdata_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_001_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001\|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_001:router_001\|disenyo_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_003 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_003\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router_003" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_003_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_004 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_004\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router_004" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_004_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004\|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_004:router_004\|disenyo_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ensamblado_procesador_0_avalon_master_limiter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_limiter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_burst_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_demux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_demux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_mux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_mux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_demux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_demux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_mux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_mux_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_rsp_width_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592055876931 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592055876933 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592055876933 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "sram_0_avalon_sram_slave_cmd_width_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055876977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "pipeline_stage" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "pipeline_stage_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:pipeline_stage_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 3063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_irq_mapper disenyo_qsys:ensam\|disenyo_qsys_irq_mapper:irq_mapper " "Elaborating entity \"disenyo_qsys_irq_mapper\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "irq_mapper" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055877179 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1592055878682 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1592055878689 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5e24 " "Found entity 1: altsyncram_5e24" {  } { { "db/altsyncram_5e24.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_5e24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055882615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055882615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tii " "Found entity 1: cntr_tii" {  } { { "db/cntr_tii.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_tii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055883790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055883790 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055884341 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592055884877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.13.15:44:49 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl " "2020.06.13.15:44:49 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055889061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055892196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055892439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055893913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055894125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055894334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055894579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055894607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055894607 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592055895392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6a1e6b3d/alt_sld_fab.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055895905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055895905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055896078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055896078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055896081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055896081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055896225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055896225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055896397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055896397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055896397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055896535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055896535 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v" 155 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 271 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"disenyo_qsys:ensam\|disenyo_qsys_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v" 245 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 254 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592055899062 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1592055899062 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1592055899062 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1592055903113 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1592055903114 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|registros_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592055909701 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1592055909701 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592055909701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0 " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055909750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0 " "Instantiated megafunction \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|BR:bancoR\|altsyncram:registros_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909750 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055909750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_trd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055909803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055909803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055909856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592055909856 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592055909856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592055909899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055909899 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592055911364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 356 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 306 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592055911602 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592055911602 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592055915657 "|ensamblado_placa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592055915657 "|ensamblado_placa|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592055915657 "|ensamblado_placa|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592055915657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055916222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "168 " "168 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592055924246 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592055924687 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592055924687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055924879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg " "Generated suppressed messages file /home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055926194 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 625 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 625 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1592055931275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592055931623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592055931623 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 232 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1592055933041 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1592055933088 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 278 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/ensamblado_placa.vhd" 81 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1592055933088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11844 " "Implemented 11844 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592055933850 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592055933850 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1592055933850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11276 " "Implemented 11276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592055933850 ""} { "Info" "ICUT_CUT_TM_RAMS" "426 " "Implemented 426 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592055933850 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1592055933850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592055933850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1222 " "Peak virtual memory: 1222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592055933937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 15:45:33 2020 " "Processing ended: Sat Jun 13 15:45:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592055933937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592055933937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592055933937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592055933937 ""}
