// ****************************************************************************** 
// Copyright     :  Copyright (C) 2020, Hisilicon Technologies Co. Ltd.
// File name     :  mpi_mau_amd_reg_addr_define.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2018/9/28
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V5.1 
// History       :  xxx 2020/09/15 10:14:51 Create file
// ******************************************************************************

#ifndef __MPI_MAU_AMD_REG_ADDR_DEFINE_H__
#define __MPI_MAU_AMD_REG_ADDR_DEFINE_H__

/////////////////////////////////////////////
////    global parameters, begin         ////
/////////////////////////////////////////////
#define    MPI_MAU_AMD_REG_BASE_ADDR                    0x17200

////             offset address for MPI_MAU_AMD_REG registers
#define MPI_MAU_AMD_REG_AMD_OT_SET_R_OFFSET 0x0
#define MPI_MAU_AMD_REG_DBG_OT_SET_R_MASK 0xFFFFF
#define MPI_MAU_AMD_REG_DBG_OT_SET_R_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_OT_SET_R_LEN 20
#define MPI_MAU_AMD_REG_DBG_OT_SET_R_RESETVAL 0xFFFFF

#define MPI_MAU_AMD_REG_AMD_OT_SET_W_OFFSET 0x4
#define MPI_MAU_AMD_REG_DBG_OT_SET_W_MASK 0xFFFFF
#define MPI_MAU_AMD_REG_DBG_OT_SET_W_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_OT_SET_W_LEN 20
#define MPI_MAU_AMD_REG_DBG_OT_SET_W_RESETVAL 0xFFFFF

#define MPI_MAU_AMD_REG_AMD_MAX_DLY_R_OFFSET 0x8
#define MPI_MAU_AMD_REG_DBG_MAX_RDLY_MASK 0xFFFFF
#define MPI_MAU_AMD_REG_DBG_MAX_RDLY_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_MAX_RDLY_LEN 20
#define MPI_MAU_AMD_REG_DBG_MAX_RDLY_RESETVAL 0x00000

#define MPI_MAU_AMD_REG_AMD_MAX_DLY_W_OFFSET 0xC
#define MPI_MAU_AMD_REG_DBG_MAX_WDLY_MASK 0xFFFFF
#define MPI_MAU_AMD_REG_DBG_MAX_WDLY_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_MAX_WDLY_LEN 20
#define MPI_MAU_AMD_REG_DBG_MAX_WDLY_RESETVAL 0x00000

#define MPI_MAU_AMD_REG_AMD_DBG_STAT_W0_OFFSET 0x30
#define MPI_MAU_AMD_REG_DBG_WSTATUS0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WSTATUS0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTATUS0_LEN 32
#define MPI_MAU_AMD_REG_DBG_WSTATUS0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_STAT_W1_OFFSET 0x34
#define MPI_MAU_AMD_REG_DBG_WSTATUS1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WSTATUS1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTATUS1_LEN 32
#define MPI_MAU_AMD_REG_DBG_WSTATUS1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_STAT_B0_OFFSET 0x38
#define MPI_MAU_AMD_REG_DBG_BSTATUS0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_BSTATUS0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_BSTATUS0_LEN 32
#define MPI_MAU_AMD_REG_DBG_BSTATUS0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_STAT_B1_OFFSET 0x3C
#define MPI_MAU_AMD_REG_DBG_BSTATUS1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_BSTATUS1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_BSTATUS1_LEN 32
#define MPI_MAU_AMD_REG_DBG_BSTATUS1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_STAT_R0_OFFSET 0x40
#define MPI_MAU_AMD_REG_DBG_RSTATUS0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RSTATUS0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTATUS0_LEN 32
#define MPI_MAU_AMD_REG_DBG_RSTATUS0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_STAT_R1_OFFSET 0x44
#define MPI_MAU_AMD_REG_DBG_RSTATUS1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RSTATUS1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTATUS1_LEN 32
#define MPI_MAU_AMD_REG_DBG_RSTATUS1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_OT_W0_OFFSET 0x50
#define MPI_MAU_AMD_REG_DBG_OT_W0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_OT_W0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_OT_W0_LEN 32
#define MPI_MAU_AMD_REG_DBG_OT_W0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_OT_W1_OFFSET 0x54
#define MPI_MAU_AMD_REG_DBG_OT_W1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_OT_W1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_OT_W1_LEN 32
#define MPI_MAU_AMD_REG_DBG_OT_W1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_OT_R0_OFFSET 0x58
#define MPI_MAU_AMD_REG_DBG_OT_R0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_OT_R0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_OT_R0_LEN 32
#define MPI_MAU_AMD_REG_DBG_OT_R0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_DBG_OT_R1_OFFSET 0x5C
#define MPI_MAU_AMD_REG_DBG_OT_R1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_OT_R1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_OT_R1_LEN 32
#define MPI_MAU_AMD_REG_DBG_OT_R1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_BUSERR_VLD_OFFSET 0x60
#define MPI_MAU_AMD_REG_BUSERR_R_VLD_MASK 0x2
#define MPI_MAU_AMD_REG_BUSERR_R_VLD_SHIFT 1
#define MPI_MAU_AMD_REG_BUSERR_R_VLD_LEN 1
#define MPI_MAU_AMD_REG_BUSERR_R_VLD_RESETVAL 0x0
#define MPI_MAU_AMD_REG_BUSERR_W_VLD_MASK 0x1
#define MPI_MAU_AMD_REG_BUSERR_W_VLD_SHIFT 0
#define MPI_MAU_AMD_REG_BUSERR_W_VLD_LEN 1
#define MPI_MAU_AMD_REG_BUSERR_W_VLD_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_BUSERR_ID_W_OFFSET 0x70
#define MPI_MAU_AMD_REG_BUSERR_W_TYPE_MASK 0x10
#define MPI_MAU_AMD_REG_BUSERR_W_TYPE_SHIFT 4
#define MPI_MAU_AMD_REG_BUSERR_W_TYPE_LEN 1
#define MPI_MAU_AMD_REG_BUSERR_W_TYPE_RESETVAL 0x0
#define MPI_MAU_AMD_REG_BUSERR_W_ID_MASK 0xF
#define MPI_MAU_AMD_REG_BUSERR_W_ID_SHIFT 0
#define MPI_MAU_AMD_REG_BUSERR_W_ID_LEN 4
#define MPI_MAU_AMD_REG_BUSERR_W_ID_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_BUSERR_ADDR0_W_OFFSET 0x74
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR0_SHIFT 0
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR0_LEN 32
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_BUSERR_ADDR1_W_OFFSET 0x78
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR1_SHIFT 0
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR1_LEN 32
#define MPI_MAU_AMD_REG_BUSERR_W_ADDR1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_BUSERR_ID_R_OFFSET 0x80
#define MPI_MAU_AMD_REG_BUSERR_R_TYPE_MASK 0x10
#define MPI_MAU_AMD_REG_BUSERR_R_TYPE_SHIFT 4
#define MPI_MAU_AMD_REG_BUSERR_R_TYPE_LEN 1
#define MPI_MAU_AMD_REG_BUSERR_R_TYPE_RESETVAL 0x0
#define MPI_MAU_AMD_REG_BUSERR_R_ID_MASK 0xF
#define MPI_MAU_AMD_REG_BUSERR_R_ID_SHIFT 0
#define MPI_MAU_AMD_REG_BUSERR_R_ID_LEN 4
#define MPI_MAU_AMD_REG_BUSERR_R_ID_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_BUSERR_ADDR0_R_OFFSET 0x84
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR0_SHIFT 0
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR0_LEN 32
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_BUSERR_ADDR1_R_OFFSET 0x88
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR1_SHIFT 0
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR1_LEN 32
#define MPI_MAU_AMD_REG_BUSERR_R_ADDR1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WLAST_MM_VLD_OFFSET 0x90
#define MPI_MAU_AMD_REG_WLAST_MM_VLD_MASK 0x1
#define MPI_MAU_AMD_REG_WLAST_MM_VLD_SHIFT 0
#define MPI_MAU_AMD_REG_WLAST_MM_VLD_LEN 1
#define MPI_MAU_AMD_REG_WLAST_MM_VLD_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WLAST_MM_ID_OFFSET 0x94
#define MPI_MAU_AMD_REG_WLAST_MM_ID_MASK 0xF
#define MPI_MAU_AMD_REG_WLAST_MM_ID_SHIFT 0
#define MPI_MAU_AMD_REG_WLAST_MM_ID_LEN 4
#define MPI_MAU_AMD_REG_WLAST_MM_ID_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WLAST_MM_ADDR0_OFFSET 0x98
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR0_SHIFT 0
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR0_LEN 32
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WLAST_MM_ADDR1_OFFSET 0x9C
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR1_SHIFT 0
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR1_LEN 32
#define MPI_MAU_AMD_REG_WLAST_MM_ADDR1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WID_MM_VLD_OFFSET 0xA0
#define MPI_MAU_AMD_REG_WID_MM_VLD_MASK 0x1
#define MPI_MAU_AMD_REG_WID_MM_VLD_SHIFT 0
#define MPI_MAU_AMD_REG_WID_MM_VLD_LEN 1
#define MPI_MAU_AMD_REG_WID_MM_VLD_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WID_MM_ID_OFFSET 0xA4
#define MPI_MAU_AMD_REG_WID_MM_ID_MASK 0xF
#define MPI_MAU_AMD_REG_WID_MM_ID_SHIFT 0
#define MPI_MAU_AMD_REG_WID_MM_ID_LEN 4
#define MPI_MAU_AMD_REG_WID_MM_ID_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_BID_MM_VLD_OFFSET 0xA8
#define MPI_MAU_AMD_REG_BID_MM_VLD_MASK 0x1
#define MPI_MAU_AMD_REG_BID_MM_VLD_SHIFT 0
#define MPI_MAU_AMD_REG_BID_MM_VLD_LEN 1
#define MPI_MAU_AMD_REG_BID_MM_VLD_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_BID_MM_ID_OFFSET 0xAC
#define MPI_MAU_AMD_REG_BID_MM_ID_MASK 0xF
#define MPI_MAU_AMD_REG_BID_MM_ID_SHIFT 0
#define MPI_MAU_AMD_REG_BID_MM_ID_LEN 4
#define MPI_MAU_AMD_REG_BID_MM_ID_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RID_MM_VLD_OFFSET 0xB0
#define MPI_MAU_AMD_REG_RID_MM_VLD_MASK 0x1
#define MPI_MAU_AMD_REG_RID_MM_VLD_SHIFT 0
#define MPI_MAU_AMD_REG_RID_MM_VLD_LEN 1
#define MPI_MAU_AMD_REG_RID_MM_VLD_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RID_MM_ID_OFFSET 0xB4
#define MPI_MAU_AMD_REG_RID_MM_ID_MASK 0xF
#define MPI_MAU_AMD_REG_RID_MM_ID_SHIFT 0
#define MPI_MAU_AMD_REG_RID_MM_ID_LEN 4
#define MPI_MAU_AMD_REG_RID_MM_ID_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_OSD_OVERFLOW_OFFSET 0xB8
#define MPI_MAU_AMD_REG_WOSD_OF_VLD_MASK 0x2
#define MPI_MAU_AMD_REG_WOSD_OF_VLD_SHIFT 1
#define MPI_MAU_AMD_REG_WOSD_OF_VLD_LEN 1
#define MPI_MAU_AMD_REG_WOSD_OF_VLD_RESETVAL 0x0
#define MPI_MAU_AMD_REG_ROSD_OF_VLD_MASK 0x1
#define MPI_MAU_AMD_REG_ROSD_OF_VLD_SHIFT 0
#define MPI_MAU_AMD_REG_ROSD_OF_VLD_LEN 1
#define MPI_MAU_AMD_REG_ROSD_OF_VLD_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_ERR_INT_OFFSET 0xC0
#define MPI_MAU_AMD_REG_BID_MM_MASK 0x2
#define MPI_MAU_AMD_REG_BID_MM_SHIFT 1
#define MPI_MAU_AMD_REG_BID_MM_LEN 1
#define MPI_MAU_AMD_REG_BID_MM_RESETVAL 0x0
#define MPI_MAU_AMD_REG_RID_MM_MASK 0x1
#define MPI_MAU_AMD_REG_RID_MM_SHIFT 0
#define MPI_MAU_AMD_REG_RID_MM_LEN 1
#define MPI_MAU_AMD_REG_RID_MM_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_ERR_INT_EN_OFFSET 0xC4
#define MPI_MAU_AMD_REG_BID_MM_INT_EN_MASK 0x2
#define MPI_MAU_AMD_REG_BID_MM_INT_EN_SHIFT 1
#define MPI_MAU_AMD_REG_BID_MM_INT_EN_LEN 1
#define MPI_MAU_AMD_REG_BID_MM_INT_EN_RESETVAL 0x1
#define MPI_MAU_AMD_REG_RID_MM_INT_EN_MASK 0x1
#define MPI_MAU_AMD_REG_RID_MM_INT_EN_SHIFT 0
#define MPI_MAU_AMD_REG_RID_MM_INT_EN_LEN 1
#define MPI_MAU_AMD_REG_RID_MM_INT_EN_RESETVAL 0x1

#define MPI_MAU_AMD_REG_AMD_ERR_INT_SET_OFFSET 0xC8
#define MPI_MAU_AMD_REG_BID_MM_INT_SET_MASK 0x2
#define MPI_MAU_AMD_REG_BID_MM_INT_SET_SHIFT 1
#define MPI_MAU_AMD_REG_BID_MM_INT_SET_LEN 1
#define MPI_MAU_AMD_REG_BID_MM_INT_SET_RESETVAL 0x0
#define MPI_MAU_AMD_REG_RID_MM_INT_SET_MASK 0x1
#define MPI_MAU_AMD_REG_RID_MM_INT_SET_SHIFT 0
#define MPI_MAU_AMD_REG_RID_MM_INT_SET_LEN 1
#define MPI_MAU_AMD_REG_RID_MM_INT_SET_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_DBG_EN_OFFSET 0xF0
#define MPI_MAU_AMD_REG_DBG_EN_MASK 0x1
#define MPI_MAU_AMD_REG_DBG_EN_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_EN_LEN 1
#define MPI_MAU_AMD_REG_DBG_EN_RESETVAL 0x1

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_0_OFFSET 0x100
#define MPI_MAU_AMD_REG_DBG_WID_0_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_0_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_0_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_0_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_0_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_0_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_0_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_0_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_0_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_0_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_0_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_0_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_0_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_0_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_0_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_1_OFFSET 0x110
#define MPI_MAU_AMD_REG_DBG_WID_1_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_1_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_1_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_1_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_1_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_1_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_1_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_1_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_1_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_1_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_1_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_1_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_1_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_1_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_1_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_2_OFFSET 0x120
#define MPI_MAU_AMD_REG_DBG_WID_2_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_2_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_2_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_2_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_2_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_2_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_2_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_2_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_2_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_2_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_2_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_2_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_2_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_2_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_2_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_2_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_3_OFFSET 0x130
#define MPI_MAU_AMD_REG_DBG_WID_3_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_3_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_3_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_3_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_3_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_3_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_3_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_3_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_3_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_3_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_3_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_3_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_3_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_3_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_3_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_3_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_4_OFFSET 0x140
#define MPI_MAU_AMD_REG_DBG_WID_4_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_4_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_4_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_4_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_4_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_4_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_4_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_4_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_4_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_4_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_4_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_4_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_4_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_4_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_4_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_4_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_5_OFFSET 0x150
#define MPI_MAU_AMD_REG_DBG_WID_5_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_5_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_5_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_5_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_5_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_5_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_5_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_5_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_5_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_5_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_5_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_5_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_5_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_5_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_5_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_5_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_6_OFFSET 0x160
#define MPI_MAU_AMD_REG_DBG_WID_6_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_6_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_6_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_6_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_6_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_6_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_6_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_6_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_6_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_6_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_6_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_6_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_6_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_6_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_6_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_6_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_7_OFFSET 0x170
#define MPI_MAU_AMD_REG_DBG_WID_7_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_7_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_7_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_7_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_7_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_7_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_7_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_7_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_7_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_7_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_7_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_7_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_7_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_7_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_7_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_7_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_8_OFFSET 0x180
#define MPI_MAU_AMD_REG_DBG_WID_8_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_8_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_8_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_8_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_8_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_8_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_8_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_8_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_8_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_8_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_8_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_8_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_8_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_8_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_8_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_8_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_9_OFFSET 0x190
#define MPI_MAU_AMD_REG_DBG_WID_9_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_9_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_9_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_9_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_9_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_9_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_9_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_9_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_9_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_9_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_9_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_9_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_9_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_9_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_9_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_9_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_10_OFFSET 0x1A0
#define MPI_MAU_AMD_REG_DBG_WID_10_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_10_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_10_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_10_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_10_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_10_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_10_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_10_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_10_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_10_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_10_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_10_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_10_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_10_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_10_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_10_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_11_OFFSET 0x1B0
#define MPI_MAU_AMD_REG_DBG_WID_11_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_11_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_11_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_11_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_11_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_11_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_11_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_11_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_11_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_11_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_11_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_11_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_11_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_11_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_11_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_11_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_12_OFFSET 0x1C0
#define MPI_MAU_AMD_REG_DBG_WID_12_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_12_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_12_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_12_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_12_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_12_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_12_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_12_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_12_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_12_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_12_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_12_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_12_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_12_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_12_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_12_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_13_OFFSET 0x1D0
#define MPI_MAU_AMD_REG_DBG_WID_13_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_13_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_13_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_13_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_13_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_13_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_13_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_13_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_13_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_13_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_13_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_13_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_13_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_13_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_13_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_13_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_14_OFFSET 0x1E0
#define MPI_MAU_AMD_REG_DBG_WID_14_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_14_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_14_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_14_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_14_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_14_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_14_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_14_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_14_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_14_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_14_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_14_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_14_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_14_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_14_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_14_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO0_15_OFFSET 0x1F0
#define MPI_MAU_AMD_REG_DBG_WID_15_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_WID_15_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_WID_15_LEN 4
#define MPI_MAU_AMD_REG_DBG_WID_15_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WORDER_15_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_WORDER_15_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_WORDER_15_LEN 4
#define MPI_MAU_AMD_REG_DBG_WORDER_15_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_ISTAGE_15_MASK 0x70
#define MPI_MAU_AMD_REG_DBG_ISTAGE_15_SHIFT 4
#define MPI_MAU_AMD_REG_DBG_ISTAGE_15_LEN 3
#define MPI_MAU_AMD_REG_DBG_ISTAGE_15_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_15_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_WSTAGE_15_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WSTAGE_15_LEN 3
#define MPI_MAU_AMD_REG_DBG_WSTAGE_15_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_0_OFFSET 0x104
#define MPI_MAU_AMD_REG_DBG_WADDR0_0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_0_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_1_OFFSET 0x114
#define MPI_MAU_AMD_REG_DBG_WADDR0_1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_1_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_2_OFFSET 0x124
#define MPI_MAU_AMD_REG_DBG_WADDR0_2_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_2_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_2_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_2_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_3_OFFSET 0x134
#define MPI_MAU_AMD_REG_DBG_WADDR0_3_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_3_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_3_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_3_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_4_OFFSET 0x144
#define MPI_MAU_AMD_REG_DBG_WADDR0_4_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_4_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_4_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_4_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_5_OFFSET 0x154
#define MPI_MAU_AMD_REG_DBG_WADDR0_5_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_5_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_5_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_5_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_6_OFFSET 0x164
#define MPI_MAU_AMD_REG_DBG_WADDR0_6_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_6_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_6_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_6_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_7_OFFSET 0x174
#define MPI_MAU_AMD_REG_DBG_WADDR0_7_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_7_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_7_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_7_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_8_OFFSET 0x184
#define MPI_MAU_AMD_REG_DBG_WADDR0_8_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_8_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_8_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_8_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_9_OFFSET 0x194
#define MPI_MAU_AMD_REG_DBG_WADDR0_9_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_9_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_9_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_9_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_10_OFFSET 0x1A4
#define MPI_MAU_AMD_REG_DBG_WADDR0_10_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_10_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_10_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_10_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_11_OFFSET 0x1B4
#define MPI_MAU_AMD_REG_DBG_WADDR0_11_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_11_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_11_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_11_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_12_OFFSET 0x1C4
#define MPI_MAU_AMD_REG_DBG_WADDR0_12_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_12_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_12_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_12_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_13_OFFSET 0x1D4
#define MPI_MAU_AMD_REG_DBG_WADDR0_13_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_13_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_13_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_13_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_14_OFFSET 0x1E4
#define MPI_MAU_AMD_REG_DBG_WADDR0_14_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_14_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_14_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_14_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO1_15_OFFSET 0x1F4
#define MPI_MAU_AMD_REG_DBG_WADDR0_15_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR0_15_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR0_15_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR0_15_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_0_OFFSET 0x108
#define MPI_MAU_AMD_REG_DBG_WADDR1_0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_0_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_1_OFFSET 0x118
#define MPI_MAU_AMD_REG_DBG_WADDR1_1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_1_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_2_OFFSET 0x128
#define MPI_MAU_AMD_REG_DBG_WADDR1_2_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_2_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_2_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_2_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_3_OFFSET 0x138
#define MPI_MAU_AMD_REG_DBG_WADDR1_3_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_3_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_3_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_3_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_4_OFFSET 0x148
#define MPI_MAU_AMD_REG_DBG_WADDR1_4_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_4_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_4_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_4_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_5_OFFSET 0x158
#define MPI_MAU_AMD_REG_DBG_WADDR1_5_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_5_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_5_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_5_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_6_OFFSET 0x168
#define MPI_MAU_AMD_REG_DBG_WADDR1_6_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_6_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_6_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_6_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_7_OFFSET 0x178
#define MPI_MAU_AMD_REG_DBG_WADDR1_7_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_7_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_7_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_7_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_8_OFFSET 0x188
#define MPI_MAU_AMD_REG_DBG_WADDR1_8_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_8_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_8_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_8_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_9_OFFSET 0x198
#define MPI_MAU_AMD_REG_DBG_WADDR1_9_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_9_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_9_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_9_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_10_OFFSET 0x1A8
#define MPI_MAU_AMD_REG_DBG_WADDR1_10_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_10_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_10_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_10_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_11_OFFSET 0x1B8
#define MPI_MAU_AMD_REG_DBG_WADDR1_11_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_11_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_11_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_11_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_12_OFFSET 0x1C8
#define MPI_MAU_AMD_REG_DBG_WADDR1_12_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_12_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_12_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_12_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_13_OFFSET 0x1D8
#define MPI_MAU_AMD_REG_DBG_WADDR1_13_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_13_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_13_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_13_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_14_OFFSET 0x1E8
#define MPI_MAU_AMD_REG_DBG_WADDR1_14_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_14_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_14_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_14_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_WBUF_INFO2_15_OFFSET 0x1F8
#define MPI_MAU_AMD_REG_DBG_WADDR1_15_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_WADDR1_15_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_WADDR1_15_LEN 32
#define MPI_MAU_AMD_REG_DBG_WADDR1_15_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_0_OFFSET 0x500
#define MPI_MAU_AMD_REG_DBG_RID_0_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_0_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_0_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_0_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_0_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_0_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_0_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_0_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_0_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_0_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_0_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_1_OFFSET 0x510
#define MPI_MAU_AMD_REG_DBG_RID_1_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_1_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_1_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_1_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_1_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_1_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_1_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_1_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_1_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_1_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_1_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_2_OFFSET 0x520
#define MPI_MAU_AMD_REG_DBG_RID_2_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_2_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_2_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_2_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_2_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_2_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_2_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_2_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_2_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_2_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_2_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_2_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_3_OFFSET 0x530
#define MPI_MAU_AMD_REG_DBG_RID_3_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_3_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_3_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_3_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_3_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_3_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_3_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_3_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_3_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_3_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_3_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_3_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_4_OFFSET 0x540
#define MPI_MAU_AMD_REG_DBG_RID_4_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_4_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_4_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_4_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_4_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_4_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_4_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_4_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_4_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_4_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_4_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_4_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_5_OFFSET 0x550
#define MPI_MAU_AMD_REG_DBG_RID_5_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_5_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_5_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_5_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_5_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_5_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_5_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_5_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_5_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_5_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_5_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_5_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_6_OFFSET 0x560
#define MPI_MAU_AMD_REG_DBG_RID_6_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_6_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_6_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_6_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_6_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_6_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_6_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_6_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_6_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_6_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_6_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_6_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_7_OFFSET 0x570
#define MPI_MAU_AMD_REG_DBG_RID_7_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_7_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_7_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_7_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_7_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_7_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_7_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_7_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_7_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_7_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_7_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_7_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_8_OFFSET 0x580
#define MPI_MAU_AMD_REG_DBG_RID_8_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_8_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_8_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_8_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_8_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_8_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_8_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_8_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_8_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_8_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_8_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_8_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_9_OFFSET 0x590
#define MPI_MAU_AMD_REG_DBG_RID_9_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_9_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_9_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_9_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_9_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_9_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_9_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_9_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_9_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_9_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_9_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_9_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_10_OFFSET 0x5A0
#define MPI_MAU_AMD_REG_DBG_RID_10_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_10_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_10_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_10_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_10_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_10_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_10_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_10_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_10_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_10_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_10_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_10_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_11_OFFSET 0x5B0
#define MPI_MAU_AMD_REG_DBG_RID_11_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_11_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_11_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_11_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_11_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_11_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_11_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_11_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_11_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_11_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_11_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_11_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_12_OFFSET 0x5C0
#define MPI_MAU_AMD_REG_DBG_RID_12_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_12_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_12_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_12_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_12_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_12_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_12_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_12_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_12_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_12_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_12_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_12_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_13_OFFSET 0x5D0
#define MPI_MAU_AMD_REG_DBG_RID_13_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_13_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_13_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_13_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_13_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_13_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_13_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_13_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_13_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_13_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_13_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_13_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_14_OFFSET 0x5E0
#define MPI_MAU_AMD_REG_DBG_RID_14_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_14_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_14_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_14_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_14_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_14_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_14_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_14_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_14_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_14_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_14_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_14_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO0_15_OFFSET 0x5F0
#define MPI_MAU_AMD_REG_DBG_RID_15_MASK 0xF0000
#define MPI_MAU_AMD_REG_DBG_RID_15_SHIFT 16
#define MPI_MAU_AMD_REG_DBG_RID_15_LEN 4
#define MPI_MAU_AMD_REG_DBG_RID_15_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RORDER_15_MASK 0xF00
#define MPI_MAU_AMD_REG_DBG_RORDER_15_SHIFT 8
#define MPI_MAU_AMD_REG_DBG_RORDER_15_LEN 4
#define MPI_MAU_AMD_REG_DBG_RORDER_15_RESETVAL 0x0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_15_MASK 0x7
#define MPI_MAU_AMD_REG_DBG_RSTAGE_15_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RSTAGE_15_LEN 3
#define MPI_MAU_AMD_REG_DBG_RSTAGE_15_RESETVAL 0x0

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_0_OFFSET 0x504
#define MPI_MAU_AMD_REG_DBG_RADDR0_0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_0_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_1_OFFSET 0x514
#define MPI_MAU_AMD_REG_DBG_RADDR0_1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_1_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_2_OFFSET 0x524
#define MPI_MAU_AMD_REG_DBG_RADDR0_2_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_2_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_2_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_2_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_3_OFFSET 0x534
#define MPI_MAU_AMD_REG_DBG_RADDR0_3_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_3_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_3_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_3_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_4_OFFSET 0x544
#define MPI_MAU_AMD_REG_DBG_RADDR0_4_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_4_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_4_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_4_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_5_OFFSET 0x554
#define MPI_MAU_AMD_REG_DBG_RADDR0_5_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_5_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_5_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_5_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_6_OFFSET 0x564
#define MPI_MAU_AMD_REG_DBG_RADDR0_6_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_6_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_6_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_6_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_7_OFFSET 0x574
#define MPI_MAU_AMD_REG_DBG_RADDR0_7_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_7_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_7_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_7_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_8_OFFSET 0x584
#define MPI_MAU_AMD_REG_DBG_RADDR0_8_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_8_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_8_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_8_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_9_OFFSET 0x594
#define MPI_MAU_AMD_REG_DBG_RADDR0_9_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_9_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_9_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_9_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_10_OFFSET 0x5A4
#define MPI_MAU_AMD_REG_DBG_RADDR0_10_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_10_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_10_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_10_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_11_OFFSET 0x5B4
#define MPI_MAU_AMD_REG_DBG_RADDR0_11_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_11_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_11_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_11_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_12_OFFSET 0x5C4
#define MPI_MAU_AMD_REG_DBG_RADDR0_12_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_12_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_12_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_12_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_13_OFFSET 0x5D4
#define MPI_MAU_AMD_REG_DBG_RADDR0_13_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_13_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_13_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_13_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_14_OFFSET 0x5E4
#define MPI_MAU_AMD_REG_DBG_RADDR0_14_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_14_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_14_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_14_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO1_15_OFFSET 0x5F4
#define MPI_MAU_AMD_REG_DBG_RADDR0_15_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR0_15_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR0_15_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR0_15_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_0_OFFSET 0x508
#define MPI_MAU_AMD_REG_DBG_RADDR1_0_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_0_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_0_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_0_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_1_OFFSET 0x518
#define MPI_MAU_AMD_REG_DBG_RADDR1_1_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_1_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_1_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_1_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_2_OFFSET 0x528
#define MPI_MAU_AMD_REG_DBG_RADDR1_2_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_2_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_2_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_2_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_3_OFFSET 0x538
#define MPI_MAU_AMD_REG_DBG_RADDR1_3_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_3_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_3_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_3_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_4_OFFSET 0x548
#define MPI_MAU_AMD_REG_DBG_RADDR1_4_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_4_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_4_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_4_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_5_OFFSET 0x558
#define MPI_MAU_AMD_REG_DBG_RADDR1_5_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_5_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_5_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_5_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_6_OFFSET 0x568
#define MPI_MAU_AMD_REG_DBG_RADDR1_6_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_6_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_6_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_6_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_7_OFFSET 0x578
#define MPI_MAU_AMD_REG_DBG_RADDR1_7_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_7_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_7_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_7_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_8_OFFSET 0x588
#define MPI_MAU_AMD_REG_DBG_RADDR1_8_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_8_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_8_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_8_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_9_OFFSET 0x598
#define MPI_MAU_AMD_REG_DBG_RADDR1_9_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_9_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_9_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_9_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_10_OFFSET 0x5A8
#define MPI_MAU_AMD_REG_DBG_RADDR1_10_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_10_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_10_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_10_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_11_OFFSET 0x5B8
#define MPI_MAU_AMD_REG_DBG_RADDR1_11_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_11_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_11_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_11_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_12_OFFSET 0x5C8
#define MPI_MAU_AMD_REG_DBG_RADDR1_12_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_12_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_12_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_12_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_13_OFFSET 0x5D8
#define MPI_MAU_AMD_REG_DBG_RADDR1_13_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_13_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_13_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_13_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_14_OFFSET 0x5E8
#define MPI_MAU_AMD_REG_DBG_RADDR1_14_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_14_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_14_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_14_RESETVAL 0x00000000

#define MPI_MAU_AMD_REG_AMD_RBUF_INFO2_15_OFFSET 0x5F8
#define MPI_MAU_AMD_REG_DBG_RADDR1_15_MASK 0xFFFFFFFF
#define MPI_MAU_AMD_REG_DBG_RADDR1_15_SHIFT 0
#define MPI_MAU_AMD_REG_DBG_RADDR1_15_LEN 32
#define MPI_MAU_AMD_REG_DBG_RADDR1_15_RESETVAL 0x00000000


#endif // __MPI_MAU_AMD_REG_ADDR_DEFINE_H__
