m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
!s12c _opt2
R1
!s12c _opt1
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/mmolinar/my_designs/lab2_mm
T_opt
!s110 1757287284
Vl59on`adWGbE`>XAL9Qa83
04 10 4 work lab2_mm_tb fast 0
=1-00be43eaec35-68be1374-167-1938
R1
!s12f OEM25U6 
Z3 !s12b OEM100
Z4 !s124 OEM100
Z5 !s135 nogc
Z6 o-quiet -auto_acc_if_foreign -work work +acc -L iCE40UP
Z7 tCvgOpt 0
n@_opt
Z8 OL;O;2024.2;79
T_opt1
!s110 1757274837
V`7W<X5;J_iKB?6P1`_icJ1
04 15 4 work display_gate_tb fast 0
=1-00be43eaec35-68bde2d5-1a0-7cec
R1
Z9 !s12f OEM25U2 
R3
R4
R5
R6
R7
n@_opt1
R8
R2
T_opt2
!s110 1757275076
VPFOgBVz55z314lKGl1N`a2
04 13 4 work switch_mux_tb fast 0
=1-00be43eaec35-68bde3c4-eb-4484
R1
R9
R3
R4
R5
R6
R7
n@_opt2
R8
R2
vdisplay_gate
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate.sv
Z10 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z11 !s110 1757287275
!i10b 1
!s100 EJVf]QM_d::eFnU;Dng^I1
I7OzkVV9NEJb_G_]Ql1Q@I1
S1
Z12 dC:/Users/mmolinar/e155-lab1/lab2/fpga/src
w1757273301
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate.sv
!i122 141
L0 7 11
Z13 VDg1SIo80bB@j0V0VzS_@n1
Z14 OL;L;2024.2;79
r1
!s85 0
31
Z15 !s108 1757287275.000000
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate.sv|
!i113 0
Z16 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R7
vdisplay_gate_tb
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate_tb.sv
R10
R11
!i10b 1
!s100 <^5dUR2Q8Ahh:L^@S@Xe_1
I_MRYf<k[h=VY;b5<_F@Y=2
S1
R12
w1757273789
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate_tb.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate_tb.sv
!i122 142
L0 10 61
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/display_gate_tb.sv|
!i113 0
R16
R7
vinput_sum
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum.sv
R10
R11
!i10b 1
!s100 J6g;m<39gMlY_=_cSNiJ52
I@VPec8<h2nDLDBfJZM=fF1
S1
R12
w1757273269
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum.sv
!i122 143
L0 7 9
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum.sv|
!i113 0
R16
R7
vinput_sum_tb
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum_tb.sv
R10
R11
!i10b 1
!s100 ZbY22@VC<LdOhNHnlBVY>1
I=R^lA>m[[:Nnkm?1e5OCi2
S1
R12
w1757273967
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum_tb.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum_tb.sv
!i122 144
L0 9 75
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/input_sum_tb.sv|
!i113 0
R16
R7
vlab2_mm_tb
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm_tb.sv
R10
R11
!i10b 1
!s100 d7CIze`cLXGB_P=XikQXY2
IlhIkFQYd:VAi1TfUd<Pb41
S1
R12
w1757287255
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm_tb.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm_tb.sv
!i122 146
L0 12 118
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm_tb.sv|
!i113 0
R16
R7
vseven_seg
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg.sv
R10
R11
!i10b 1
!s100 icAJ?dkl[e`lnScN4dd?S0
InBePL6l[ZONU[WRP:`VGg3
S1
R12
Z17 w1757192223
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg.sv
!i122 147
L0 8 26
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg.sv|
!i113 0
R16
R7
vseven_seg_tb
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg_tb.sv
R10
R11
!i10b 1
!s100 k>Ifh[kU>VH5FS7nkUN^02
I8EG2TFzYYz5>h>JmnfTNc3
S1
R12
R17
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg_tb.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg_tb.sv
!i122 148
L0 8 75
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/seven_seg_tb.sv|
!i113 0
R16
R7
vswitch_mux
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux.sv
R10
R11
!i10b 1
!s100 >KIX?7a`@mmGlG;4m1PDa1
IJZ`@6S7o@j>DZ;k8T;L6N2
S1
R12
w1757273351
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux.sv
!i122 149
L0 7 10
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux.sv|
!i113 0
R16
R7
vswitch_mux_tb
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux_tb.sv
R10
R11
!i10b 1
!s100 R_><0Rk1z60ekmj<[M6Ql3
I7LT95bTNX0HJV`<Fe04YI1
S1
R12
w1757274182
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux_tb.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux_tb.sv
!i122 150
L0 9 80
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/switch_mux_tb.sv|
!i113 0
R16
R7
vtop
2C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm.sv
R10
R11
!i10b 1
!s100 RY8lW[fEcXzJBOHgWFozJ3
IcM@ON=1Pmm7ZOiJ`;YKHK2
S1
R12
w1757287258
8C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm.sv
FC:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm.sv
!i122 145
L0 7 71
R13
R14
r1
!s85 0
31
R15
!s107 C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/mmolinar/e155-lab1/lab2/fpga/src/lab2_mm.sv|
!i113 0
R16
R7
