verilog work "top.v"
verilog work "tb_top.v"
verilog work "tb_freq_controller.v"
verilog work "divider_12.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
