
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1709530                       # Simulator instruction rate (inst/s)
host_mem_usage                              201499840                       # Number of bytes of host memory used
host_op_rate                                  2012756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1680.98                       # Real time elapsed on the host
host_tick_rate                              604891173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2873677679                       # Number of instructions simulated
sim_ops                                    3383394541                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       161630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        323257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 172855549                       # Number of branches fetched
system.switch_cpus.committedInsts           873677678                       # Number of instructions committed
system.switch_cpus.committedOps            1025908984                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387292                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    324534417                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    320578539                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    126023876                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            40069234                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     886742696                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            886742696                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1391384237                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    776145413                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           181317540                       # Number of load instructions
system.switch_cpus.num_mem_refs             299065666                       # number of memory refs
system.switch_cpus.num_store_insts          117748126                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      51246088                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             51246088                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     65160888                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     38445226                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         641443788     62.52%     62.52% # Class of executed instruction
system.switch_cpus.op_class::IntMult         55047438      5.37%     67.89% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.89% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5980957      0.58%     68.47% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3955974      0.39%     68.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1628141      0.16%     69.02% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        5394468      0.53%     69.54% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      6491974      0.63%     70.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          908489      0.09%     70.26% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        5632495      0.55%     70.81% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           359616      0.04%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead        181317540     17.67%     88.52% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       117748126     11.48%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1025909006                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         4023                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2520584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5041168                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             10                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             158867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        51643                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109983                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2764                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        158867                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       242139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       242749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       484888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 484888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     13624192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     13674880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27299072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27299072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            161631                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  161631    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              161631                       # Request fanout histogram
system.membus.reqLayer0.occupancy           442742876                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           444425896                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1538093575                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2498377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1619972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1062246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22207                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2498375                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7561746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7561752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    523380608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              523381120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          161636                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6610304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2682220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038747                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2678187     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4033      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2682220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4718143164                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5255413470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     10327168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10327296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      3296896                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        3296896                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data        80681                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              80682                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        25757                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             25757                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     10156463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             10156589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       3242399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             3242399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       3242399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     10156463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            13398988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples     51514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    161265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.006241376584                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         2888                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         2888                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             528516                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             48624                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      80682                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     25757                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   161364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   51514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9872                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10062                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10140                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8772                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9076                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            10010                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            10370                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            10652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10258                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10970                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           11882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9455                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             3132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             3272                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             2950                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             2854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             2890                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             3070                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             3260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             3002                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             3308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             3110                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            3084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            3140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            3641                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            4006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            3504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            3260                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  3498438574                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 806335000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             6522194824                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21693.46                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40443.46                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   80725                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  23498                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.06                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.61                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               161364                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               51514                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  80634                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  80633                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  2637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  2637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  2890                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  2890                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  2889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  2888                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  2888                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       108527                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.461867                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.076250                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    16.995649                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127         5446      5.02%      5.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       102477     94.43%     99.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          101      0.09%     99.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319          490      0.45%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            9      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       108527                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         2888                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     55.809903                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    52.932650                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.954033                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             2      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           29      1.00%      1.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          144      4.99%      6.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          343     11.88%     17.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          462     16.00%     33.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55          528     18.28%     52.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63          451     15.62%     67.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71          378     13.09%     80.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          259      8.97%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          143      4.95%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95           72      2.49%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           37      1.28%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           27      0.93%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            6      0.21%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            4      0.14%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         2888                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         2888                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.826524                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.816937                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.566373                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             252      8.73%      8.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            2634     91.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         2888                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              10321088                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   6208                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                3294912                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10327296                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             3296896                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       10.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        3.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    10.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     3.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016712164556                       # Total gap between requests
system.mem_ctrls0.avgGap                   9552064.23                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     10320960                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      3294912                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 10150357.846208153293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 3240448.162938854191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       161362                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks        51514                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data   6522124824                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23661389194677                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40419.21                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 459319586.81                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           404095440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           214781820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          599767140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         141216660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     70584872700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    331013380800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      483223952160                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       475.236415                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 859806374563                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 123047726845                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           370787340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           197078145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          551679240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         127524600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     66816600990                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    334186495200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      482516003115                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       474.540169                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 868098268434                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 114755832974                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     10361344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10361472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      3313408                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        3313408                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        80948                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              80949                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        25886                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             25886                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     10190074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             10190200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       3258638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             3258638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       3258638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     10190074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            13448839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples     51772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    161828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.006048412336                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         2900                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         2900                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             529525                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             48864                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      80949                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     25886                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   161898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   51772                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9908                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10202                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9926                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9226                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8648                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            10064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            10366                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            10742                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10192                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10476                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10258                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11036                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           11836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10188                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9556                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             3232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             3238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             3078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             2994                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             2785                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             3186                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             3296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             3154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             3164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             3146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            3224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            3040                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            3484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            4064                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            3484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            3172                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  3507048610                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 809150000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             6541361110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21671.19                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40421.19                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   81014                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  23634                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.06                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.65                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               161898                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               51772                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  80915                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  80915                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  2670                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  2670                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  2902                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  2902                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  2901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  2900                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  2900                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       108923                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.488134                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.093917                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    17.068485                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127         5468      5.02%      5.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191       102822     94.40%     99.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255          108      0.10%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319          509      0.47%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447           11      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       108923                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         2900                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     55.786897                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    52.743651                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.743566                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             4      0.14%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           34      1.17%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          142      4.90%      6.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          333     11.48%     17.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          496     17.10%     34.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55          546     18.83%     53.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63          474     16.34%     69.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71          339     11.69%     81.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          222      7.66%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          131      4.52%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95           73      2.52%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           51      1.76%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           24      0.83%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           13      0.45%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           11      0.38%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            3      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            3      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         2900                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         2900                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.841724                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.832894                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.543503                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             231      7.97%      7.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            2667     91.97%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         2900                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              10357120                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   4352                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                3311424                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10361472                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             3313408                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       10.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        3.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    10.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     3.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.11                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016712662454                       # Total gap between requests
system.mem_ctrls1.avgGap                   9516662.73                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     10356992                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      3311424                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 10185794.248821336776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 3256687.224882373586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       161896                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks        51772                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   6541291110                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23498736067237                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40404.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 453888898.77                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           404016900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           214740075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          601787760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         139781160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     70736541150                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    330885702720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      483248407365                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       475.260466                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 859473962010                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 123380139398                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           373693320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           198622710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          553678440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         130306860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     66474782250                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    334474306560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      482471227740                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       474.496133                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 868846841735                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 114007259673                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2358953                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2358953                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2358953                       # number of overall hits
system.l2.overall_hits::total                 2358953                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       161629                       # number of demand (read+write) misses
system.l2.demand_misses::total                 161631                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       161629                       # number of overall misses
system.l2.overall_misses::total                161631                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       171387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14748121149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14748292536                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       171387                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14748121149                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14748292536                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2520582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2520584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2520582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2520584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.064124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.064124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85693.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91246.751196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91246.682480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85693.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91246.751196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91246.682480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               51643                       # number of writebacks
system.l2.writebacks::total                     51643                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       161629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            161631                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       161629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           161631                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       154467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13365144216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13365298683                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       154467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13365144216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13365298683                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.064124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.064124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064124                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77233.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82690.261129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82690.193608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77233.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82690.261129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82690.193608                       # average overall mshr miss latency
system.l2.replacements                         161636                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1568329                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1568329                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1568329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1568329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        19443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19443                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    249068262                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     249068262                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        22207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.124465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.124465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90111.527496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90111.527496                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    225339144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    225339144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.124465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.124465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81526.463097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81526.463097                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       171387                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       171387                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85693.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85693.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       154467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       154467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77233.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77233.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2339510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2339510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       158865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          158865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14499052887                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14499052887                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2498375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2498375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.063587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91266.502294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91266.502294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       158865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       158865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13139805072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13139805072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.063587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82710.509376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82710.509376                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    14568218                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     74.937851                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.843667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9033.440721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.207260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 23729.508352                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.275679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.724167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30945                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  80755956                       # Number of tag accesses
system.l2.tags.data_accesses                 80755956                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    873677699                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2873966997                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    873677699                       # number of overall hits
system.cpu.icache.overall_hits::total      2873966997                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       175557                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       175557                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       175557                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       175557                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    873677701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2873967922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    873677701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2873967922                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87778.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   189.791351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87778.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   189.791351                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       173889                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       173889                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       173889                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       173889                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86944.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86944.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86944.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86944.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    873677699                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2873966997                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       175557                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       175557                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    873677701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2873967922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87778.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   189.791351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       173889                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       173889                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86944.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86944.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2873967922                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3106992.348108                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.543492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.383693                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000615                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112084749883                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112084749883                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    290922540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        957164608                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    290922540                       # number of overall hits
system.cpu.dcache.overall_hits::total       957164608                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2518562                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8108030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2518562                       # number of overall misses
system.cpu.dcache.overall_misses::total       8108030                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40688935128                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40688935128                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40688935128                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40688935128                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    293441102                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    965272638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    293441102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    965272638                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008583                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008583                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008400                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16155.621791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5018.350343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16155.621791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5018.350343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5318541                       # number of writebacks
system.cpu.dcache.writebacks::total           5318541                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2518562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2518562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2518562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2518562                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  38588454420                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38588454420                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  38588454420                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38588454420                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15321.621791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15321.621791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15321.621791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15321.621791                       # average overall mshr miss latency
system.cpu.dcache.replacements                8114728                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    176432872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       578728444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2496355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7725493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40223302920                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40223302920                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    178929227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    586453937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16112.813650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5206.567778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2496355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2496355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  38141342850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38141342850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15278.813650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15278.813650                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    114489668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      378436164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        22207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       382537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    465632208                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    465632208                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    114511875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    378818701                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20967.812311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1217.221362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        22207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    447111570                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    447111570                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20133.812311                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20133.812311                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      3234656                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9162464                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         2020                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6954                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     21903759                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21903759                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      3236676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9169418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000624                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000758                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10843.445050                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3149.807161                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         2020                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2020                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20219079                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20219079                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000624                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10009.445050                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10009.445050                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      3236676                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9169418                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      3236676                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9169418                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           983611474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8114984                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.209293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.034967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.964332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31483682152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31483682152                       # Number of data accesses

---------- End Simulation Statistics   ----------
