// Seed: 2354934788
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  wire  id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  wor   id_5
);
  logic [1 'b0 ==  -1 'b0 : 1 'h0] id_7;
  assign id_1 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input wire id_6
);
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_1,
      id_6,
      id_4
  );
  assign modCall_1.id_3 = 0;
  generate
    assign id_1 = -1;
  endgenerate
  assign id_1 = -1 == -1;
endmodule
