// Seed: 3795191851
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    output wand id_6,
    input wire id_7,
    output wand id_8,
    output supply1 id_9,
    output wor id_10,
    input wire id_11,
    output supply1 id_12
);
  wire id_14, id_15;
  module_0 modCall_1 (
      id_14,
      id_15
  );
  supply1 id_16 = 1;
  assign id_6  = 1;
  assign id_16 = id_2;
  always id_12 = id_16;
  and primCall (id_6, id_2, id_15, id_3, id_0, id_1, id_5, id_4, id_7, id_14);
endmodule
