
K
Command: %s
53*	vivadotcl2#
phys_opt_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
X

Starting %s Task
103*constraints2&
Physical Synthesis2default:defaultZ18-103
y

Phase %s%s
101*constraints2
1 2default:default25
!Physical Synthesis Initialization2default:defaultZ18-101
)
%s*constraints2
 2default:default
K
?Phase 1 Physical Synthesis Initialization | Checksum: 6d58f71e
*common
†

%s
*constraints2o
[Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 813.438 ; gain = 16.9922default:default
Š
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:002default:default2 
00:00:00.3562default:default2
813.4452default:default2
0.0002default:defaultZ17-268
²
(%s %s Timing Summary | WNS=%s | TNS=%s |333*physynth2
	Estimated2default:default2
 2default:default2
-7.1162default:default2
-347.4732default:defaultZ32-619
k

Phase %s%s
101*constraints2
2 2default:default2'
Fanout Optimization2default:defaultZ18-101
Ÿ
=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
12default:default2
152default:default2
nets2default:defaultZ32-76
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__02default:default2
72default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4522io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4522default:default2
12default:default8Z32-81
Å
'Processed net %s. Replicated %s times.
81*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]2default:default2
82default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__12default:default2
82default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__02default:default2
82default:default8Z32-81
–
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[15]#io0/inst_ADC_TOP/isnt_filter/O7[15]2default:default2j
)io0/inst_ADC_TOP/isnt_filter/y_array1_i_1	)io0/inst_ADC_TOP/isnt_filter/y_array1_i_12default:default8Z32-601
Î
'Processed net %s. Replicated %s times.
81*physynth2r
-io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep-io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep2default:default2
102default:default8Z32-81
³
'Processed net %s. Replicated %s times.
81*physynth2X
 io0/inst_ADC_TOP/isnt_filter/O18 io0/inst_ADC_TOP/isnt_filter/O182default:default2
62default:default8Z32-81
¹
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2X
 io0/inst_ADC_TOP/isnt_filter/O69 io0/inst_ADC_TOP/isnt_filter/O692default:default8Z32-572
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__12default:default2
62default:default8Z32-81
½
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O4[0]"io0/inst_ADC_TOP/isnt_filter/O4[0]2default:default8Z32-572
±
'Processed net %s. Replicated %s times.
81*physynth2V
io0/inst_ADC_TOP/isnt_filter/O8io0/inst_ADC_TOP/isnt_filter/O82default:default2
82default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__20io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__22default:default2
62default:default8Z32-81
³
'Processed net %s. Replicated %s times.
81*physynth2X
 io0/inst_ADC_TOP/isnt_filter/O34 io0/inst_ADC_TOP/isnt_filter/O342default:default2
72default:default8Z32-81
±
'Processed net %s. Replicated %s times.
81*physynth2V
io0/inst_ADC_TOP/isnt_filter/O9io0/inst_ADC_TOP/isnt_filter/O92default:default2
82default:default8Z32-81
Ë
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
12default:default2
122default:default2
nets2default:default2
832default:default2
	instances2default:defaultZ32-29
Ÿ
=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
22default:default2
122default:default2
nets2default:defaultZ32-76
–
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[15]#io0/inst_ADC_TOP/isnt_filter/O7[15]2default:default2j
)io0/inst_ADC_TOP/isnt_filter/y_array1_i_1	)io0/inst_ADC_TOP/isnt_filter/y_array1_i_12default:default8Z32-601
¼
-Processed net %s. Net driver %s was replaced
317*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_12default:default2v
/io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica_1	/io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica_12default:default8Z32-601
Ë
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]2default:default8Z32-572
Ë
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[3])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[3]2default:default8Z32-572
³
'Processed net %s. Replicated %s times.
81*physynth2X
 io0/inst_ADC_TOP/isnt_filter/O69 io0/inst_ADC_TOP/isnt_filter/O692default:default2
82default:default8Z32-81
®
-Processed net %s. Net driver %s was replaced
317*physynth2f
'io0/inst_ADC_TOP/isnt_filter/O18_repN_1'io0/inst_ADC_TOP/isnt_filter/O18_repN_12default:default2z
1io0/inst_ADC_TOP/isnt_filter/g2_b25_i_2_replica_1	1io0/inst_ADC_TOP/isnt_filter/g2_b25_i_2_replica_12default:default8Z32-601
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4522io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4522default:default2
22default:default8Z32-81
Ë
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2]2default:default8Z32-572
¶
-Processed net %s. Net driver %s was replaced
317*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__02default:default2p
,io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__0	,io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__02default:default8Z32-601
½
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O4[0]"io0/inst_ADC_TOP/isnt_filter/O4[0]2default:default8Z32-572
¶
-Processed net %s. Net driver %s was replaced
317*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__12default:default2p
,io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__1	,io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__12default:default8Z32-601
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4542io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4542default:default2
22default:default8Z32-81
Ê
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
22default:default2
32default:default2
nets2default:default2
122default:default2
	instances2default:defaultZ32-29
ž
=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
32default:default2
52default:default2
nets2default:defaultZ32-76
¼
-Processed net %s. Net driver %s was replaced
317*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_12default:default2v
/io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica_1	/io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica_12default:default8Z32-601
Ë
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]2default:default8Z32-572
Ë
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[3])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[3]2default:default8Z32-572
Ë
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2]2default:default8Z32-572
¶
-Processed net %s. Net driver %s was replaced
317*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__02default:default2p
,io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__0	,io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__02default:default8Z32-601
Ç
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
32default:default2
02default:default2
net2default:default2
02default:default2
instance2default:defaultZ32-29
>
2Phase 2 Fanout Optimization | Checksum: 128332e6e
*common
†

%s
*constraints2o
[Time (s): cpu = 00:02:20 ; elapsed = 00:02:19 . Memory (MB): peak = 825.137 ; gain = 28.6912default:default
t

Phase %s%s
101*constraints2
3 2default:default20
Placement Based Optimization2default:defaultZ18-101
‹
=Identified %s candidate %s for placement-based optimization.
334*physynth2
1002default:default2
nets2default:defaultZ32-660
—
(Processed net %s.  Re-placed instance %s337*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[3]"io0/inst_ADC_TOP/isnt_filter/O7[3]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_12	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_122default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[3]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[3]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[127][3]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[127][3]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1972io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1972default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_197	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1972default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5922io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5922default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_592	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5922default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_60io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_62default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_62default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_20io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_22default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_2	,io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_22default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[57]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[57]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[57]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[57]_i_12default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[60]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[60]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[60]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[60]_i_12default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[61]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[61]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[61]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[61]_i_12default:default8Z32-662
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_60io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_62default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_62default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_70io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_72default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_72default:default8Z32-663
Õ
(Processed net %s.  Re-placed instance %s337*physynth2†
7io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_452_repN7io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_452_repN2default:default2„
6io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_452_replica	6io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_452_replica2default:default8Z32-663
Í
(Processed net %s.  Re-placed instance %s337*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0_repN5io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0_repN2default:default2€
4io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__0_replica	4io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__0_replica2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1942io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1942default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_194	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1942default:default8Z32-662
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1952io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1952default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_195	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1952default:default8Z32-662
—
(Processed net %s.  Re-placed instance %s337*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[1]"io0/inst_ADC_TOP/isnt_filter/O7[1]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_14	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_142default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[1]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[1]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[91][1]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[91][1]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2112io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2112default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_211	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2112default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6492io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6492default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_649	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6492default:default8Z32-663
—
(Processed net %s.  Re-placed instance %s337*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[0]"io0/inst_ADC_TOP/isnt_filter/O7[0]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_15	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_152default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[0]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[0]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[106][0]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[106][0]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2202io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2202default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_220	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2202default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6852io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6852default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_685	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6852default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[3]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[3]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[126][3]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[126][3]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1962io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1962default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_196	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1962default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[107]_107[0]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[107]_107[0]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[107][0]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[107][0]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[62]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[62]_i_12default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[56]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[56]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[56]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[56]_i_12default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[59]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[59]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[59]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[59]_i_12default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[15]_15[1]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[15]_15[1]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[15][1]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[15][1]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2142io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2142default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_214	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2142default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6602io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6602default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_660	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6602default:default8Z32-663
—
(Processed net %s.  Re-placed instance %s337*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[2]"io0/inst_ADC_TOP/isnt_filter/O7[2]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_13	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_132default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[2]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[43][2]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[43][2]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2082io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2082default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_208	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2082default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6372io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6372default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_637	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6372default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[3]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][3]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][3]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5802io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5802default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_580	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5802default:default8Z32-663
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_101io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_102default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_10	-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_102default:default8Z32-662
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_70io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_72default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_72default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[53]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[53]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[53]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[53]_i_12default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[3]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][3]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][3]2default:default8Z32-663
—
(Processed net %s.  Re-placed instance %s337*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[5]"io0/inst_ADC_TOP/isnt_filter/O7[5]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_10	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_102default:default8Z32-663
Â
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[95]_95[5]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[95]_95[5]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[95][5]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[95][5]2default:default8Z32-662
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1792io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1792default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_179	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1792default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5202io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5202default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_520	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5202default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[2]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[56][2]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[56][2]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2092io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2092default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_209	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2092default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6412io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6412default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_641	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6412default:default8Z32-663
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_111io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_112default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_11	-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_112default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[2]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[59][2]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[59][2]2default:default8Z32-663
Â
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[42]_42[5]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[42]_42[5]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[42][5]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[42][5]2default:default8Z32-662
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1842io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1842default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_184	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1842default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5412io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5412default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_541	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5412default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[5]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[5]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[43][5]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[43][5]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[55]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[55]_i_12default:default8Z32-662
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2152io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2152default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_215	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2152default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[5]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[5]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][5]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][5]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[3]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[74][3]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[74][3]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5812io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5812default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_581	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5812default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[58]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[58]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[58]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[58]_i_12default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[3]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[28][3]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[28][3]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1992io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1992default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_199	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1992default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6002io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6002default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_600	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6002default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[108]_108[0]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[108]_108[0]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[108][0]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[108][0]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2102io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2102default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_210	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2102default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6842io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6842default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_684	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6842default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[3]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[90][3]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[90][3]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5852io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5852default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_585	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5852default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[3]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[75][3]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[75][3]2default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_50io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_52default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_5	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_52default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[1]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[1]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[90][1]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[90][1]2default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_40io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_42default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_4	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_42default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_40io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_42default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_4	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_42default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[47]_47[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[47]_47[2]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[47][2]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[47][2]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[1]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[1]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[75][1]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[75][1]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6362io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6362default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_636	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6362default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6452io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6452default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_645	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6452default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_70io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_72default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_72default:default8Z32-662
É
/Processed net %s.  Did not re-place instance %s336*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[5]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[5]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][5]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][5]2default:default8Z32-662
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1802io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1802default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_180	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1802default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5242io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_5242default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_524	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5242default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_50io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_52default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_5	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_52default:default8Z32-662
É
/Processed net %s.  Did not re-place instance %s336*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[5]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[5]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][5]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][5]2default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[39]_39[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[39]_39[2]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[39][2]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[39][2]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[3]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[63][3]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[63][3]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2012io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2012default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_201	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2012default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6082io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6082default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_608	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6082default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6382io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6382default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_638	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6382default:default8Z32-663
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_101io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_102default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_10	-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_102default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[1]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[1]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[74][1]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[74][1]2default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[124]_124[3]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[124]_124[3]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[124][3]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[124][3]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[46]_46[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[46]_46[2]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[46][2]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[46][2]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_60io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_62default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_62default:default8Z32-662
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_111io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_112default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_11	-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_112default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[102]_102[0]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[102]_102[0]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[102][0]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[102][0]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_14[1]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_14[1]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[14][1]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[14][1]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6862io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6862default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_686	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6862default:default8Z32-663
·
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_30io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_32default:default2v
/io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica_3	/io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica_32default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[108]_108[3]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[108]_108[3]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[108][3]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[108][3]2default:default8Z32-663
§
#Optimized %s %s.  Re-placed %s %s.
335*physynth2
632default:default2
nets2default:default2
632default:default2
	instances2default:defaultZ32-661
²
(%s %s Timing Summary | WNS=%s | TNS=%s |333*physynth2
	Estimated2default:default2
 2default:default2
-6.1892default:default2
-293.2812default:defaultZ32-619
G
;Phase 3 Placement Based Optimization | Checksum: 1a47b25d6
*common
†

%s
*constraints2o
[Time (s): cpu = 00:03:26 ; elapsed = 00:03:22 . Memory (MB): peak = 825.215 ; gain = 28.7702default:default
^

Phase %s%s
101*constraints2
4 2default:default2
Rewire2default:defaultZ18-101
X
Starting %s optimization...
227*physynth2
Signal Push2default:defaultZ32-246
j
.No nets found for rewiring (%s) optimization.
222*physynth2
Signal Push2default:defaultZ32-241
1
%Phase 4 Rewire | Checksum: 1a47b25d6
*common
†

%s
*constraints2o
[Time (s): cpu = 00:03:27 ; elapsed = 00:03:23 . Memory (MB): peak = 825.215 ; gain = 28.7702default:default
r

Phase %s%s
101*constraints2
5 2default:default2.
Critical Cell Optimization2default:defaultZ18-101
†
;Identified %s candidate %s for critical-cell optimization.
46*physynth2
992default:default2
nets2default:defaultZ32-46
œ
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[4]"io0/inst_ADC_TOP/isnt_filter/O7[4]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_11	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_112default:default8Z32-601
œ
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[0]"io0/inst_ADC_TOP/isnt_filter/O7[0]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_15	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_152default:default8Z32-601
Ý
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[0]2default:default8Z32-572
Ý
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[0]2default:default8Z32-572
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[46]_46[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[46]_46[0]2default:default2
12default:default8Z32-81
Õ
'Processed net %s. Replicated %s times.
81*physynth2z
1io0/inst_ADC_TOP/isnt_filter/x_array_reg[8]_8[25]1io0/inst_ADC_TOP/isnt_filter/x_array_reg[8]_8[25]2default:default2
12default:default8Z32-81
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_14[19]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_14[19]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_62[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_62[0]2default:default2
12default:default8Z32-81
œ
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[2]"io0/inst_ADC_TOP/isnt_filter/O7[2]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_13	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_132default:default8Z32-601
Ü
'Processed net %s. Replicated %s times.
81*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[2]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[2]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[0]2default:default2
12default:default8Z32-81
œ
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[12]#io0/inst_ADC_TOP/isnt_filter/O7[12]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_3	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_32default:default8Z32-601
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[12]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[12]2default:default2
12default:default8Z32-81
œ
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[13]#io0/inst_ADC_TOP/isnt_filter/O7[13]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_22default:default8Z32-601
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[15]_15[18]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[15]_15[18]2default:default2
12default:default8Z32-81
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[13]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[13]2default:default2
12default:default8Z32-81
ß
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[22]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[22]2default:default8Z32-572
š
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[9]"io0/inst_ADC_TOP/isnt_filter/O7[9]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_62default:default8Z32-601
š
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[8]"io0/inst_ADC_TOP/isnt_filter/O7[8]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_72default:default8Z32-601
œ
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[11]#io0/inst_ADC_TOP/isnt_filter/O7[11]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_42default:default8Z32-601
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[27]_27[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[27]_27[0]2default:default2
12default:default8Z32-81
Ý
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[0]2default:default8Z32-572
Þ
'Processed net %s. Replicated %s times.
81*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[12]5io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[12]2default:default2
12default:default8Z32-81
ß
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[10]_10[23]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[10]_10[23]2default:default8Z32-572
Ü
'Processed net %s. Replicated %s times.
81*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[108]_108[4]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[108]_108[4]2default:default2
12default:default8Z32-81
Á
'Processed net %s. Replicated %s times.
81*physynth2f
'io0/inst_ADC_TOP/isnt_filter/O69_repN_9'io0/inst_ADC_TOP/isnt_filter/O69_repN_92default:default2
22default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[95]_95[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[95]_95[8]2default:default2
12default:default8Z32-81
š
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[6]"io0/inst_ADC_TOP/isnt_filter/O7[6]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_9	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_92default:default8Z32-601
œ
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[10]#io0/inst_ADC_TOP/isnt_filter/O7[10]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_5	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_52default:default8Z32-601
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[47]_47[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[47]_47[0]2default:default2
12default:default8Z32-81
œ
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[14]#io0/inst_ADC_TOP/isnt_filter/O7[14]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_12default:default8Z32-601
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[14]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[14]2default:default2
12default:default8Z32-81
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[14]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[14]2default:default2
12default:default8Z32-81
½
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[1]"io0/inst_ADC_TOP/isnt_filter/O7[1]2default:default8Z32-572
ß
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[12]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[12]2default:default8Z32-572
½
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[3]"io0/inst_ADC_TOP/isnt_filter/O7[3]2default:default8Z32-572
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_44[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_44[0]2default:default2
12default:default8Z32-81
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[42]_42[25]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[42]_42[25]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[0]2default:default2
12default:default8Z32-81
š
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[7]"io0/inst_ADC_TOP/isnt_filter/O7[7]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_8	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_82default:default8Z32-601
Þ
'Processed net %s. Replicated %s times.
81*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[12]5io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[12]2default:default2
12default:default8Z32-81
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[24]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[24]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_14[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_14[0]2default:default2
12default:default8Z32-81
â
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[0]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[0]2default:default8Z32-572
Þ
'Processed net %s. Replicated %s times.
81*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[11]5io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[11]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_62[9]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_62[9]2default:default2
12default:default8Z32-81
Þ
'Processed net %s. Replicated %s times.
81*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/x_array_reg[107]_107[28]5io0/inst_ADC_TOP/isnt_filter/x_array_reg[107]_107[28]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[52]_52[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[52]_52[0]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[68]_68[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[68]_68[2]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[0]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[0]2default:default2
12default:default8Z32-81
ä
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[15]5io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[15]2default:default8Z32-572
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[6]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[6]2default:default2
12default:default8Z32-81
Õ
'Processed net %s. Replicated %s times.
81*physynth2z
1io0/inst_ADC_TOP/isnt_filter/x_array_reg[7]_7[26]1io0/inst_ADC_TOP/isnt_filter/x_array_reg[7]_7[26]2default:default2
12default:default8Z32-81
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[25]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[25]2default:default2
12default:default8Z32-81
Ü
'Processed net %s. Replicated %s times.
81*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[4]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[4]2default:default2
12default:default8Z32-81
Þ
'Processed net %s. Replicated %s times.
81*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/x_array_reg[104]_104[10]5io0/inst_ADC_TOP/isnt_filter/x_array_reg[104]_104[10]2default:default2
12default:default8Z32-81
Ý
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[4]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[4]2default:default8Z32-572
¨
$Optimized %s %s. Created %s new %s.
216*physynth2
462default:default2
nets2default:default2
352default:default2
	instances2default:defaultZ32-232
²
(%s %s Timing Summary | WNS=%s | TNS=%s |333*physynth2
	Estimated2default:default2
 2default:default2
-6.1892default:default2
-293.2812default:defaultZ32-619
E
9Phase 5 Critical Cell Optimization | Checksum: 157f3fe8a
*common
†

%s
*constraints2o
[Time (s): cpu = 00:05:13 ; elapsed = 00:05:12 . Memory (MB): peak = 825.691 ; gain = 29.2462default:default
q

Phase %s%s
101*constraints2
6 2default:default2-
DSP Register Optimization2default:defaultZ18-101
a
FNo candidate cells for DSP register optimization found in the design.
274*physynthZ32-456
D
8Phase 6 DSP Register Optimization | Checksum: 157f3fe8a
*common
†

%s
*constraints2o
[Time (s): cpu = 00:05:14 ; elapsed = 00:05:12 . Memory (MB): peak = 825.691 ; gain = 29.2462default:default
r

Phase %s%s
101*constraints2
7 2default:default2.
BRAM Register Optimization2default:defaultZ18-101
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r2default:default8Z32-614
´
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2 
Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r	Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r2default:default8Z32-614
´
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2 
Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r	Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r2default:default8Z32-614
`
ENo candidate cells for BRAM register optimization found in the design297*physynthZ32-526
E
9Phase 7 BRAM Register Optimization | Checksum: 157f3fe8a
*common
†

%s
*constraints2o
[Time (s): cpu = 00:05:14 ; elapsed = 00:05:13 . Memory (MB): peak = 825.691 ; gain = 29.2462default:default
s

Phase %s%s
101*constraints2
8 2default:default2/
Shift Register Optimization2default:defaultZ18-101
_
DNo candidate cells for SRL register optimization found in the design349*physynthZ32-677
F
:Phase 8 Shift Register Optimization | Checksum: 157f3fe8a
*common
†

%s
*constraints2o
[Time (s): cpu = 00:05:14 ; elapsed = 00:05:13 . Memory (MB): peak = 825.691 ; gain = 29.2462default:default
q

Phase %s%s
101*constraints2
9 2default:default2-
Critical Pin Optimization2default:defaultZ18-101
ˆ
:Identified %s candidate %s for critical-pin optimization.
320*physynth2
1002default:default2
nets2default:defaultZ32-606
ù
+Processed net %s.  Swapped %s critical %s.
327*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[27]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[27]2default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_19.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_192default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_42.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_422default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[63])io0/inst_ADC_TOP/isnt_filter/y_array0[63]2default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[57])io0/inst_ADC_TOP/isnt_filter/y_array0[57]2default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[60])io0/inst_ADC_TOP/isnt_filter/y_array0[60]2default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_54.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_542default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_37.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_372default:default2
12default:default2
pins2default:default8Z32-613
ë
+Processed net %s.  Swapped %s critical %s.
327*physynth2p
,io0/inst_ADC_TOP/isnt_filter/O69_repN_9_repN,io0/inst_ADC_TOP/isnt_filter/O69_repN_9_repN2default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_65.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_652default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[56])io0/inst_ADC_TOP/isnt_filter/y_array0[56]2default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[59])io0/inst_ADC_TOP/isnt_filter/y_array0[59]2default:default2
12default:default2
pins2default:default8Z32-613
ü
+Processed net %s.  Swapped %s critical %s.
327*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[1]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[1]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_421io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_422default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[53])io0/inst_ADC_TOP/isnt_filter/y_array0[53]2default:default2
12default:default2
pins2default:default8Z32-613
ü
+Processed net %s.  Swapped %s critical %s.
327*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[0]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_106[0]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_441io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_442default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_7052io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_7052default:default2
12default:default2
pins2default:default8Z32-613
‚
+Processed net %s.  Swapped %s critical %s.
327*physynth2†
7io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_452_repN7io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_452_repN2default:default2
162default:default2
pin2default:default8Z32-613
þ
+Processed net %s.  Swapped %s critical %s.
327*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0_repN5io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0_repN2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_381io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_382default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_411io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_412default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6292io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6292default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[55])io0/inst_ADC_TOP/isnt_filter/y_array0[55]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/x_array_reg[3]_3[11]1io0/inst_ADC_TOP/isnt_filter/x_array_reg[3]_3[11]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_231io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_232default:default2
12default:default2
pins2default:default8Z32-613
ò
+Processed net %s.  Swapped %s critical %s.
327*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_50io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_52default:default2
32default:default2
pin2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]2default:default2
302default:default2
pin2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_281io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_282default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4192io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4192default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[58])io0/inst_ADC_TOP/isnt_filter/y_array0[58]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[15]_15[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[15]_15[2]2default:default2
12default:default2
pins2default:default8Z32-613
ó
+Processed net %s.  Swapped %s critical %s.
327*physynth2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[6]_6[2]0io0/inst_ADC_TOP/isnt_filter/x_array_reg[6]_6[2]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6282io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6282default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_7042io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_7042default:default2
12default:default2
pins2default:default8Z32-613
ò
+Processed net %s.  Swapped %s critical %s.
327*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_12default:default2
42default:default2
pin2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_431io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_432default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6722io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6722default:default2
12default:default2
pins2default:default8Z32-613
þ
+Processed net %s.  Swapped %s critical %s.
327*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[15]5io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[15]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[3]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[3]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6052io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6052default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[38]_38[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[38]_38[2]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6382io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6382default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_55.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_552default:default2
12default:default2
pins2default:default8Z32-613
€
+Processed net %s.  Swapped %s critical %s.
327*physynth2„
6io0/inst_ADC_TOP/isnt_filter/x_array_reg[7]_7[26]_repN6io0/inst_ADC_TOP/isnt_filter/x_array_reg[7]_7[26]_repN2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[2]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_401io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_402default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6132io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6132default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6532io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6532default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[1]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[1]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6642io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6642default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[2]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[2]2default:default2
12default:default2
pins2default:default8Z32-613
ù
+Processed net %s.  Swapped %s critical %s.
327*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_44[23]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_44[23]2default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_46.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_462default:default2
12default:default2
pins2default:default8Z32-613
ï
+Processed net %s.  Swapped %s critical %s.
327*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_61.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_612default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/x_array_reg[6]_6[27]1io0/inst_ADC_TOP/isnt_filter/x_array_reg[6]_6[27]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4392io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4392default:default2
12default:default2
pins2default:default8Z32-613
ù
+Processed net %s.  Swapped %s critical %s.
327*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[26]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[26]2default:default2
12default:default2
pins2default:default8Z32-613
¡
!Optimized %s %s.  Swapped %s %s.
322*physynth2
592default:default2
nets2default:default2
1082default:default2
pins2default:defaultZ32-608
D
8Phase 9 Critical Pin Optimization | Checksum: 157f3fe8a
*common
†

%s
*constraints2o
[Time (s): cpu = 00:05:51 ; elapsed = 00:05:50 . Memory (MB): peak = 825.691 ; gain = 29.2462default:default
v

Phase %s%s
101*constraints2
10 2default:default21
Very High Fanout Optimization2default:defaultZ18-101

=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
12default:default2
12default:default2
net2default:defaultZ32-76
Ž
'Processed net %s. Replicated %s times.
81*physynth22
rst0/p_0_in_0rst0/p_0_in_02default:default2
242default:default8Z32-81
É
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
12default:default2
12default:default2
net2default:default2
242default:default2
	instances2default:defaultZ32-29
I
=Phase 10 Very High Fanout Optimization | Checksum: 1f4bd0b5b
*common
†

%s
*constraints2o
[Time (s): cpu = 00:06:57 ; elapsed = 00:06:56 . Memory (MB): peak = 833.145 ; gain = 36.6992default:default
q

Phase %s%s
101*constraints2
11 2default:default2,
BRAM Enable Optimization2default:defaultZ18-101
D
8Phase 11 BRAM Enable Optimization | Checksum: 1f4bd0b5b
*common
†

%s
*constraints2o
[Time (s): cpu = 00:06:57 ; elapsed = 00:06:56 . Memory (MB): peak = 833.145 ; gain = 36.6992default:default
Š
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:012default:default2 
00:00:00.4392default:default2
833.1452default:default2
0.0002default:defaultZ17-268
“
>Post Physical Optimization Timing Summary | WNS=%s | TNS=%s |
318*physynth2
-5.7242default:default2
-268.1892default:defaultZ32-603
A
5Ending Physical Synthesis Task | Checksum: 24707d75e
*common
†

%s
*constraints2o
[Time (s): cpu = 00:00:00 ; elapsed = 00:06:57 . Memory (MB): peak = 833.145 ; gain = 36.6992default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
3152default:default2
872default:default2
12default:default2
02default:defaultZ4-41
X
%s completed successfully
29*	vivadotcl2#
phys_opt_design2default:defaultZ4-42
þ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
phys_opt_design: 2default:default2
00:08:112default:default2
00:08:382default:default2
833.1452default:default2
43.4492default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210

I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:092default:default2
00:00:092default:default2
833.1452default:default2
0.0002default:defaultZ17-268
þ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:182default:default2
00:00:202default:default2
833.1452default:default2
0.0002default:defaultZ17-268


End Record