#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000150048aedf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000150048eb830_0 .net "PC", 31 0, v00000150048e5ee0_0;  1 drivers
v00000150048eabb0_0 .var "clk", 0 0;
v00000150048ea2f0_0 .net "clkout", 0 0, L_000001500492eef0;  1 drivers
v00000150048eb150_0 .net "cycles_consumed", 31 0, v00000150048ebf10_0;  1 drivers
v00000150048ea430_0 .var "rst", 0 0;
S_0000015004855d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000150048aedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000150048c3190 .param/l "RType" 0 4 2, C4<000000>;
P_00000150048c31c8 .param/l "add" 0 4 5, C4<100000>;
P_00000150048c3200 .param/l "addi" 0 4 8, C4<001000>;
P_00000150048c3238 .param/l "addu" 0 4 5, C4<100001>;
P_00000150048c3270 .param/l "and_" 0 4 5, C4<100100>;
P_00000150048c32a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000150048c32e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000150048c3318 .param/l "bne" 0 4 10, C4<000101>;
P_00000150048c3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000150048c3388 .param/l "j" 0 4 12, C4<000010>;
P_00000150048c33c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000150048c33f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000150048c3430 .param/l "lw" 0 4 8, C4<100011>;
P_00000150048c3468 .param/l "nor_" 0 4 5, C4<100111>;
P_00000150048c34a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000150048c34d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000150048c3510 .param/l "sgt" 0 4 6, C4<101011>;
P_00000150048c3548 .param/l "sll" 0 4 6, C4<000000>;
P_00000150048c3580 .param/l "slt" 0 4 5, C4<101010>;
P_00000150048c35b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000150048c35f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000150048c3628 .param/l "sub" 0 4 5, C4<100010>;
P_00000150048c3660 .param/l "subu" 0 4 5, C4<100011>;
P_00000150048c3698 .param/l "sw" 0 4 8, C4<101011>;
P_00000150048c36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000150048c3708 .param/l "xori" 0 4 8, C4<001110>;
L_000001500492f3c0 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492f430 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492e7f0 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492ee80 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492eb00 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492f2e0 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492f4a0 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492f510 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492eef0 .functor OR 1, v00000150048eabb0_0, v00000150048b7a00_0, C4<0>, C4<0>;
L_000001500492efd0 .functor OR 1, L_00000150048edac0, L_00000150048ee100, C4<0>, C4<0>;
L_000001500492f270 .functor AND 1, L_00000150048ed160, L_00000150048ed660, C4<1>, C4<1>;
L_000001500492e630 .functor NOT 1, v00000150048ea430_0, C4<0>, C4<0>, C4<0>;
L_000001500492e710 .functor OR 1, L_00000150048ece40, L_00000150048ec620, C4<0>, C4<0>;
L_000001500492f190 .functor OR 1, L_000001500492e710, L_00000150048ed3e0, C4<0>, C4<0>;
L_000001500492ea20 .functor OR 1, L_00000150048ed7a0, L_0000015004989500, C4<0>, C4<0>;
L_000001500492ec50 .functor AND 1, L_00000150048ec9e0, L_000001500492ea20, C4<1>, C4<1>;
L_000001500492ef60 .functor OR 1, L_0000015004988ce0, L_0000015004988e20, C4<0>, C4<0>;
L_000001500492ebe0 .functor AND 1, L_00000150049882e0, L_000001500492ef60, C4<1>, C4<1>;
L_000001500492ecc0 .functor NOT 1, L_000001500492eef0, C4<0>, C4<0>, C4<0>;
v00000150048e4d60_0 .net "ALUOp", 3 0, v00000150048b7280_0;  1 drivers
v00000150048e4e00_0 .net "ALUResult", 31 0, v00000150048e5300_0;  1 drivers
v00000150048e4f40_0 .net "ALUSrc", 0 0, v00000150048b6f60_0;  1 drivers
v00000150048e6ff0_0 .net "ALUin2", 31 0, L_0000015004988560;  1 drivers
v00000150048e7630_0 .net "MemReadEn", 0 0, v00000150048b6740_0;  1 drivers
v00000150048e6c30_0 .net "MemWriteEn", 0 0, v00000150048b5f20_0;  1 drivers
v00000150048e6410_0 .net "MemtoReg", 0 0, v00000150048b6d80_0;  1 drivers
v00000150048e67d0_0 .net "PC", 31 0, v00000150048e5ee0_0;  alias, 1 drivers
v00000150048e7f90_0 .net "PCPlus1", 31 0, L_00000150048eca80;  1 drivers
v00000150048e80d0_0 .net "PCsrc", 0 0, v00000150048e5da0_0;  1 drivers
v00000150048e74f0_0 .net "RegDst", 0 0, v00000150048b7640_0;  1 drivers
v00000150048e8170_0 .net "RegWriteEn", 0 0, v00000150048b6100_0;  1 drivers
v00000150048e7c70_0 .net "WriteRegister", 4 0, L_00000150048ede80;  1 drivers
v00000150048e7450_0 .net *"_ivl_0", 0 0, L_000001500492f3c0;  1 drivers
L_000001500492f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000150048e7090_0 .net/2u *"_ivl_10", 4 0, L_000001500492f640;  1 drivers
L_000001500492fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e7ef0_0 .net *"_ivl_101", 15 0, L_000001500492fa30;  1 drivers
v00000150048e6eb0_0 .net *"_ivl_102", 31 0, L_00000150048ee060;  1 drivers
L_000001500492fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e76d0_0 .net *"_ivl_105", 25 0, L_000001500492fa78;  1 drivers
L_000001500492fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e64b0_0 .net/2u *"_ivl_106", 31 0, L_000001500492fac0;  1 drivers
v00000150048e6370_0 .net *"_ivl_108", 0 0, L_00000150048ed160;  1 drivers
L_000001500492fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000150048e6550_0 .net/2u *"_ivl_110", 5 0, L_000001500492fb08;  1 drivers
v00000150048e7590_0 .net *"_ivl_112", 0 0, L_00000150048ed660;  1 drivers
v00000150048e7130_0 .net *"_ivl_115", 0 0, L_000001500492f270;  1 drivers
v00000150048e62d0_0 .net *"_ivl_116", 47 0, L_00000150048eda20;  1 drivers
L_000001500492fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e65f0_0 .net *"_ivl_119", 15 0, L_000001500492fb50;  1 drivers
L_000001500492f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000150048e7770_0 .net/2u *"_ivl_12", 5 0, L_000001500492f688;  1 drivers
v00000150048e7d10_0 .net *"_ivl_120", 47 0, L_00000150048ed8e0;  1 drivers
L_000001500492fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e7810_0 .net *"_ivl_123", 15 0, L_000001500492fb98;  1 drivers
v00000150048e6690_0 .net *"_ivl_125", 0 0, L_00000150048edb60;  1 drivers
v00000150048e6730_0 .net *"_ivl_126", 31 0, L_00000150048edca0;  1 drivers
v00000150048e78b0_0 .net *"_ivl_128", 47 0, L_00000150048ecc60;  1 drivers
v00000150048e71d0_0 .net *"_ivl_130", 47 0, L_00000150048ec4e0;  1 drivers
v00000150048e69b0_0 .net *"_ivl_132", 47 0, L_00000150048ed980;  1 drivers
v00000150048e8030_0 .net *"_ivl_134", 47 0, L_00000150048ecda0;  1 drivers
v00000150048e6870_0 .net *"_ivl_14", 0 0, L_00000150048eb1f0;  1 drivers
v00000150048e7950_0 .net *"_ivl_140", 0 0, L_000001500492e630;  1 drivers
L_000001500492fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e6910_0 .net/2u *"_ivl_142", 31 0, L_000001500492fc28;  1 drivers
L_000001500492fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000150048e79f0_0 .net/2u *"_ivl_146", 5 0, L_000001500492fd00;  1 drivers
v00000150048e6e10_0 .net *"_ivl_148", 0 0, L_00000150048ece40;  1 drivers
L_000001500492fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000150048e7a90_0 .net/2u *"_ivl_150", 5 0, L_000001500492fd48;  1 drivers
v00000150048e7e50_0 .net *"_ivl_152", 0 0, L_00000150048ec620;  1 drivers
v00000150048e6a50_0 .net *"_ivl_155", 0 0, L_000001500492e710;  1 drivers
L_000001500492fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000150048e7270_0 .net/2u *"_ivl_156", 5 0, L_000001500492fd90;  1 drivers
v00000150048e6af0_0 .net *"_ivl_158", 0 0, L_00000150048ed3e0;  1 drivers
L_000001500492f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000150048e6f50_0 .net/2u *"_ivl_16", 4 0, L_000001500492f6d0;  1 drivers
v00000150048e6b90_0 .net *"_ivl_161", 0 0, L_000001500492f190;  1 drivers
L_000001500492fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e6cd0_0 .net/2u *"_ivl_162", 15 0, L_000001500492fdd8;  1 drivers
v00000150048e7b30_0 .net *"_ivl_164", 31 0, L_00000150048ee1a0;  1 drivers
v00000150048e6d70_0 .net *"_ivl_167", 0 0, L_00000150048edfc0;  1 drivers
v00000150048e7bd0_0 .net *"_ivl_168", 15 0, L_00000150048ec6c0;  1 drivers
v00000150048e7310_0 .net *"_ivl_170", 31 0, L_00000150048ed5c0;  1 drivers
v00000150048e73b0_0 .net *"_ivl_174", 31 0, L_00000150048ec8a0;  1 drivers
L_000001500492fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e7db0_0 .net *"_ivl_177", 25 0, L_000001500492fe20;  1 drivers
L_000001500492fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e9c80_0 .net/2u *"_ivl_178", 31 0, L_000001500492fe68;  1 drivers
v00000150048e9500_0 .net *"_ivl_180", 0 0, L_00000150048ec9e0;  1 drivers
L_000001500492feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000150048e96e0_0 .net/2u *"_ivl_182", 5 0, L_000001500492feb0;  1 drivers
v00000150048e8600_0 .net *"_ivl_184", 0 0, L_00000150048ed7a0;  1 drivers
L_000001500492fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000150048e9960_0 .net/2u *"_ivl_186", 5 0, L_000001500492fef8;  1 drivers
v00000150048e9aa0_0 .net *"_ivl_188", 0 0, L_0000015004989500;  1 drivers
v00000150048e8380_0 .net *"_ivl_19", 4 0, L_00000150048eac50;  1 drivers
v00000150048e86a0_0 .net *"_ivl_191", 0 0, L_000001500492ea20;  1 drivers
v00000150048e9280_0 .net *"_ivl_193", 0 0, L_000001500492ec50;  1 drivers
L_000001500492ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000150048e9d20_0 .net/2u *"_ivl_194", 5 0, L_000001500492ff40;  1 drivers
v00000150048e8740_0 .net *"_ivl_196", 0 0, L_0000015004989320;  1 drivers
L_000001500492ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000150048e9140_0 .net/2u *"_ivl_198", 31 0, L_000001500492ff88;  1 drivers
L_000001500492f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000150048e82e0_0 .net/2u *"_ivl_2", 5 0, L_000001500492f5f8;  1 drivers
v00000150048e9b40_0 .net *"_ivl_20", 4 0, L_00000150048eb970;  1 drivers
v00000150048e90a0_0 .net *"_ivl_200", 31 0, L_0000015004988600;  1 drivers
v00000150048e9dc0_0 .net *"_ivl_204", 31 0, L_0000015004988ec0;  1 drivers
L_000001500492ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e8ba0_0 .net *"_ivl_207", 25 0, L_000001500492ffd0;  1 drivers
L_0000015004930018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e87e0_0 .net/2u *"_ivl_208", 31 0, L_0000015004930018;  1 drivers
v00000150048e8ce0_0 .net *"_ivl_210", 0 0, L_00000150049882e0;  1 drivers
L_0000015004930060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000150048ea0e0_0 .net/2u *"_ivl_212", 5 0, L_0000015004930060;  1 drivers
v00000150048e9320_0 .net *"_ivl_214", 0 0, L_0000015004988ce0;  1 drivers
L_00000150049300a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000150048e8ec0_0 .net/2u *"_ivl_216", 5 0, L_00000150049300a8;  1 drivers
v00000150048e8b00_0 .net *"_ivl_218", 0 0, L_0000015004988e20;  1 drivers
v00000150048e91e0_0 .net *"_ivl_221", 0 0, L_000001500492ef60;  1 drivers
v00000150048e9e60_0 .net *"_ivl_223", 0 0, L_000001500492ebe0;  1 drivers
L_00000150049300f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000150048e8420_0 .net/2u *"_ivl_224", 5 0, L_00000150049300f0;  1 drivers
v00000150048e9640_0 .net *"_ivl_226", 0 0, L_0000015004988240;  1 drivers
v00000150048e9f00_0 .net *"_ivl_228", 31 0, L_0000015004988420;  1 drivers
v00000150048e8e20_0 .net *"_ivl_24", 0 0, L_000001500492e7f0;  1 drivers
L_000001500492f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000150048e8f60_0 .net/2u *"_ivl_26", 4 0, L_000001500492f718;  1 drivers
v00000150048e98c0_0 .net *"_ivl_29", 4 0, L_00000150048eba10;  1 drivers
v00000150048e9be0_0 .net *"_ivl_32", 0 0, L_000001500492ee80;  1 drivers
L_000001500492f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000150048e9000_0 .net/2u *"_ivl_34", 4 0, L_000001500492f760;  1 drivers
v00000150048e93c0_0 .net *"_ivl_37", 4 0, L_00000150048ebbf0;  1 drivers
v00000150048e9780_0 .net *"_ivl_40", 0 0, L_000001500492eb00;  1 drivers
L_000001500492f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e9460_0 .net/2u *"_ivl_42", 15 0, L_000001500492f7a8;  1 drivers
v00000150048e8d80_0 .net *"_ivl_45", 15 0, L_00000150048ec3a0;  1 drivers
v00000150048e95a0_0 .net *"_ivl_48", 0 0, L_000001500492f2e0;  1 drivers
v00000150048e9fa0_0 .net *"_ivl_5", 5 0, L_00000150048eaf70;  1 drivers
L_000001500492f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048ea040_0 .net/2u *"_ivl_50", 36 0, L_000001500492f7f0;  1 drivers
L_000001500492f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e9820_0 .net/2u *"_ivl_52", 31 0, L_000001500492f838;  1 drivers
v00000150048e9a00_0 .net *"_ivl_55", 4 0, L_00000150048ec300;  1 drivers
v00000150048e8a60_0 .net *"_ivl_56", 36 0, L_00000150048edc00;  1 drivers
v00000150048e89c0_0 .net *"_ivl_58", 36 0, L_00000150048edd40;  1 drivers
v00000150048ea180_0 .net *"_ivl_62", 0 0, L_000001500492f4a0;  1 drivers
L_000001500492f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000150048e84c0_0 .net/2u *"_ivl_64", 5 0, L_000001500492f880;  1 drivers
v00000150048e8560_0 .net *"_ivl_67", 5 0, L_00000150048ecf80;  1 drivers
v00000150048e8c40_0 .net *"_ivl_70", 0 0, L_000001500492f510;  1 drivers
L_000001500492f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e8880_0 .net/2u *"_ivl_72", 57 0, L_000001500492f8c8;  1 drivers
L_000001500492f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e8920_0 .net/2u *"_ivl_74", 31 0, L_000001500492f910;  1 drivers
v00000150048ea890_0 .net *"_ivl_77", 25 0, L_00000150048ed2a0;  1 drivers
v00000150048eaed0_0 .net *"_ivl_78", 57 0, L_00000150048ed480;  1 drivers
v00000150048ea4d0_0 .net *"_ivl_8", 0 0, L_000001500492f430;  1 drivers
v00000150048eb470_0 .net *"_ivl_80", 57 0, L_00000150048edde0;  1 drivers
L_000001500492f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000150048ea930_0 .net/2u *"_ivl_84", 31 0, L_000001500492f958;  1 drivers
L_000001500492f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000150048ea570_0 .net/2u *"_ivl_88", 5 0, L_000001500492f9a0;  1 drivers
v00000150048eb510_0 .net *"_ivl_90", 0 0, L_00000150048edac0;  1 drivers
L_000001500492f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000150048eb0b0_0 .net/2u *"_ivl_92", 5 0, L_000001500492f9e8;  1 drivers
v00000150048eaa70_0 .net *"_ivl_94", 0 0, L_00000150048ee100;  1 drivers
v00000150048ebe70_0 .net *"_ivl_97", 0 0, L_000001500492efd0;  1 drivers
v00000150048eb5b0_0 .net *"_ivl_98", 47 0, L_00000150048ecb20;  1 drivers
v00000150048ea610_0 .net "adderResult", 31 0, L_00000150048ed700;  1 drivers
v00000150048ebfb0_0 .net "address", 31 0, L_00000150048ed0c0;  1 drivers
v00000150048eb3d0_0 .net "clk", 0 0, L_000001500492eef0;  alias, 1 drivers
v00000150048ebf10_0 .var "cycles_consumed", 31 0;
v00000150048eab10_0 .net "extImm", 31 0, L_00000150048ec800;  1 drivers
v00000150048ec050_0 .net "funct", 5 0, L_00000150048ecbc0;  1 drivers
v00000150048eb290_0 .net "hlt", 0 0, v00000150048b7a00_0;  1 drivers
v00000150048eacf0_0 .net "imm", 15 0, L_00000150048ec440;  1 drivers
v00000150048ec190_0 .net "immediate", 31 0, L_0000015004988a60;  1 drivers
v00000150048ebb50_0 .net "input_clk", 0 0, v00000150048eabb0_0;  1 drivers
v00000150048eae30_0 .net "instruction", 31 0, L_00000150048ecee0;  1 drivers
v00000150048eb330_0 .net "memoryReadData", 31 0, v00000150048e5a80_0;  1 drivers
v00000150048ec0f0_0 .net "nextPC", 31 0, L_00000150048ec760;  1 drivers
v00000150048ea6b0_0 .net "opcode", 5 0, L_00000150048eb8d0;  1 drivers
v00000150048ebc90_0 .net "rd", 4 0, L_00000150048eb010;  1 drivers
v00000150048ead90_0 .net "readData1", 31 0, L_000001500492f350;  1 drivers
v00000150048ebd30_0 .net "readData1_w", 31 0, L_0000015004988f60;  1 drivers
v00000150048ea9d0_0 .net "readData2", 31 0, L_000001500492f0b0;  1 drivers
v00000150048ebdd0_0 .net "rs", 4 0, L_00000150048ebab0;  1 drivers
v00000150048ea750_0 .net "rst", 0 0, v00000150048ea430_0;  1 drivers
v00000150048eb650_0 .net "rt", 4 0, L_00000150048ed840;  1 drivers
v00000150048ea7f0_0 .net "shamt", 31 0, L_00000150048ecd00;  1 drivers
v00000150048ea390_0 .net "wire_instruction", 31 0, L_000001500492eb70;  1 drivers
v00000150048eb6f0_0 .net "writeData", 31 0, L_0000015004987ca0;  1 drivers
v00000150048eb790_0 .net "zero", 0 0, L_0000015004989000;  1 drivers
L_00000150048eaf70 .part L_00000150048ecee0, 26, 6;
L_00000150048eb8d0 .functor MUXZ 6, L_00000150048eaf70, L_000001500492f5f8, L_000001500492f3c0, C4<>;
L_00000150048eb1f0 .cmp/eq 6, L_00000150048eb8d0, L_000001500492f688;
L_00000150048eac50 .part L_00000150048ecee0, 11, 5;
L_00000150048eb970 .functor MUXZ 5, L_00000150048eac50, L_000001500492f6d0, L_00000150048eb1f0, C4<>;
L_00000150048eb010 .functor MUXZ 5, L_00000150048eb970, L_000001500492f640, L_000001500492f430, C4<>;
L_00000150048eba10 .part L_00000150048ecee0, 21, 5;
L_00000150048ebab0 .functor MUXZ 5, L_00000150048eba10, L_000001500492f718, L_000001500492e7f0, C4<>;
L_00000150048ebbf0 .part L_00000150048ecee0, 16, 5;
L_00000150048ed840 .functor MUXZ 5, L_00000150048ebbf0, L_000001500492f760, L_000001500492ee80, C4<>;
L_00000150048ec3a0 .part L_00000150048ecee0, 0, 16;
L_00000150048ec440 .functor MUXZ 16, L_00000150048ec3a0, L_000001500492f7a8, L_000001500492eb00, C4<>;
L_00000150048ec300 .part L_00000150048ecee0, 6, 5;
L_00000150048edc00 .concat [ 5 32 0 0], L_00000150048ec300, L_000001500492f838;
L_00000150048edd40 .functor MUXZ 37, L_00000150048edc00, L_000001500492f7f0, L_000001500492f2e0, C4<>;
L_00000150048ecd00 .part L_00000150048edd40, 0, 32;
L_00000150048ecf80 .part L_00000150048ecee0, 0, 6;
L_00000150048ecbc0 .functor MUXZ 6, L_00000150048ecf80, L_000001500492f880, L_000001500492f4a0, C4<>;
L_00000150048ed2a0 .part L_00000150048ecee0, 0, 26;
L_00000150048ed480 .concat [ 26 32 0 0], L_00000150048ed2a0, L_000001500492f910;
L_00000150048edde0 .functor MUXZ 58, L_00000150048ed480, L_000001500492f8c8, L_000001500492f510, C4<>;
L_00000150048ed0c0 .part L_00000150048edde0, 0, 32;
L_00000150048eca80 .arith/sum 32, v00000150048e5ee0_0, L_000001500492f958;
L_00000150048edac0 .cmp/eq 6, L_00000150048eb8d0, L_000001500492f9a0;
L_00000150048ee100 .cmp/eq 6, L_00000150048eb8d0, L_000001500492f9e8;
L_00000150048ecb20 .concat [ 32 16 0 0], L_00000150048ed0c0, L_000001500492fa30;
L_00000150048ee060 .concat [ 6 26 0 0], L_00000150048eb8d0, L_000001500492fa78;
L_00000150048ed160 .cmp/eq 32, L_00000150048ee060, L_000001500492fac0;
L_00000150048ed660 .cmp/eq 6, L_00000150048ecbc0, L_000001500492fb08;
L_00000150048eda20 .concat [ 32 16 0 0], L_000001500492f350, L_000001500492fb50;
L_00000150048ed8e0 .concat [ 32 16 0 0], v00000150048e5ee0_0, L_000001500492fb98;
L_00000150048edb60 .part L_00000150048ec440, 15, 1;
LS_00000150048edca0_0_0 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_0_4 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_0_8 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_0_12 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_0_16 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_0_20 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_0_24 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_0_28 .concat [ 1 1 1 1], L_00000150048edb60, L_00000150048edb60, L_00000150048edb60, L_00000150048edb60;
LS_00000150048edca0_1_0 .concat [ 4 4 4 4], LS_00000150048edca0_0_0, LS_00000150048edca0_0_4, LS_00000150048edca0_0_8, LS_00000150048edca0_0_12;
LS_00000150048edca0_1_4 .concat [ 4 4 4 4], LS_00000150048edca0_0_16, LS_00000150048edca0_0_20, LS_00000150048edca0_0_24, LS_00000150048edca0_0_28;
L_00000150048edca0 .concat [ 16 16 0 0], LS_00000150048edca0_1_0, LS_00000150048edca0_1_4;
L_00000150048ecc60 .concat [ 16 32 0 0], L_00000150048ec440, L_00000150048edca0;
L_00000150048ec4e0 .arith/sum 48, L_00000150048ed8e0, L_00000150048ecc60;
L_00000150048ed980 .functor MUXZ 48, L_00000150048ec4e0, L_00000150048eda20, L_000001500492f270, C4<>;
L_00000150048ecda0 .functor MUXZ 48, L_00000150048ed980, L_00000150048ecb20, L_000001500492efd0, C4<>;
L_00000150048ed700 .part L_00000150048ecda0, 0, 32;
L_00000150048ec760 .functor MUXZ 32, L_00000150048eca80, L_00000150048ed700, v00000150048e5da0_0, C4<>;
L_00000150048ecee0 .functor MUXZ 32, L_000001500492eb70, L_000001500492fc28, L_000001500492e630, C4<>;
L_00000150048ece40 .cmp/eq 6, L_00000150048eb8d0, L_000001500492fd00;
L_00000150048ec620 .cmp/eq 6, L_00000150048eb8d0, L_000001500492fd48;
L_00000150048ed3e0 .cmp/eq 6, L_00000150048eb8d0, L_000001500492fd90;
L_00000150048ee1a0 .concat [ 16 16 0 0], L_00000150048ec440, L_000001500492fdd8;
L_00000150048edfc0 .part L_00000150048ec440, 15, 1;
LS_00000150048ec6c0_0_0 .concat [ 1 1 1 1], L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0;
LS_00000150048ec6c0_0_4 .concat [ 1 1 1 1], L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0;
LS_00000150048ec6c0_0_8 .concat [ 1 1 1 1], L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0;
LS_00000150048ec6c0_0_12 .concat [ 1 1 1 1], L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0, L_00000150048edfc0;
L_00000150048ec6c0 .concat [ 4 4 4 4], LS_00000150048ec6c0_0_0, LS_00000150048ec6c0_0_4, LS_00000150048ec6c0_0_8, LS_00000150048ec6c0_0_12;
L_00000150048ed5c0 .concat [ 16 16 0 0], L_00000150048ec440, L_00000150048ec6c0;
L_00000150048ec800 .functor MUXZ 32, L_00000150048ed5c0, L_00000150048ee1a0, L_000001500492f190, C4<>;
L_00000150048ec8a0 .concat [ 6 26 0 0], L_00000150048eb8d0, L_000001500492fe20;
L_00000150048ec9e0 .cmp/eq 32, L_00000150048ec8a0, L_000001500492fe68;
L_00000150048ed7a0 .cmp/eq 6, L_00000150048ecbc0, L_000001500492feb0;
L_0000015004989500 .cmp/eq 6, L_00000150048ecbc0, L_000001500492fef8;
L_0000015004989320 .cmp/eq 6, L_00000150048eb8d0, L_000001500492ff40;
L_0000015004988600 .functor MUXZ 32, L_00000150048ec800, L_000001500492ff88, L_0000015004989320, C4<>;
L_0000015004988a60 .functor MUXZ 32, L_0000015004988600, L_00000150048ecd00, L_000001500492ec50, C4<>;
L_0000015004988ec0 .concat [ 6 26 0 0], L_00000150048eb8d0, L_000001500492ffd0;
L_00000150049882e0 .cmp/eq 32, L_0000015004988ec0, L_0000015004930018;
L_0000015004988ce0 .cmp/eq 6, L_00000150048ecbc0, L_0000015004930060;
L_0000015004988e20 .cmp/eq 6, L_00000150048ecbc0, L_00000150049300a8;
L_0000015004988240 .cmp/eq 6, L_00000150048eb8d0, L_00000150049300f0;
L_0000015004988420 .functor MUXZ 32, L_000001500492f350, v00000150048e5ee0_0, L_0000015004988240, C4<>;
L_0000015004988f60 .functor MUXZ 32, L_0000015004988420, L_000001500492f0b0, L_000001500492ebe0, C4<>;
S_0000015004855ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000150048a5de0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001500492e780 .functor NOT 1, v00000150048b6f60_0, C4<0>, C4<0>, C4<0>;
v00000150048b75a0_0 .net *"_ivl_0", 0 0, L_000001500492e780;  1 drivers
v00000150048b6240_0 .net "in1", 31 0, L_000001500492f0b0;  alias, 1 drivers
v00000150048b6060_0 .net "in2", 31 0, L_0000015004988a60;  alias, 1 drivers
v00000150048b5fc0_0 .net "out", 31 0, L_0000015004988560;  alias, 1 drivers
v00000150048b62e0_0 .net "s", 0 0, v00000150048b6f60_0;  alias, 1 drivers
L_0000015004988560 .functor MUXZ 32, L_0000015004988a60, L_000001500492f0b0, L_000001500492e780, C4<>;
S_00000150047e69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000015004920090 .param/l "RType" 0 4 2, C4<000000>;
P_00000150049200c8 .param/l "add" 0 4 5, C4<100000>;
P_0000015004920100 .param/l "addi" 0 4 8, C4<001000>;
P_0000015004920138 .param/l "addu" 0 4 5, C4<100001>;
P_0000015004920170 .param/l "and_" 0 4 5, C4<100100>;
P_00000150049201a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000150049201e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000015004920218 .param/l "bne" 0 4 10, C4<000101>;
P_0000015004920250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015004920288 .param/l "j" 0 4 12, C4<000010>;
P_00000150049202c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000150049202f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000015004920330 .param/l "lw" 0 4 8, C4<100011>;
P_0000015004920368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000150049203a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000150049203d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000015004920410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015004920448 .param/l "sll" 0 4 6, C4<000000>;
P_0000015004920480 .param/l "slt" 0 4 5, C4<101010>;
P_00000150049204b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000150049204f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000015004920528 .param/l "sub" 0 4 5, C4<100010>;
P_0000015004920560 .param/l "subu" 0 4 5, C4<100011>;
P_0000015004920598 .param/l "sw" 0 4 8, C4<101011>;
P_00000150049205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015004920608 .param/l "xori" 0 4 8, C4<001110>;
v00000150048b7280_0 .var "ALUOp", 3 0;
v00000150048b6f60_0 .var "ALUSrc", 0 0;
v00000150048b6740_0 .var "MemReadEn", 0 0;
v00000150048b5f20_0 .var "MemWriteEn", 0 0;
v00000150048b6d80_0 .var "MemtoReg", 0 0;
v00000150048b7640_0 .var "RegDst", 0 0;
v00000150048b6100_0 .var "RegWriteEn", 0 0;
v00000150048b67e0_0 .net "funct", 5 0, L_00000150048ecbc0;  alias, 1 drivers
v00000150048b7a00_0 .var "hlt", 0 0;
v00000150048b76e0_0 .net "opcode", 5 0, L_00000150048eb8d0;  alias, 1 drivers
v00000150048b6880_0 .net "rst", 0 0, v00000150048ea430_0;  alias, 1 drivers
E_00000150048a5c60 .event anyedge, v00000150048b6880_0, v00000150048b76e0_0, v00000150048b67e0_0;
S_00000150047e6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000150048a6060 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001500492eb70 .functor BUFZ 32, L_00000150048edf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000150048b7820_0 .net "Data_Out", 31 0, L_000001500492eb70;  alias, 1 drivers
v00000150048b69c0 .array "InstMem", 0 1023, 31 0;
v00000150048b7dc0_0 .net *"_ivl_0", 31 0, L_00000150048edf20;  1 drivers
v00000150048b7b40_0 .net *"_ivl_3", 9 0, L_00000150048ed520;  1 drivers
v00000150048b6a60_0 .net *"_ivl_4", 11 0, L_00000150048ed200;  1 drivers
L_000001500492fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000150048b78c0_0 .net *"_ivl_7", 1 0, L_000001500492fbe0;  1 drivers
v00000150048b6ba0_0 .net "addr", 31 0, v00000150048e5ee0_0;  alias, 1 drivers
v00000150048b6e20_0 .var/i "i", 31 0;
L_00000150048edf20 .array/port v00000150048b69c0, L_00000150048ed200;
L_00000150048ed520 .part v00000150048e5ee0_0, 0, 10;
L_00000150048ed200 .concat [ 10 2 0 0], L_00000150048ed520, L_000001500492fbe0;
S_00000150048553d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001500492f350 .functor BUFZ 32, L_00000150048ed340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001500492f0b0 .functor BUFZ 32, L_00000150048ed020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000150048b70a0_0 .net *"_ivl_0", 31 0, L_00000150048ed340;  1 drivers
v00000150048b7140_0 .net *"_ivl_10", 6 0, L_00000150048ec940;  1 drivers
L_000001500492fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015004893ee0_0 .net *"_ivl_13", 1 0, L_000001500492fcb8;  1 drivers
v0000015004893f80_0 .net *"_ivl_2", 6 0, L_00000150048ec580;  1 drivers
L_000001500492fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000150048e5440_0 .net *"_ivl_5", 1 0, L_000001500492fc70;  1 drivers
v00000150048e5c60_0 .net *"_ivl_8", 31 0, L_00000150048ed020;  1 drivers
v00000150048e6160_0 .net "clk", 0 0, L_000001500492eef0;  alias, 1 drivers
v00000150048e54e0_0 .var/i "i", 31 0;
v00000150048e5800_0 .net "readData1", 31 0, L_000001500492f350;  alias, 1 drivers
v00000150048e4cc0_0 .net "readData2", 31 0, L_000001500492f0b0;  alias, 1 drivers
v00000150048e5bc0_0 .net "readRegister1", 4 0, L_00000150048ebab0;  alias, 1 drivers
v00000150048e4360_0 .net "readRegister2", 4 0, L_00000150048ed840;  alias, 1 drivers
v00000150048e4400 .array "registers", 31 0, 31 0;
v00000150048e5940_0 .net "rst", 0 0, v00000150048ea430_0;  alias, 1 drivers
v00000150048e4900_0 .net "we", 0 0, v00000150048b6100_0;  alias, 1 drivers
v00000150048e5760_0 .net "writeData", 31 0, L_0000015004987ca0;  alias, 1 drivers
v00000150048e49a0_0 .net "writeRegister", 4 0, L_00000150048ede80;  alias, 1 drivers
E_00000150048a5260/0 .event negedge, v00000150048b6880_0;
E_00000150048a5260/1 .event posedge, v00000150048e6160_0;
E_00000150048a5260 .event/or E_00000150048a5260/0, E_00000150048a5260/1;
L_00000150048ed340 .array/port v00000150048e4400, L_00000150048ec580;
L_00000150048ec580 .concat [ 5 2 0 0], L_00000150048ebab0, L_000001500492fc70;
L_00000150048ed020 .array/port v00000150048e4400, L_00000150048ec940;
L_00000150048ec940 .concat [ 5 2 0 0], L_00000150048ed840, L_000001500492fcb8;
S_0000015004855560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000150048553d0;
 .timescale 0 0;
v00000150048b7000_0 .var/i "i", 31 0;
S_000001500483e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000150048a5360 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001500492e6a0 .functor NOT 1, v00000150048b7640_0, C4<0>, C4<0>, C4<0>;
v00000150048e4ae0_0 .net *"_ivl_0", 0 0, L_000001500492e6a0;  1 drivers
v00000150048e5f80_0 .net "in1", 4 0, L_00000150048ed840;  alias, 1 drivers
v00000150048e4a40_0 .net "in2", 4 0, L_00000150048eb010;  alias, 1 drivers
v00000150048e4b80_0 .net "out", 4 0, L_00000150048ede80;  alias, 1 drivers
v00000150048e4540_0 .net "s", 0 0, v00000150048b7640_0;  alias, 1 drivers
L_00000150048ede80 .functor MUXZ 5, L_00000150048eb010, L_00000150048ed840, L_000001500492e6a0, C4<>;
S_000001500483e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000150048a6d20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001500492e8d0 .functor NOT 1, v00000150048b6d80_0, C4<0>, C4<0>, C4<0>;
v00000150048e60c0_0 .net *"_ivl_0", 0 0, L_000001500492e8d0;  1 drivers
v00000150048e58a0_0 .net "in1", 31 0, v00000150048e5300_0;  alias, 1 drivers
v00000150048e5b20_0 .net "in2", 31 0, v00000150048e5a80_0;  alias, 1 drivers
v00000150048e4ea0_0 .net "out", 31 0, L_0000015004987ca0;  alias, 1 drivers
v00000150048e5580_0 .net "s", 0 0, v00000150048b6d80_0;  alias, 1 drivers
L_0000015004987ca0 .functor MUXZ 32, v00000150048e5a80_0, v00000150048e5300_0, L_000001500492e8d0, C4<>;
S_0000015004883200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000015004883390 .param/l "ADD" 0 9 12, C4<0000>;
P_00000150048833c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000015004883400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000015004883438 .param/l "OR" 0 9 12, C4<0011>;
P_0000015004883470 .param/l "SGT" 0 9 12, C4<0111>;
P_00000150048834a8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000150048834e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000015004883518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000015004883550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000015004883588 .param/l "XOR" 0 9 12, C4<0100>;
P_00000150048835c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000150048835f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000015004930138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000150048e5d00_0 .net/2u *"_ivl_0", 31 0, L_0000015004930138;  1 drivers
v00000150048e4720_0 .net "opSel", 3 0, v00000150048b7280_0;  alias, 1 drivers
v00000150048e5620_0 .net "operand1", 31 0, L_0000015004988f60;  alias, 1 drivers
v00000150048e44a0_0 .net "operand2", 31 0, L_0000015004988560;  alias, 1 drivers
v00000150048e5300_0 .var "result", 31 0;
v00000150048e5080_0 .net "zero", 0 0, L_0000015004989000;  alias, 1 drivers
E_00000150048a6a60 .event anyedge, v00000150048b7280_0, v00000150048e5620_0, v00000150048b5fc0_0;
L_0000015004989000 .cmp/eq 32, v00000150048e5300_0, L_0000015004930138;
S_000001500486b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000015004921660 .param/l "RType" 0 4 2, C4<000000>;
P_0000015004921698 .param/l "add" 0 4 5, C4<100000>;
P_00000150049216d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000015004921708 .param/l "addu" 0 4 5, C4<100001>;
P_0000015004921740 .param/l "and_" 0 4 5, C4<100100>;
P_0000015004921778 .param/l "andi" 0 4 8, C4<001100>;
P_00000150049217b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000150049217e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000015004921820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015004921858 .param/l "j" 0 4 12, C4<000010>;
P_0000015004921890 .param/l "jal" 0 4 12, C4<000011>;
P_00000150049218c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000015004921900 .param/l "lw" 0 4 8, C4<100011>;
P_0000015004921938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015004921970 .param/l "or_" 0 4 5, C4<100101>;
P_00000150049219a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000150049219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015004921a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000015004921a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000015004921a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000015004921ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000015004921af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000015004921b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000015004921b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000015004921ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015004921bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000150048e5da0_0 .var "PCsrc", 0 0;
v00000150048e45e0_0 .net "funct", 5 0, L_00000150048ecbc0;  alias, 1 drivers
v00000150048e59e0_0 .net "opcode", 5 0, L_00000150048eb8d0;  alias, 1 drivers
v00000150048e5260_0 .net "operand1", 31 0, L_000001500492f350;  alias, 1 drivers
v00000150048e6020_0 .net "operand2", 31 0, L_0000015004988560;  alias, 1 drivers
v00000150048e5120_0 .net "rst", 0 0, v00000150048ea430_0;  alias, 1 drivers
E_00000150048a66a0/0 .event anyedge, v00000150048b6880_0, v00000150048b76e0_0, v00000150048e5800_0, v00000150048b5fc0_0;
E_00000150048a66a0/1 .event anyedge, v00000150048b67e0_0;
E_00000150048a66a0 .event/or E_00000150048a66a0/0, E_00000150048a66a0/1;
S_000001500486ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000150048e4680 .array "DataMem", 0 1023, 31 0;
v00000150048e4c20_0 .net "address", 31 0, v00000150048e5300_0;  alias, 1 drivers
v00000150048e42c0_0 .net "clock", 0 0, L_000001500492ecc0;  1 drivers
v00000150048e56c0_0 .net "data", 31 0, L_000001500492f0b0;  alias, 1 drivers
v00000150048e53a0_0 .var/i "i", 31 0;
v00000150048e5a80_0 .var "q", 31 0;
v00000150048e51c0_0 .net "rden", 0 0, v00000150048b6740_0;  alias, 1 drivers
v00000150048e5e40_0 .net "wren", 0 0, v00000150048b5f20_0;  alias, 1 drivers
E_00000150048a69e0 .event posedge, v00000150048e42c0_0;
S_0000015004921c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000015004855d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000150048a6560 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000150048e47c0_0 .net "PCin", 31 0, L_00000150048ec760;  alias, 1 drivers
v00000150048e5ee0_0 .var "PCout", 31 0;
v00000150048e4fe0_0 .net "clk", 0 0, L_000001500492eef0;  alias, 1 drivers
v00000150048e4860_0 .net "rst", 0 0, v00000150048ea430_0;  alias, 1 drivers
    .scope S_000001500486b890;
T_0 ;
    %wait E_00000150048a66a0;
    %load/vec4 v00000150048e5120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150048e5da0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000150048e59e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000150048e5260_0;
    %load/vec4 v00000150048e6020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000150048e59e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000150048e5260_0;
    %load/vec4 v00000150048e6020_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000150048e59e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000150048e59e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000150048e59e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000150048e45e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000150048e5da0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015004921c20;
T_1 ;
    %wait E_00000150048a5260;
    %load/vec4 v00000150048e4860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000150048e5ee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000150048e47c0_0;
    %assign/vec4 v00000150048e5ee0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000150047e6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000150048b6e20_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000150048b6e20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000150048b6e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %load/vec4 v00000150048b6e20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000150048b6e20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048b69c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000150047e69c0;
T_3 ;
    %wait E_00000150048a5c60;
    %load/vec4 v00000150048b6880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000150048b7a00_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000150048b5f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000150048b6d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000150048b6740_0, 0;
    %assign/vec4 v00000150048b7640_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000150048b7a00_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000150048b7280_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000150048b6f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000150048b6100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000150048b5f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000150048b6d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000150048b6740_0, 0, 1;
    %store/vec4 v00000150048b7640_0, 0, 1;
    %load/vec4 v00000150048b76e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b7a00_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b7640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %load/vec4 v00000150048b67e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b7640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150048b7640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6d80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b5f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150048b6f60_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000150048b7280_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000150048553d0;
T_4 ;
    %wait E_00000150048a5260;
    %fork t_1, S_0000015004855560;
    %jmp t_0;
    .scope S_0000015004855560;
t_1 ;
    %load/vec4 v00000150048e5940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000150048b7000_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000150048b7000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000150048b7000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048e4400, 0, 4;
    %load/vec4 v00000150048b7000_0;
    %addi 1, 0, 32;
    %store/vec4 v00000150048b7000_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000150048e4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000150048e5760_0;
    %load/vec4 v00000150048e49a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048e4400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048e4400, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000150048553d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000150048553d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000150048e54e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000150048e54e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000150048e54e0_0;
    %ix/getv/s 4, v00000150048e54e0_0;
    %load/vec4a v00000150048e4400, 4;
    %ix/getv/s 4, v00000150048e54e0_0;
    %load/vec4a v00000150048e4400, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000150048e54e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000150048e54e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000015004883200;
T_6 ;
    %wait E_00000150048a6a60;
    %load/vec4 v00000150048e4720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000150048e5620_0;
    %load/vec4 v00000150048e44a0_0;
    %add;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000150048e5620_0;
    %load/vec4 v00000150048e44a0_0;
    %sub;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000150048e5620_0;
    %load/vec4 v00000150048e44a0_0;
    %and;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000150048e5620_0;
    %load/vec4 v00000150048e44a0_0;
    %or;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000150048e5620_0;
    %load/vec4 v00000150048e44a0_0;
    %xor;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000150048e5620_0;
    %load/vec4 v00000150048e44a0_0;
    %or;
    %inv;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000150048e5620_0;
    %load/vec4 v00000150048e44a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000150048e44a0_0;
    %load/vec4 v00000150048e5620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000150048e5620_0;
    %ix/getv 4, v00000150048e44a0_0;
    %shiftl 4;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000150048e5620_0;
    %ix/getv 4, v00000150048e44a0_0;
    %shiftr 4;
    %assign/vec4 v00000150048e5300_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001500486ba20;
T_7 ;
    %wait E_00000150048a69e0;
    %load/vec4 v00000150048e51c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000150048e4c20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000150048e4680, 4;
    %assign/vec4 v00000150048e5a80_0, 0;
T_7.0 ;
    %load/vec4 v00000150048e5e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000150048e56c0_0;
    %ix/getv 3, v00000150048e4c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048e4680, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001500486ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000150048e53a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000150048e53a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000150048e53a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000150048e4680, 0, 4;
    %load/vec4 v00000150048e53a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000150048e53a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001500486ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000150048e53a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000150048e53a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000150048e53a0_0;
    %load/vec4a v00000150048e4680, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000150048e53a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000150048e53a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000150048e53a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000015004855d10;
T_10 ;
    %wait E_00000150048a5260;
    %load/vec4 v00000150048ea750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000150048ebf10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000150048ebf10_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000150048ebf10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000150048aedf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000150048eabb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000150048ea430_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000150048aedf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000150048eabb0_0;
    %inv;
    %assign/vec4 v00000150048eabb0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000150048aedf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150048ea430_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000150048ea430_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000150048eb150_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
