<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10be
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  1493.43 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  3896.68 --|
|-- Mem Ch  2: Reads (MB/s):  5532.57 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6895.18 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5532.57 --||-- NODE 1 Mem Read (MB/s) :  1493.43 --|
|-- NODE 0 Mem Write(MB/s) :  6895.18 --||-- NODE 1 Mem Write(MB/s) :  3896.68 --|
|-- NODE 0 P. Write (T/s):     118836 --||-- NODE 1 P. Write (T/s):      38324 --|
|-- NODE 0 Memory (MB/s):    12427.76 --||-- NODE 1 Memory (MB/s):     5390.11 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7026.00                --|
            |--                System Write Throughput(MB/s):      10791.87                --|
            |--               System Memory Throughput(MB/s):      17817.87                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11f7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820          84      17 M   106 M   3132       0     477 K
 1     851 K       744 K    21 M   124 M    175 M     0     295 K
-----------------------------------------------------------------------
 *     860 K       744 K    38 M   230 M    175 M     0     773 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 59.38        Core1: 25.29        
Core2: 56.77        Core3: 20.16        
Core4: 72.00        Core5: 25.85        
Core6: 64.12        Core7: 23.18        
Core8: 38.44        Core9: 27.68        
Core10: 65.59        Core11: 29.59        
Core12: 28.15        Core13: 43.54        
Core14: 27.33        Core15: 39.89        
Core16: 61.43        Core17: 21.20        
Core18: 59.34        Core19: 23.68        
Core20: 65.10        Core21: 23.03        
Core22: 69.07        Core23: 40.60        
Core24: 38.83        Core25: 36.52        
Core26: 35.04        Core27: 19.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.11
Socket1: 26.49
DDR read Latency(ns)
Socket0: 239.16
Socket1: 2327.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 62.52        Core1: 24.54        
Core2: 55.40        Core3: 21.47        
Core4: 72.67        Core5: 24.01        
Core6: 62.94        Core7: 20.97        
Core8: 37.62        Core9: 27.28        
Core10: 65.86        Core11: 31.74        
Core12: 32.34        Core13: 40.19        
Core14: 21.26        Core15: 40.93        
Core16: 62.34        Core17: 20.43        
Core18: 57.07        Core19: 23.19        
Core20: 64.43        Core21: 22.55        
Core22: 67.86        Core23: 37.94        
Core24: 38.17        Core25: 36.50        
Core26: 45.84        Core27: 20.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.29
Socket1: 25.86
DDR read Latency(ns)
Socket0: 243.33
Socket1: 2429.41
irq_total: 215005.493895464
cpu_total: 19.60
cpu_0: 21.34
cpu_1: 8.84
cpu_2: 4.59
cpu_3: 20.08
cpu_4: 30.78
cpu_5: 7.38
cpu_6: 18.68
cpu_7: 25.60
cpu_8: 1.20
cpu_9: 11.97
cpu_10: 45.88
cpu_11: 1.06
cpu_12: 20.81
cpu_13: 22.41
cpu_14: 3.59
cpu_15: 4.65
cpu_16: 34.44
cpu_17: 24.20
cpu_18: 20.55
cpu_19: 2.06
cpu_20: 44.15
cpu_21: 36.24
cpu_22: 36.84
cpu_23: 12.83
cpu_24: 22.54
cpu_25: 34.38
cpu_26: 3.32
cpu_27: 28.12
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1254221
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1254221
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1254217
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1254217
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 161594
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 161594
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12190939
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12190939
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11257004846
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11257004846
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 11310562228
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11310562228
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10665216
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10665216
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 175334
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 175334


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 60.69        Core1: 24.85        
Core2: 52.31        Core3: 20.99        
Core4: 61.57        Core5: 18.66        
Core6: 55.90        Core7: 22.74        
Core8: 42.75        Core9: 27.27        
Core10: 58.36        Core11: 32.73        
Core12: 28.86        Core13: 35.96        
Core14: 28.42        Core15: 39.06        
Core16: 58.87        Core17: 21.42        
Core18: 57.89        Core19: 22.73        
Core20: 60.61        Core21: 23.13        
Core22: 65.34        Core23: 43.73        
Core24: 36.74        Core25: 32.39        
Core26: 49.19        Core27: 19.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.92
Socket1: 25.36
DDR read Latency(ns)
Socket0: 243.65
Socket1: 2022.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 64.06        Core1: 24.50        
Core2: 48.46        Core3: 21.49        
Core4: 74.16        Core5: 25.24        
Core6: 66.08        Core7: 21.05        
Core8: 16.79        Core9: 27.33        
Core10: 67.50        Core11: 33.15        
Core12: 32.86        Core13: 37.69        
Core14: 30.56        Core15: 39.99        
Core16: 65.46        Core17: 21.99        
Core18: 72.11        Core19: 23.32        
Core20: 67.21        Core21: 22.77        
Core22: 72.53        Core23: 53.02        
Core24: 39.90        Core25: 32.85        
Core26: 43.41        Core27: 19.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.55
Socket1: 26.24
DDR read Latency(ns)
Socket0: 248.57
Socket1: 2286.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 56.13        Core1: 24.56        
Core2: 55.24        Core3: 17.07        
Core4: 64.24        Core5: 24.85        
Core6: 63.64        Core7: 20.26        
Core8: 33.29        Core9: 25.66        
Core10: 61.44        Core11: 31.43        
Core12: 28.57        Core13: 42.83        
Core14: 27.91        Core15: 40.10        
Core16: 60.86        Core17: 23.09        
Core18: 59.34        Core19: 19.85        
Core20: 64.05        Core21: 22.45        
Core22: 68.95        Core23: 41.45        
Core24: 33.73        Core25: 34.64        
Core26: 44.02        Core27: 19.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.99
Socket1: 25.17
DDR read Latency(ns)
Socket0: 249.47
Socket1: 2072.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.37        Core1: 25.19        
Core2: 29.67        Core3: 15.73        
Core4: 61.26        Core5: 25.69        
Core6: 56.92        Core7: 24.79        
Core8: 34.94        Core9: 25.93        
Core10: 57.73        Core11: 31.49        
Core12: 30.43        Core13: 42.32        
Core14: 25.33        Core15: 39.92        
Core16: 54.49        Core17: 25.48        
Core18: 55.90        Core19: 20.95        
Core20: 60.59        Core21: 21.97        
Core22: 65.46        Core23: 35.94        
Core24: 36.54        Core25: 34.43        
Core26: 41.09        Core27: 19.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.34
Socket1: 25.02
DDR read Latency(ns)
Socket0: 269.72
Socket1: 1392.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5248
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412931786; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412941394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206474147; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206474147; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206566022; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206566022; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005480124; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4833712; Consumed Joules: 295.03; Watts: 49.13; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1425487; Consumed DRAM Joules: 21.81; DRAM Watts: 3.63
S1P0; QPIClocks: 14413046266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413051886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206617008; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206617008; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206532755; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206532755; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005532787; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4773274; Consumed Joules: 291.34; Watts: 48.52; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1171896; Consumed DRAM Joules: 17.93; DRAM Watts: 2.99
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15b8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.42   0.18    0.60      26 M     30 M    0.13    0.31    0.04    0.04     4536     3500      671     67
   1    1     0.06   0.75   0.08    0.61    1068 K   3376 K    0.68    0.37    0.00    0.01      336       66        6     63
   2    0     0.02   0.50   0.05    0.60    2037 K   2277 K    0.11    0.10    0.01    0.01       56        3       52     66
   3    1     0.09   0.70   0.13    0.64      11 M     16 M    0.30    0.51    0.01    0.02      448      507        7     63
   4    0     0.09   0.42   0.21    0.65      31 M     38 M    0.19    0.25    0.04    0.04      168       18       10     67
   5    1     0.05   1.00   0.05    0.62     985 K   2637 K    0.63    0.25    0.00    0.00      280       26        9     63
   6    0     0.11   0.75   0.15    0.64    6551 K   8482 K    0.23    0.19    0.01    0.01      504      130       12     67
   7    1     0.09   0.41   0.22    0.64      58 M     66 M    0.12    0.20    0.07    0.07     9968     4802       58     62
   8    0     0.02   1.42   0.01    0.79     198 K    396 K    0.50    0.48    0.00    0.00       56       14        3     67
   9    1     0.07   0.79   0.09    0.60    2676 K   4783 K    0.44    0.35    0.00    0.01        0       11        5     62
  10    0     0.06   0.17   0.38    0.85      74 M     86 M    0.13    0.17    0.12    0.14     9520     6672        5     65
  11    1     0.01   1.14   0.01    0.87     148 K    335 K    0.56    0.51    0.00    0.00        0       15        2     62
  12    0     0.13   1.00   0.13    0.60    2975 K   7540 K    0.61    0.34    0.00    0.01       56        6        8     67
  13    1     0.09   0.51   0.17    0.61      17 M     23 M    0.25    0.33    0.02    0.03      392       15        1     62
  14    0     0.04   0.63   0.06    0.65     548 K   1265 K    0.57    0.29    0.00    0.00      616       30       12     67
  15    1     0.03   0.59   0.05    0.62    1612 K   2018 K    0.20    0.10    0.01    0.01      280       14        3     62
  16    0     0.08   0.34   0.25    0.71      39 M     46 M    0.14    0.25    0.05    0.06     5264    10034       10     66
  17    1     0.05   0.27   0.18    0.61      41 M     48 M    0.15    0.32    0.09    0.10     5880     2481      277     62
  18    0     0.07   0.44   0.16    0.60      25 M     30 M    0.18    0.28    0.04    0.04     4256     2602       70     67
  19    1     0.03   0.64   0.04    0.65     323 K   1376 K    0.76    0.24    0.00    0.01      224       18        4     63
  20    0     0.06   0.16   0.35    0.82      74 M     85 M    0.13    0.16    0.13    0.15     8176     5900        7     67
  21    1     0.11   0.30   0.38    0.85      48 M     63 M    0.24    0.42    0.04    0.06     3304     2589     3156     63
  22    0     0.10   0.38   0.25    0.69      35 M     42 M    0.17    0.22    0.04    0.04      224        5       12     67
  23    1     0.04   0.33   0.11    0.60      13 M     16 M    0.21    0.40    0.04    0.04     1232        2      362     64
  24    0     0.13   0.94   0.14    0.60    3771 K   8130 K    0.54    0.28    0.00    0.01      392        3       34     68
  25    1     0.06   0.18   0.31    0.77      41 M     51 M    0.19    0.32    0.07    0.09     3360       39     1736     63
  26    0     0.02   0.43   0.05    0.66    1397 K   1893 K    0.26    0.08    0.01    0.01      784      168       15     67
  27    1     0.03   0.19   0.18    0.60      51 M     59 M    0.13    0.27    0.15    0.17     5488     3083        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.43   0.17    0.69     324 M    389 M    0.17    0.22    0.03    0.04    34608    29085      921     60
 SKT    1     0.06   0.40   0.14    0.67     289 M    358 M    0.19    0.33    0.04    0.04    31192    13668     5626     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.16    0.68     614 M    748 M    0.18    0.28    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   43 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.88 %

 C1 core residency: 63.15 %; C3 core residency: 4.98 %; C6 core residency: 9.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.62 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   78 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.22    33.57     243.51      17.87         220.89
 SKT   1    16.02    23.72     243.43      16.04         157.45
---------------------------------------------------------------------------------------------------------------
       *    44.24    57.29     486.94      33.92         190.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1790
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5073.86 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6958.04 --|
|-- Mem Ch  2: Reads (MB/s):  4192.80 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5191.02 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  4192.80 --||-- NODE 1 Mem Read (MB/s) :  5073.86 --|
|-- NODE 0 Mem Write(MB/s) :  5191.02 --||-- NODE 1 Mem Write(MB/s) :  6958.04 --|
|-- NODE 0 P. Write (T/s):      78079 --||-- NODE 1 P. Write (T/s):      94398 --|
|-- NODE 0 Memory (MB/s):     9383.81 --||-- NODE 1 Memory (MB/s):    12031.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9266.66                --|
            |--                System Write Throughput(MB/s):      12149.06                --|
            |--               System Memory Throughput(MB/s):      21415.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18cc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9096          24      21 M   115 M    264       0     551 K
 1     896 K       895 K    21 M   129 M    194 M     0     599 K
-----------------------------------------------------------------------
 *     905 K       895 K    42 M   245 M    194 M     0    1150 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.32        Core1: 24.25        
Core2: 26.64        Core3: 38.97        
Core4: 40.33        Core5: 36.56        
Core6: 39.20        Core7: 26.10        
Core8: 40.64        Core9: 32.48        
Core10: 44.38        Core11: 29.86        
Core12: 24.10        Core13: 16.76        
Core14: 17.76        Core15: 32.63        
Core16: 45.32        Core17: 25.35        
Core18: 45.32        Core19: 25.09        
Core20: 46.98        Core21: 20.83        
Core22: 40.34        Core23: 26.53        
Core24: 38.88        Core25: 27.99        
Core26: 37.40        Core27: 40.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.38
Socket1: 27.15
DDR read Latency(ns)
Socket0: 516.76
Socket1: 408.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.27        Core1: 23.71        
Core2: 27.03        Core3: 38.91        
Core4: 38.63        Core5: 34.29        
Core6: 40.01        Core7: 26.53        
Core8: 43.33        Core9: 35.02        
Core10: 44.76        Core11: 43.55        
Core12: 25.61        Core13: 16.61        
Core14: 24.40        Core15: 32.86        
Core16: 44.52        Core17: 25.22        
Core18: 43.79        Core19: 24.89        
Core20: 46.79        Core21: 20.52        
Core22: 39.87        Core23: 25.18        
Core24: 39.48        Core25: 27.91        
Core26: 40.11        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.09
Socket1: 26.66
DDR read Latency(ns)
Socket0: 519.53
Socket1: 410.21
irq_total: 247184.745231143
cpu_total: 20.37
cpu_0: 38.50
cpu_1: 12.17
cpu_2: 14.03
cpu_3: 34.51
cpu_4: 31.91
cpu_5: 9.91
cpu_6: 9.71
cpu_7: 22.01
cpu_8: 13.10
cpu_9: 2.59
cpu_10: 28.99
cpu_11: 0.60
cpu_12: 1.73
cpu_13: 26.80
cpu_14: 2.99
cpu_15: 22.34
cpu_16: 28.26
cpu_17: 24.34
cpu_18: 31.72
cpu_19: 8.71
cpu_20: 31.65
cpu_21: 42.42
cpu_22: 34.51
cpu_23: 34.91
cpu_24: 4.19
cpu_25: 27.99
cpu_26: 4.32
cpu_27: 25.53
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12478167
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12478167
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11748650
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11748650
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12189931042
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12189931042
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 178282
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 178282
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1358769
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1358769
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1358775
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1358775
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12253429331
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12253429331
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 178009
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 178009


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.00        Core1: 21.35        
Core2: 27.26        Core3: 39.53        
Core4: 38.96        Core5: 34.71        
Core6: 40.99        Core7: 24.90        
Core8: 42.17        Core9: 30.63        
Core10: 47.38        Core11: 29.42        
Core12: 22.89        Core13: 16.69        
Core14: 24.58        Core15: 32.84        
Core16: 46.19        Core17: 27.97        
Core18: 43.74        Core19: 21.05        
Core20: 46.89        Core21: 20.08        
Core22: 40.15        Core23: 24.17        
Core24: 38.26        Core25: 28.05        
Core26: 35.05        Core27: 37.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.46
Socket1: 26.38
DDR read Latency(ns)
Socket0: 527.89
Socket1: 415.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.28        Core1: 24.50        
Core2: 27.28        Core3: 39.06        
Core4: 38.81        Core5: 35.28        
Core6: 41.74        Core7: 23.35        
Core8: 41.86        Core9: 32.66        
Core10: 47.52        Core11: 37.65        
Core12: 25.36        Core13: 16.58        
Core14: 24.26        Core15: 33.45        
Core16: 47.84        Core17: 29.95        
Core18: 43.93        Core19: 25.04        
Core20: 46.86        Core21: 19.96        
Core22: 40.45        Core23: 25.07        
Core24: 36.68        Core25: 28.14        
Core26: 21.78        Core27: 37.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.58
Socket1: 26.62
DDR read Latency(ns)
Socket0: 527.65
Socket1: 411.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.96        Core1: 24.07        
Core2: 27.11        Core3: 40.38        
Core4: 39.60        Core5: 34.27        
Core6: 40.76        Core7: 24.12        
Core8: 42.19        Core9: 30.67        
Core10: 46.97        Core11: 23.40        
Core12: 24.99        Core13: 16.81        
Core14: 24.61        Core15: 27.82        
Core16: 47.63        Core17: 28.23        
Core18: 43.62        Core19: 24.82        
Core20: 46.60        Core21: 20.23        
Core22: 40.33        Core23: 25.70        
Core24: 40.15        Core25: 27.95        
Core26: 34.81        Core27: 38.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.56
Socket1: 26.82
DDR read Latency(ns)
Socket0: 531.37
Socket1: 414.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.98        Core1: 24.30        
Core2: 27.14        Core3: 38.86        
Core4: 44.01        Core5: 34.87        
Core6: 42.31        Core7: 24.42        
Core8: 43.53        Core9: 31.58        
Core10: 47.73        Core11: 16.16        
Core12: 25.28        Core13: 17.07        
Core14: 24.29        Core15: 32.99        
Core16: 47.27        Core17: 31.82        
Core18: 43.81        Core19: 24.70        
Core20: 47.20        Core21: 21.84        
Core22: 40.05        Core23: 26.82        
Core24: 39.97        Core25: 28.02        
Core26: 24.94        Core27: 37.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.34
Socket1: 27.87
DDR read Latency(ns)
Socket0: 520.08
Socket1: 425.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6972
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411260902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411266386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205635872; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205635872; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205720435; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205720435; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004756780; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4758872; Consumed Joules: 290.46; Watts: 48.38; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1285048; Consumed DRAM Joules: 19.66; DRAM Watts: 3.27
S1P0; QPIClocks: 14411332054; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411336842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205749339; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205749339; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205676500; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205676500; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004807452; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4833684; Consumed Joules: 295.02; Watts: 49.14; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1412179; Consumed DRAM Joules: 21.61; DRAM Watts: 3.60
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c68
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.23   0.31    0.77      81 M     92 M    0.11    0.17    0.11    0.13     8736    12888      162     67
   1    1     0.07   0.80   0.09    0.63    1515 K   3886 K    0.61    0.31    0.00    0.01      112       51       15     63
   2    0     0.06   0.80   0.08    0.60    2187 K   4700 K    0.53    0.29    0.00    0.01      168       11      171     66
   3    1     0.11   0.38   0.29    0.75      41 M     50 M    0.17    0.28    0.04    0.05     1624       58     1831     63
   4    0     0.11   0.52   0.21    0.64      34 M     38 M    0.10    0.28    0.03    0.04     4704       23     3861     66
   5    1     0.09   0.96   0.10    0.68    2985 K   4895 K    0.39    0.24    0.00    0.01      112       87       24     63
   6    0     0.07   0.67   0.10    0.61    4684 K   5406 K    0.13    0.20    0.01    0.01        0      113       19     66
   7    1     0.09   0.54   0.17    0.60      13 M     17 M    0.24    0.64    0.01    0.02      224        4      367     62
   8    0     0.11   0.93   0.12    0.61    6202 K   8690 K    0.29    0.14    0.01    0.01      504      423       26     65
   9    1     0.02   0.59   0.03    0.67     991 K   1589 K    0.38    0.21    0.00    0.01      112       17      194     62
  10    0     0.03   0.14   0.22    0.66      71 M     78 M    0.10    0.13    0.23    0.26     4816     5449        1     65
  11    1     0.00   1.23   0.00    0.61     124 K    208 K    0.40    0.22    0.00    0.00        0        3        6     62
  12    0     0.02   0.51   0.04    0.65     319 K   1361 K    0.77    0.22    0.00    0.01     2912       20        8     65
  13    1     0.09   0.46   0.18    0.61      21 M     25 M    0.17    0.46    0.02    0.03     1568      253      942     62
  14    0     0.01   0.43   0.03    0.60     267 K   1381 K    0.81    0.08    0.00    0.01      224        5        7     66
  15    1     0.11   0.93   0.12    0.61    4412 K   7157 K    0.38    0.34    0.00    0.01       56       23        2     61
  16    0     0.12   0.62   0.19    0.61      31 M     38 M    0.18    0.17    0.03    0.03      168      493       11     66
  17    1     0.07   0.36   0.20    0.63      25 M     31 M    0.17    0.48    0.04    0.04      336        3     1134     62
  18    0     0.10   0.42   0.24    0.67      48 M     52 M    0.09    0.25    0.05    0.05     1120       51     3274     67
  19    1     0.06   0.84   0.08    0.62    1046 K   3359 K    0.69    0.36    0.00    0.01      224       19        3     63
  20    0     0.04   0.15   0.28    0.73      79 M     88 M    0.10    0.15    0.19    0.21     9856        0    12625     66
  21    1     0.10   0.30   0.34    0.81      48 M     63 M    0.23    0.37    0.05    0.06     9576     3310        1     63
  22    0     0.07   0.41   0.17    0.60      45 M     48 M    0.06    0.27    0.07    0.07     3192        6     6402     67
  23    1     0.07   0.29   0.26    0.70      56 M     65 M    0.14    0.27    0.08    0.09    14952     3896        1     63
  24    0     0.03   0.52   0.05    0.66    1327 K   2054 K    0.35    0.19    0.00    0.01      224       15       21     67
  25    1     0.06   0.39   0.15    0.60      22 M     29 M    0.24    0.39    0.04    0.05     1512      520        0     63
  26    0     0.03   0.52   0.05    0.60    2215 K   2503 K    0.12    0.07    0.01    0.01        0        7       27     66
  27    1     0.07   0.39   0.18    0.61      28 M     36 M    0.22    0.29    0.04    0.05     1288       29      736     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.42   0.15    0.66     409 M    464 M    0.12    0.19    0.05    0.05    36624    19504    26615     60
 SKT    1     0.07   0.47   0.16    0.67     268 M    340 M    0.21    0.38    0.03    0.03    31696     8273     5256     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.15    0.66     678 M    804 M    0.16    0.28    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   43 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.11 %

 C1 core residency: 66.05 %; C3 core residency: 5.93 %; C6 core residency: 4.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 11.11 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  105 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    23.54    29.41     241.98      16.71         167.41
 SKT   1    25.05    30.34     250.92      18.18         173.50
---------------------------------------------------------------------------------------------------------------
       *    48.59    59.76     492.90      34.89         169.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e47
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4374.39 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4490.67 --|
|-- Mem Ch  2: Reads (MB/s):  3683.95 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6258.66 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  3683.95 --||-- NODE 1 Mem Read (MB/s) :  4374.39 --|
|-- NODE 0 Mem Write(MB/s) :  6258.66 --||-- NODE 1 Mem Write(MB/s) :  4490.67 --|
|-- NODE 0 P. Write (T/s):      71350 --||-- NODE 1 P. Write (T/s):      67066 --|
|-- NODE 0 Memory (MB/s):     9942.61 --||-- NODE 1 Memory (MB/s):     8865.06 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8058.34                --|
            |--                System Write Throughput(MB/s):      10749.33                --|
            |--               System Memory Throughput(MB/s):      18807.67                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f80
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8592           0      18 M   127 M   3516     480     841 K
 1    1217 K       740 K    16 M   123 M    188 M    36     521 K
-----------------------------------------------------------------------
 *    1226 K       740 K    35 M   250 M    188 M   516    1363 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.27        Core1: 25.67        
Core2: 22.84        Core3: 57.73        
Core4: 31.23        Core5: 31.84        
Core6: 24.09        Core7: 36.20        
Core8: 33.09        Core9: 41.76        
Core10: 40.70        Core11: 38.61        
Core12: 39.90        Core13: 36.80        
Core14: 27.49        Core15: 31.48        
Core16: 43.40        Core17: 35.79        
Core18: 34.17        Core19: 39.62        
Core20: 52.61        Core21: 36.99        
Core22: 36.53        Core23: 19.53        
Core24: 54.89        Core25: 53.32        
Core26: 42.93        Core27: 27.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.67
Socket1: 37.06
DDR read Latency(ns)
Socket0: 252.45
Socket1: 598.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.27        Core1: 26.59        
Core2: 34.73        Core3: 62.88        
Core4: 31.23        Core5: 33.22        
Core6: 24.59        Core7: 43.06        
Core8: 36.77        Core9: 41.39        
Core10: 42.87        Core11: 31.94        
Core12: 41.92        Core13: 42.30        
Core14: 28.23        Core15: 30.10        
Core16: 46.48        Core17: 40.92        
Core18: 34.32        Core19: 38.36        
Core20: 55.82        Core21: 41.26        
Core22: 37.46        Core23: 20.68        
Core24: 55.73        Core25: 61.25        
Core26: 47.32        Core27: 30.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.61
Socket1: 42.01
DDR read Latency(ns)
Socket0: 248.66
Socket1: 636.89
irq_total: 266258.036477959
cpu_total: 20.02
cpu_0: 38.83
cpu_1: 5.05
cpu_2: 2.73
cpu_3: 20.61
cpu_4: 43.88
cpu_5: 1.93
cpu_6: 12.43
cpu_7: 28.99
cpu_8: 1.46
cpu_9: 13.70
cpu_10: 40.49
cpu_11: 1.00
cpu_12: 24.20
cpu_13: 38.10
cpu_14: 3.39
cpu_15: 2.86
cpu_16: 26.13
cpu_17: 23.94
cpu_18: 35.77
cpu_19: 8.38
cpu_20: 29.06
cpu_21: 36.57
cpu_22: 34.71
cpu_23: 24.87
cpu_24: 10.70
cpu_25: 18.88
cpu_26: 3.66
cpu_27: 28.19
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12013760862
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12013760862
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1332198
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1332198
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 191844
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 191844
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 194294
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 194294
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11951845583
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11951845583
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12661736
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12661736
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 13585879
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 13585879
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1332192
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1332192


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.29        Core1: 27.61        
Core2: 33.78        Core3: 68.71        
Core4: 31.97        Core5: 14.36        
Core6: 24.67        Core7: 40.41        
Core8: 34.52        Core9: 34.57        
Core10: 43.56        Core11: 26.08        
Core12: 40.85        Core13: 41.57        
Core14: 27.73        Core15: 32.13        
Core16: 43.59        Core17: 37.90        
Core18: 34.61        Core19: 40.93        
Core20: 55.58        Core21: 41.04        
Core22: 36.69        Core23: 26.50        
Core24: 52.43        Core25: 63.17        
Core26: 45.25        Core27: 30.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.54
Socket1: 41.80
DDR read Latency(ns)
Socket0: 246.09
Socket1: 621.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.84        Core1: 26.68        
Core2: 21.94        Core3: 49.84        
Core4: 31.56        Core5: 28.71        
Core6: 24.56        Core7: 31.27        
Core8: 32.89        Core9: 38.40        
Core10: 37.95        Core11: 30.43        
Core12: 38.75        Core13: 36.56        
Core14: 27.55        Core15: 32.23        
Core16: 42.05        Core17: 36.95        
Core18: 33.93        Core19: 40.92        
Core20: 51.59        Core21: 31.62        
Core22: 36.17        Core23: 24.63        
Core24: 52.25        Core25: 51.03        
Core26: 41.10        Core27: 26.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.91
Socket1: 34.83
DDR read Latency(ns)
Socket0: 273.28
Socket1: 526.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 26.33        
Core2: 33.36        Core3: 45.17        
Core4: 31.00        Core5: 36.24        
Core6: 24.38        Core7: 27.91        
Core8: 32.97        Core9: 36.30        
Core10: 31.96        Core11: 28.45        
Core12: 36.95        Core13: 35.87        
Core14: 19.42        Core15: 33.10        
Core16: 41.68        Core17: 37.12        
Core18: 32.42        Core19: 39.06        
Core20: 49.35        Core21: 29.02        
Core22: 36.26        Core23: 24.91        
Core24: 51.01        Core25: 47.79        
Core26: 35.41        Core27: 25.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.82
Socket1: 32.40
DDR read Latency(ns)
Socket0: 284.95
Socket1: 395.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.05        Core1: 26.66        
Core2: 27.96        Core3: 60.03        
Core4: 31.80        Core5: 33.31        
Core6: 25.04        Core7: 33.45        
Core8: 16.45        Core9: 36.86        
Core10: 33.03        Core11: 34.75        
Core12: 37.01        Core13: 41.67        
Core14: 25.24        Core15: 33.50        
Core16: 42.79        Core17: 47.38        
Core18: 34.34        Core19: 42.80        
Core20: 51.36        Core21: 33.06        
Core22: 37.21        Core23: 27.18        
Core24: 54.47        Core25: 57.34        
Core26: 42.14        Core27: 26.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.30
Socket1: 38.85
DDR read Latency(ns)
Socket0: 234.64
Socket1: 456.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8682
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415665306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415672634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207838932; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207838932; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207904687; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207904687; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006605736; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5222766; Consumed Joules: 318.77; Watts: 53.08; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1461244; Consumed DRAM Joules: 22.36; DRAM Watts: 3.72
S1P0; QPIClocks: 14415726902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415731230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207960507; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207960507; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207875567; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207875567; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006638757; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4797435; Consumed Joules: 292.81; Watts: 48.75; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1222171; Consumed DRAM Joules: 18.70; DRAM Watts: 3.11
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 230f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.17   0.49   0.35    0.81      38 M     45 M    0.17    0.36    0.02    0.03     3584     3315      151     66
   1    1     0.04   0.64   0.06    0.61     992 K   2141 K    0.54    0.23    0.00    0.01      168       31       18     63
   2    0     0.01   0.39   0.03    0.63     958 K   1406 K    0.32    0.10    0.01    0.01      280        9       29     65
   3    1     0.06   0.34   0.19    0.62      29 M     34 M    0.15    0.18    0.05    0.05      168       16       23     63
   4    0     0.22   0.43   0.50    0.98      67 M     75 M    0.10    0.40    0.03    0.03     8120        4     7738     65
   5    1     0.03   1.64   0.02    0.78     340 K    620 K    0.45    0.45    0.00    0.00     1064       29       10     64
   6    0     0.11   0.67   0.16    0.63    1928 K   6289 K    0.69    0.33    0.00    0.01      336      136       33     66
   7    1     0.06   0.38   0.16    0.61      19 M     23 M    0.18    0.39    0.03    0.04      560        3      121     63
   8    0     0.01   1.40   0.01    0.61     195 K    344 K    0.43    0.17    0.00    0.00       56        5        4     66
   9    1     0.07   0.69   0.11    0.61    4708 K   5225 K    0.10    0.22    0.01    0.01      224       62        6     62
  10    0     0.10   0.32   0.33    0.79      66 M     74 M    0.10    0.20    0.06    0.07     7056       20     6879     64
  11    1     0.02   1.38   0.01    0.83     198 K    404 K    0.51    0.49    0.00    0.00        0       17        4     62
  12    0     0.25   1.00   0.25    0.69      10 M     15 M    0.33    0.26    0.00    0.01        0       16        9     66
  13    1     0.15   0.31   0.48    0.96      31 M     37 M    0.17    0.34    0.02    0.03      392       54       11     62
  14    0     0.05   0.67   0.07    0.64    1176 K   2093 K    0.44    0.23    0.00    0.00      112       63       14     66
  15    1     0.01   0.33   0.04    0.61     765 K   1758 K    0.56    0.05    0.01    0.01      168        6        1     61
  16    0     0.06   0.43   0.15    0.60      35 M     38 M    0.08    0.28    0.06    0.06     3416       16     3461     65
  17    1     0.07   0.21   0.34    0.81      40 M     48 M    0.18    0.31    0.06    0.07      336        1       40     62
  18    0     0.21   0.36   0.59    1.15      60 M     74 M    0.19    0.41    0.03    0.03     8400     8202      240     65
  19    1     0.05   0.70   0.07    0.61    2897 K   3642 K    0.20    0.22    0.01    0.01        0       14        1     63
  20    0     0.17   0.36   0.48    0.96      63 M     75 M    0.15    0.20    0.04    0.04      448       85        2     65
  21    1     0.11   0.31   0.34    0.81      35 M     44 M    0.20    0.42    0.03    0.04     1904      287      313     63
  22    0     0.17   0.50   0.34    0.80      34 M     45 M    0.23    0.34    0.02    0.03     3360       11     3122     66
  23    1     0.09   0.30   0.29    0.74      35 M     43 M    0.19    0.33    0.04    0.05    10136       52      459     64
  24    0     0.06   0.62   0.09    0.63    3564 K   5052 K    0.29    0.16    0.01    0.01      168        4       27     66
  25    1     0.03   0.10   0.31    0.76      51 M     59 M    0.13    0.16    0.17    0.19     3752       18      601     63
  26    0     0.03   0.57   0.06    0.60    2956 K   3076 K    0.04    0.07    0.01    0.01       56        9       24     66
  27    1     0.05   0.20   0.23    0.66      28 M     36 M    0.20    0.36    0.06    0.08    12264       21      329     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.48   0.24    0.83     386 M    461 M    0.16    0.31    0.02    0.03    35392    11895    21733     59
 SKT    1     0.06   0.32   0.19    0.75     281 M    341 M    0.18    0.31    0.03    0.04    31136      611     1937     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.41   0.22    0.79     668 M    802 M    0.17    0.31    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   60 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.26 %

 C1 core residency: 59.73 %; C3 core residency: 3.38 %; C6 core residency: 9.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       39 G     39 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  130 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.67    38.52     259.19      18.94         193.11
 SKT   1    16.64    14.58     247.46      14.80         266.61
---------------------------------------------------------------------------------------------------------------
       *    48.30    53.10     506.65      33.74         223.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24f5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5460.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5701.23 --|
|-- Mem Ch  2: Reads (MB/s):  3773.56 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5343.22 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  3773.56 --||-- NODE 1 Mem Read (MB/s) :  5460.52 --|
|-- NODE 0 Mem Write(MB/s) :  5343.22 --||-- NODE 1 Mem Write(MB/s) :  5701.23 --|
|-- NODE 0 P. Write (T/s):      75147 --||-- NODE 1 P. Write (T/s):     108685 --|
|-- NODE 0 Memory (MB/s):     9116.78 --||-- NODE 1 Memory (MB/s):    11161.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9234.08                --|
            |--                System Write Throughput(MB/s):      11044.46                --|
            |--               System Memory Throughput(MB/s):      20278.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 262e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8760          48      14 M    99 M    540       0     785 K
 1    1013 K       822 K    20 M   148 M    191 M     0     496 K
-----------------------------------------------------------------------
 *    1021 K       822 K    35 M   247 M    191 M     0    1281 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information

 Zeroed PMU registers
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.74        Core1: 28.05        
Core2: 42.46        Core3: 13.44        
Core4: 77.09        Core5: 35.80        
Core6: 27.39        Core7: 37.69        
Core8: 42.90        Core9: 40.21        
Core10: 63.90        Core11: 26.35        
Core12: 42.89        Core13: 37.55        
Core14: 23.39        Core15: 27.20        
Core16: 34.25        Core17: 13.02        
Core18: 39.25        Core19: 20.19        
Core20: 35.96        Core21: 31.71        
Core22: 40.84        Core23: 47.25        
Core24: 31.91        Core25: 46.02        
Core26: 38.52        Core27: 69.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.79
Socket1: 30.93
DDR read Latency(ns)
Socket0: 585.23
Socket1: 365.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 28.31        
Core2: 38.40        Core3: 13.06        
Core4: 85.45        Core5: 34.79        
Core6: 28.25        Core7: 47.91        
Core8: 43.42        Core9: 50.46        
Core10: 68.89        Core11: 26.23        
Core12: 42.71        Core13: 38.46        
Core14: 23.20        Core15: 27.96        
Core16: 33.20        Core17: 13.10        
Core18: 39.10        Core19: 19.05        
Core20: 36.49        Core21: 34.78        
Core22: 38.41        Core23: 49.58        
Core24: 36.33        Core25: 51.92        
Core26: 38.01        Core27: 80.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.81
Socket1: 33.68
DDR read Latency(ns)
Socket0: 553.22
Socket1: 364.54
irq_total: 254203.108960604
cpu_total: 20.08
cpu_0: 27.66
cpu_1: 3.46
cpu_2: 2.06
cpu_3: 37.30
cpu_4: 19.75
cpu_5: 17.42
cpu_6: 1.60
cpu_7: 34.44
cpu_8: 14.10
cpu_9: 6.18
cpu_10: 40.16
cpu_11: 20.01
cpu_12: 14.96
cpu_13: 30.92
cpu_14: 9.64
cpu_15: 8.44
cpu_16: 35.90
cpu_17: 31.18
cpu_18: 21.08
cpu_19: 7.18
cpu_20: 24.20
cpu_21: 41.29
cpu_22: 25.53
cpu_23: 24.34
cpu_24: 3.79
cpu_25: 34.84
cpu_26: 7.45
cpu_27: 17.09
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12143205672
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12143205672
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1352624
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1352624
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 166013
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 166013
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11632421
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11632421
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1352633
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1352633
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 166193
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 166193
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10956876
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10956876
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12197962578
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12197962578


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.58        Core1: 24.15        
Core2: 44.10        Core3: 13.20        
Core4: 84.11        Core5: 30.62        
Core6: 28.67        Core7: 51.57        
Core8: 43.73        Core9: 48.75        
Core10: 67.37        Core11: 27.23        
Core12: 42.54        Core13: 39.28        
Core14: 23.06        Core15: 28.53        
Core16: 32.71        Core17: 13.24        
Core18: 38.60        Core19: 18.47        
Core20: 35.90        Core21: 35.38        
Core22: 38.04        Core23: 49.61        
Core24: 34.14        Core25: 48.08        
Core26: 36.82        Core27: 76.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.94
Socket1: 33.32
DDR read Latency(ns)
Socket0: 543.22
Socket1: 363.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.86        Core1: 30.24        
Core2: 22.51        Core3: 16.12        
Core4: 77.36        Core5: 41.49        
Core6: 27.90        Core7: 56.90        
Core8: 43.51        Core9: 60.07        
Core10: 66.69        Core11: 31.40        
Core12: 44.01        Core13: 51.05        
Core14: 23.90        Core15: 30.61        
Core16: 32.90        Core17: 15.02        
Core18: 45.58        Core19: 21.43        
Core20: 35.09        Core21: 36.67        
Core22: 36.85        Core23: 52.31        
Core24: 35.84        Core25: 50.38        
Core26: 37.52        Core27: 69.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.51
Socket1: 39.64
DDR read Latency(ns)
Socket0: 617.67
Socket1: 271.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 32.11        
Core2: 37.61        Core3: 18.80        
Core4: 76.24        Core5: 52.87        
Core6: 26.22        Core7: 54.91        
Core8: 42.32        Core9: 61.06        
Core10: 72.88        Core11: 30.39        
Core12: 45.36        Core13: 72.87        
Core14: 24.63        Core15: 31.84        
Core16: 33.27        Core17: 16.38        
Core18: 50.33        Core19: 19.26        
Core20: 35.94        Core21: 38.82        
Core22: 35.17        Core23: 56.00        
Core24: 37.78        Core25: 57.87        
Core26: 40.35        Core27: 76.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.33
Socket1: 46.23
DDR read Latency(ns)
Socket0: 687.74
Socket1: 230.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 30.17        
Core2: 37.50        Core3: 17.98        
Core4: 71.71        Core5: 47.13        
Core6: 25.89        Core7: 50.02        
Core8: 42.41        Core9: 58.05        
Core10: 70.01        Core11: 34.85        
Core12: 45.00        Core13: 67.88        
Core14: 24.63        Core15: 31.39        
Core16: 34.16        Core17: 14.14        
Core18: 47.73        Core19: 22.74        
Core20: 36.94        Core21: 39.23        
Core22: 37.05        Core23: 52.49        
Core24: 37.28        Core25: 52.33        
Core26: 38.18        Core27: 73.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.86
Socket1: 42.03
DDR read Latency(ns)
Socket0: 674.24
Socket1: 247.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10381
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412100062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412102314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206052692; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206052692; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206138886; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206138886; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005109811; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4813166; Consumed Joules: 293.77; Watts: 48.92; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1222112; Consumed DRAM Joules: 18.70; DRAM Watts: 3.11
S1P0; QPIClocks: 14412121010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412125862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206158888; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206158888; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206064708; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206064708; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004994895; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5139826; Consumed Joules: 313.71; Watts: 52.24; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1550358; Consumed DRAM Joules: 23.72; DRAM Watts: 3.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29b9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.29   0.43    0.93      48 M     58 M    0.16    0.28    0.04    0.05     9632       13     8773     66
   1    1     0.02   0.49   0.04    0.60     651 K   2206 K    0.70    0.16    0.00    0.01      448       32       26     63
   2    0     0.02   0.47   0.03    0.60    1379 K   1620 K    0.15    0.08    0.01    0.01       56        5       37     65
   3    1     0.08   0.50   0.16    0.62      18 M     22 M    0.20    0.47    0.02    0.03     2184       19      598     63
   4    0     0.05   0.20   0.25    0.69      41 M     46 M    0.11    0.15    0.08    0.09      112        4       85     66
   5    1     0.13   0.88   0.15    0.66    4522 K   7279 K    0.38    0.20    0.00    0.01      168       35        5     63
   6    0     0.01   0.44   0.03    0.60     509 K   1557 K    0.67    0.12    0.00    0.01       56       56       16     66
   7    1     0.17   0.26   0.66    1.20      51 M     66 M    0.22    0.21    0.03    0.04     7952     1622        0     61
   8    0     0.09   0.86   0.10    0.61    5301 K   7404 K    0.28    0.15    0.01    0.01      336      157       28     65
   9    1     0.05   0.65   0.08    0.60    3763 K   4292 K    0.12    0.20    0.01    0.01      168     2320        4     62
  10    0     0.04   0.10   0.44    0.93      72 M     81 M    0.11    0.13    0.16    0.18     6384        7     6221     64
  11    1     0.15   0.90   0.16    0.64    2790 K   8214 K    0.66    0.22    0.00    0.01      448       45        6     61
  12    0     0.07   0.73   0.09    0.63    3586 K   4488 K    0.20    0.25    0.01    0.01      168        5       10     65
  13    1     0.05   0.21   0.25    0.69      36 M     42 M    0.16    0.21    0.07    0.08      280       22       54     61
  14    0     0.06   0.76   0.08    0.60    1221 K   3248 K    0.62    0.38    0.00    0.01      112      122       25     66
  15    1     0.07   0.73   0.09    0.65    1433 K   3760 K    0.62    0.42    0.00    0.01      336       36      164     62
  16    0     0.09   0.53   0.16    0.60      30 M     35 M    0.12    0.30    0.04    0.04     3080     4151       17     66
  17    1     0.07   0.33   0.22    0.66      29 M     35 M    0.18    0.45    0.04    0.05     1288        7      907     62
  18    0     0.08   0.16   0.48    0.97      71 M     83 M    0.14    0.19    0.09    0.10     8792       70    12078     66
  19    1     0.02   0.49   0.04    0.61     298 K   1253 K    0.76    0.12    0.00    0.01      112       12        3     63
  20    0     0.07   0.45   0.16    0.60      42 M     47 M    0.11    0.30    0.06    0.06     4032     6557        3     66
  21    1     0.14   0.29   0.47    0.95      47 M     61 M    0.22    0.34    0.03    0.04     5992      581      744     63
  22    0     0.03   0.30   0.11    0.60      28 M     32 M    0.12    0.21    0.09    0.10     3080     4384       45     67
  23    1     0.05   0.28   0.17    0.61      33 M     38 M    0.14    0.22    0.07    0.08     3584       14      688     63
  24    0     0.02   0.43   0.04    0.61    1158 K   1589 K    0.27    0.07    0.01    0.01        0        3       22     67
  25    1     0.04   0.11   0.39    0.87      58 M     69 M    0.16    0.18    0.13    0.16     8064     1754        2     62
  26    0     0.03   0.57   0.05    0.60    2066 K   2289 K    0.10    0.07    0.01    0.01        0        6       23     66
  27    1     0.02   0.14   0.16    0.60      26 M     31 M    0.17    0.12    0.11    0.13      392        8        1     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.32   0.18    0.77     350 M    406 M    0.14    0.21    0.04    0.05    35840    15540    27383     59
 SKT    1     0.08   0.35   0.22    0.78     315 M    396 M    0.21    0.27    0.03    0.04    31416     6507     3202     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.34   0.20    0.78     665 M    802 M    0.17    0.24    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   55 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.40 %

 C1 core residency: 65.42 %; C3 core residency: 6.16 %; C6 core residency: 3.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1       30 G     30 G   |   31%    31%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   94 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    16.42    20.37     247.61      15.13         230.79
 SKT   1    34.15    37.47     263.73      20.10         239.15
---------------------------------------------------------------------------------------------------------------
       *    50.58    57.85     511.34      35.23         234.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ba6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4141.28 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4810.93 --|
|-- Mem Ch  2: Reads (MB/s):  4990.41 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6810.74 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  4990.41 --||-- NODE 1 Mem Read (MB/s) :  4141.28 --|
|-- NODE 0 Mem Write(MB/s) :  6810.74 --||-- NODE 1 Mem Write(MB/s) :  4810.93 --|
|-- NODE 0 P. Write (T/s):     102386 --||-- NODE 1 P. Write (T/s):      71574 --|
|-- NODE 0 Memory (MB/s):    11801.15 --||-- NODE 1 Memory (MB/s):     8952.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9131.69                --|
            |--                System Write Throughput(MB/s):      11621.67                --|
            |--               System Memory Throughput(MB/s):      20753.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2cdc
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568          84      21 M   127 M    528       0     483 K
 1     860 K       836 K    19 M   119 M    192 M     0     356 K
-----------------------------------------------------------------------
 *     868 K       836 K    41 M   246 M    192 M     0     839 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.42        Core1: 33.22        
Core2: 30.66        Core3: 21.23        
Core4: 38.95        Core5: 29.59        
Core6: 39.96        Core7: 29.50        
Core8: 39.88        Core9: 32.33        
Core10: 53.97        Core11: 52.89        
Core12: 50.15        Core13: 27.87        
Core14: 26.92        Core15: 35.22        
Core16: 56.05        Core17: 27.07        
Core18: 45.55        Core19: 21.95        
Core20: 62.20        Core21: 23.94        
Core22: 53.12        Core23: 55.94        
Core24: 42.64        Core25: 33.68        
Core26: 43.98        Core27: 42.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.40
Socket1: 33.40
DDR read Latency(ns)
Socket0: 350.17
Socket1: 484.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.32        Core1: 32.20        
Core2: 30.77        Core3: 21.86        
Core4: 39.75        Core5: 27.13        
Core6: 39.08        Core7: 31.49        
Core8: 38.89        Core9: 31.04        
Core10: 53.69        Core11: 50.18        
Core12: 46.51        Core13: 27.64        
Core14: 20.68        Core15: 35.26        
Core16: 56.30        Core17: 29.12        
Core18: 46.10        Core19: 22.38        
Core20: 62.81        Core21: 23.74        
Core22: 51.59        Core23: 56.16        
Core24: 23.16        Core25: 35.02        
Core26: 42.97        Core27: 41.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.79
Socket1: 34.00
DDR read Latency(ns)
Socket0: 349.05
Socket1: 486.63
irq_total: 204910.815343239
cpu_total: 19.49
cpu_0: 41.02
cpu_1: 9.84
cpu_2: 10.70
cpu_3: 33.44
cpu_4: 24.07
cpu_5: 3.19
cpu_6: 10.57
cpu_7: 29.19
cpu_8: 19.08
cpu_9: 2.39
cpu_10: 24.53
cpu_11: 5.85
cpu_12: 8.31
cpu_13: 24.67
cpu_14: 1.86
cpu_15: 2.99
cpu_16: 35.84
cpu_17: 21.61
cpu_18: 38.83
cpu_19: 3.59
cpu_20: 24.27
cpu_21: 32.58
cpu_22: 39.10
cpu_23: 38.76
cpu_24: 3.19
cpu_25: 33.58
cpu_26: 3.86
cpu_27: 18.88
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 141277
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 141277
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1358579
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1358579
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9324327
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9324327
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12191258377
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12191258377
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10046022
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10046022
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 143723
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 143723
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1358557
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1358557
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12251659961
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12251659961


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.92        Core1: 31.66        
Core2: 31.03        Core3: 20.28        
Core4: 40.91        Core5: 24.56        
Core6: 35.50        Core7: 33.01        
Core8: 38.22        Core9: 31.26        
Core10: 52.05        Core11: 38.62        
Core12: 45.62        Core13: 26.57        
Core14: 28.86        Core15: 21.32        
Core16: 56.38        Core17: 29.85        
Core18: 47.04        Core19: 21.67        
Core20: 60.42        Core21: 22.64        
Core22: 50.66        Core23: 55.03        
Core24: 42.32        Core25: 34.58        
Core26: 42.38        Core27: 39.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.63
Socket1: 32.93
DDR read Latency(ns)
Socket0: 340.28
Socket1: 543.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.29        Core1: 31.00        
Core2: 29.78        Core3: 20.05        
Core4: 41.76        Core5: 29.93        
Core6: 28.05        Core7: 24.79        
Core8: 35.76        Core9: 30.77        
Core10: 43.27        Core11: 29.88        
Core12: 43.17        Core13: 23.75        
Core14: 26.03        Core15: 32.56        
Core16: 46.50        Core17: 27.94        
Core18: 44.51        Core19: 22.17        
Core20: 50.21        Core21: 20.32        
Core22: 47.23        Core23: 48.40        
Core24: 43.27        Core25: 28.16        
Core26: 37.92        Core27: 33.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.14
Socket1: 28.09
DDR read Latency(ns)
Socket0: 334.23
Socket1: 673.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.06        Core1: 26.54        
Core2: 29.48        Core3: 22.19        
Core4: 39.13        Core5: 22.57        
Core6: 37.25        Core7: 25.03        
Core8: 37.21        Core9: 28.00        
Core10: 40.50        Core11: 28.13        
Core12: 44.91        Core13: 23.57        
Core14: 25.87        Core15: 21.70        
Core16: 45.24        Core17: 27.38        
Core18: 43.90        Core19: 22.56        
Core20: 52.77        Core21: 19.23        
Core22: 45.23        Core23: 42.03        
Core24: 43.68        Core25: 28.96        
Core26: 38.14        Core27: 34.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.16
Socket1: 28.34
DDR read Latency(ns)
Socket0: 348.30
Socket1: 658.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.41        Core1: 30.96        
Core2: 29.53        Core3: 21.16        
Core4: 40.97        Core5: 29.75        
Core6: 38.27        Core7: 25.28        
Core8: 36.62        Core9: 29.98        
Core10: 44.28        Core11: 33.54        
Core12: 44.67        Core13: 24.17        
Core14: 25.96        Core15: 36.57        
Core16: 44.49        Core17: 27.75        
Core18: 43.55        Core19: 22.37        
Core20: 52.71        Core21: 20.40        
Core22: 48.46        Core23: 41.31        
Core24: 44.71        Core25: 29.60        
Core26: 41.12        Core27: 32.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.45
Socket1: 28.52
DDR read Latency(ns)
Socket0: 347.19
Socket1: 639.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12091
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413973958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413979946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206993328; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206993328; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207058793; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207058793; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005903007; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4856845; Consumed Joules: 296.44; Watts: 49.37; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1401971; Consumed DRAM Joules: 21.45; DRAM Watts: 3.57
S1P0; QPIClocks: 14414089962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414096294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207129506; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207129506; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207057980; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207057980; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006004182; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4843912; Consumed Joules: 295.65; Watts: 49.23; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1291947; Consumed DRAM Joules: 19.77; DRAM Watts: 3.29
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 306f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.20   0.35    0.82      88 M     97 M    0.10    0.14    0.13    0.14     3976        5     5721     67
   1    1     0.07   0.78   0.08    0.61    3119 K   5308 K    0.41    0.19    0.00    0.01      168       92      338     63
   2    0     0.07   0.70   0.11    0.61    2672 K   5124 K    0.48    0.35    0.00    0.01      224       12      146     65
   3    1     0.25   0.86   0.29    0.75      10 M     21 M    0.48    0.62    0.00    0.01      840      355        4     63
   4    0     0.09   0.54   0.17    0.60      25 M     29 M    0.14    0.32    0.03    0.03     3024     3131       15     66
   5    1     0.03   1.02   0.03    0.66     521 K   1211 K    0.57    0.19    0.00    0.00       56       20       11     64
   6    0     0.07   0.74   0.09    0.64    3864 K   4965 K    0.22    0.23    0.01    0.01       56      142       17     66
   7    1     0.11   0.56   0.19    0.61      20 M     27 M    0.24    0.45    0.02    0.03     3192        7     1069     62
   8    0     0.15   1.10   0.13    0.61    5328 K   9398 K    0.43    0.14    0.00    0.01      336      231       23     65
   9    1     0.02   0.51   0.04    0.60    1285 K   1699 K    0.24    0.09    0.01    0.01      112       11        3     63
  10    0     0.09   0.57   0.15    0.60      25 M     29 M    0.12    0.35    0.03    0.03     1960        6     3136     65
  11    1     0.04   0.71   0.06    0.64    2269 K   2969 K    0.24    0.29    0.01    0.01      168      124       61     62
  12    0     0.05   0.70   0.06    0.60    2988 K   3801 K    0.21    0.20    0.01    0.01       56        2       10     66
  13    1     0.13   0.60   0.21    0.63      11 M     17 M    0.35    0.54    0.01    0.01      728      125      251     62
  14    0     0.01   0.37   0.04    0.60     296 K   1564 K    0.81    0.09    0.00    0.01      112        6        8     66
  15    1     0.03   0.60   0.05    0.65    1364 K   1900 K    0.28    0.19    0.00    0.01       56       21        2     62
  16    0     0.06   0.25   0.26    0.70      74 M     81 M    0.08    0.14    0.11    0.13     9632     8121        7     66
  17    1     0.08   0.49   0.16    0.60      16 M     20 M    0.18    0.56    0.02    0.03      896        3      544     63
  18    0     0.10   0.42   0.23    0.66      46 M     53 M    0.12    0.29    0.05    0.05     4144     6595       66     66
  19    1     0.06   0.74   0.08    0.69     961 K   2178 K    0.56    0.30    0.00    0.00        0       45        4     63
  20    0     0.03   0.17   0.17    0.60      44 M     51 M    0.13    0.13    0.16    0.18      336       53        1     66
  21    1     0.10   0.29   0.35    0.81      57 M     71 M    0.19    0.35    0.06    0.07    11032     3226      200     64
  22    0     0.07   0.21   0.32    0.79      82 M     92 M    0.10    0.15    0.12    0.14    11312      316    11516     66
  23    1     0.04   0.14   0.32    0.77      58 M     69 M    0.15    0.21    0.13    0.15     4648       14     2462     64
  24    0     0.02   0.46   0.03    0.61    1136 K   1583 K    0.28    0.08    0.01    0.01      168        2       19     67
  25    1     0.05   0.22   0.25    0.68      40 M     48 M    0.17    0.36    0.07    0.09     9352       35     2292     63
  26    0     0.03   0.51   0.06    0.62    1917 K   2215 K    0.13    0.08    0.01    0.01        0        9       20     66
  27    1     0.03   0.21   0.14    0.60      35 M     42 M    0.16    0.18    0.12    0.15      336       22        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.41   0.16    0.67     406 M    463 M    0.12    0.19    0.05    0.05    35336    18631    20705     59
 SKT    1     0.07   0.46   0.16    0.69     261 M    332 M    0.21    0.38    0.03    0.03    31584     4100     7241     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.16    0.68     668 M    795 M    0.16    0.28    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.15 %

 C1 core residency: 66.95 %; C3 core residency: 6.85 %; C6 core residency: 3.05 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       36 G     36 G   |   38%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  109 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    25.66    34.21     244.68      17.54         170.05
 SKT   1    22.98    25.90     249.09      17.21         179.59
---------------------------------------------------------------------------------------------------------------
       *    48.64    60.11     493.76      34.75         173.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3256
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6150.90 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5919.81 --|
|-- Mem Ch  2: Reads (MB/s):  5664.43 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6122.99 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5664.43 --||-- NODE 1 Mem Read (MB/s) :  6150.90 --|
|-- NODE 0 Mem Write(MB/s) :  6122.99 --||-- NODE 1 Mem Write(MB/s) :  5919.81 --|
|-- NODE 0 P. Write (T/s):     121568 --||-- NODE 1 P. Write (T/s):     148203 --|
|-- NODE 0 Memory (MB/s):    11787.42 --||-- NODE 1 Memory (MB/s):    12070.71 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11815.33                --|
            |--                System Write Throughput(MB/s):      12042.80                --|
            |--               System Memory Throughput(MB/s):      23858.13                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 337f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      12 K        48      22 M   119 M    252       0     431 K
 1     988 K       602 K    21 M   135 M    193 M     0     353 K
-----------------------------------------------------------------------
 *    1000 K       602 K    43 M   254 M    193 M     0     784 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.22        Core1: 41.88        
Core2: 33.56        Core3: 64.82        
Core4: 56.04        Core5: 31.32        
Core6: 26.16        Core7: 46.29        
Core8: 48.98        Core9: 47.11        
Core10: 42.44        Core11: 49.64        
Core12: 34.86        Core13: 36.12        
Core14: 26.76        Core15: 41.05        
Core16: 74.70        Core17: 50.06        
Core18: 52.65        Core19: 37.66        
Core20: 87.97        Core21: 47.46        
Core22: 78.78        Core23: 38.02        
Core24: 28.47        Core25: 91.85        
Core26: 37.88        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.43
Socket1: 52.44
DDR read Latency(ns)
Socket0: 380.81
Socket1: 317.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.42        Core1: 30.72        
Core2: 32.62        Core3: 64.80        
Core4: 54.90        Core5: 24.89        
Core6: 19.89        Core7: 43.85        
Core8: 49.76        Core9: 44.47        
Core10: 42.22        Core11: 49.20        
Core12: 34.58        Core13: 36.09        
Core14: 25.62        Core15: 40.52        
Core16: 74.44        Core17: 50.55        
Core18: 52.07        Core19: 36.73        
Core20: 87.67        Core21: 47.72        
Core22: 78.17        Core23: 37.19        
Core24: 28.53        Core25: 91.44        
Core26: 37.58        Core27: 57.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.73
Socket1: 51.87
DDR read Latency(ns)
Socket0: 383.85
Socket1: 316.57
irq_total: 156898.367395833
cpu_total: 22.56
cpu_0: 27.06
cpu_1: 10.31
cpu_2: 1.99
cpu_3: 47.27
cpu_4: 41.42
cpu_5: 3.72
cpu_6: 3.99
cpu_7: 28.99
cpu_8: 8.44
cpu_9: 12.77
cpu_10: 42.82
cpu_11: 18.22
cpu_12: 9.24
cpu_13: 22.34
cpu_14: 1.93
cpu_15: 4.32
cpu_16: 37.03
cpu_17: 30.98
cpu_18: 36.70
cpu_19: 8.78
cpu_20: 38.96
cpu_21: 55.85
cpu_22: 45.35
cpu_23: 24.27
cpu_24: 9.24
cpu_25: 24.80
cpu_26: 3.12
cpu_27: 31.58
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1357852
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1357852
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12245114731
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12245114731
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12200153525
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12200153525
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 141337
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 141337
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9155991
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9155991
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1357852
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1357852
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9877946
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9877946
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 138727
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 138727


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.31        Core1: 39.26        
Core2: 32.78        Core3: 64.77        
Core4: 54.76        Core5: 28.41        
Core6: 25.32        Core7: 45.19        
Core8: 47.13        Core9: 46.71        
Core10: 42.28        Core11: 49.37        
Core12: 34.07        Core13: 35.38        
Core14: 22.43        Core15: 40.98        
Core16: 74.24        Core17: 49.81        
Core18: 52.14        Core19: 36.84        
Core20: 87.82        Core21: 47.08        
Core22: 78.33        Core23: 36.15        
Core24: 22.06        Core25: 91.50        
Core26: 35.77        Core27: 57.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.54
Socket1: 51.82
DDR read Latency(ns)
Socket0: 385.29
Socket1: 316.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.57        Core1: 42.45        
Core2: 32.44        Core3: 57.85        
Core4: 54.30        Core5: 25.67        
Core6: 25.05        Core7: 41.62        
Core8: 48.78        Core9: 45.30        
Core10: 42.10        Core11: 48.15        
Core12: 35.29        Core13: 35.64        
Core14: 24.98        Core15: 40.76        
Core16: 68.53        Core17: 46.27        
Core18: 51.76        Core19: 37.31        
Core20: 85.47        Core21: 45.91        
Core22: 77.28        Core23: 35.68        
Core24: 28.02        Core25: 88.31        
Core26: 22.65        Core27: 57.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.05
Socket1: 49.48
DDR read Latency(ns)
Socket0: 393.16
Socket1: 314.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.13        Core1: 41.94        
Core2: 31.85        Core3: 64.84        
Core4: 55.36        Core5: 28.14        
Core6: 25.52        Core7: 46.03        
Core8: 48.95        Core9: 35.15        
Core10: 42.05        Core11: 49.61        
Core12: 34.26        Core13: 35.39        
Core14: 26.90        Core15: 39.58        
Core16: 74.81        Core17: 50.60        
Core18: 52.33        Core19: 36.31        
Core20: 88.09        Core21: 47.54        
Core22: 78.75        Core23: 36.52        
Core24: 27.45        Core25: 91.95        
Core26: 35.70        Core27: 57.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.16
Socket1: 52.09
DDR read Latency(ns)
Socket0: 387.59
Socket1: 318.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.74        Core1: 42.72        
Core2: 33.48        Core3: 64.02        
Core4: 53.97        Core5: 29.42        
Core6: 25.12        Core7: 46.27        
Core8: 49.44        Core9: 47.48        
Core10: 41.45        Core11: 49.29        
Core12: 35.31        Core13: 35.89        
Core14: 26.50        Core15: 41.11        
Core16: 70.62        Core17: 48.65        
Core18: 52.52        Core19: 38.54        
Core20: 87.36        Core21: 47.17        
Core22: 77.36        Core23: 36.74        
Core24: 27.93        Core25: 90.47        
Core26: 38.13        Core27: 57.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.95
Socket1: 51.89
DDR read Latency(ns)
Socket0: 381.86
Socket1: 314.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13794
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412352670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412364894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206187668; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206187668; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206284212; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206284212; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005265166; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4905778; Consumed Joules: 299.42; Watts: 49.86; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1342808; Consumed DRAM Joules: 20.54; DRAM Watts: 3.42
S1P0; QPIClocks: 14412504594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412508878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206345109; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206345109; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206262728; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206262728; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005328419; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5010261; Consumed Joules: 305.80; Watts: 50.92; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1453599; Consumed DRAM Joules: 22.24; DRAM Watts: 3.70
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3719
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.28   0.31    0.77      56 M     63 M    0.10    0.23    0.06    0.07     5880        7     5323     66
   1    1     0.07   0.71   0.10    0.62    3772 K   5287 K    0.29    0.24    0.01    0.01      168       37       11     63
   2    0     0.01   0.31   0.03    0.60     644 K   1422 K    0.55    0.07    0.01    0.01      112      153       20     65
   3    1     0.17   0.54   0.32    0.79      32 M     41 M    0.22    0.27    0.02    0.02     1792      391        7     63
   4    0     0.13   0.32   0.41    0.88      64 M     73 M    0.13    0.23    0.05    0.06     7000       17     6157     66
   5    1     0.04   2.00   0.02    0.74     293 K    496 K    0.41    0.33    0.00    0.00       56       15       11     63
   6    0     0.04   0.64   0.06    0.61    1059 K   1855 K    0.43    0.14    0.00    0.00      224       92       19     66
   7    1     0.06   0.31   0.19    0.60      31 M     37 M    0.17    0.39    0.05    0.06     8792        2      283     63
   8    0     0.05   0.82   0.06    0.60    4089 K   4872 K    0.16    0.12    0.01    0.01      616      131       11     66
   9    1     0.09   0.65   0.14    0.68    5119 K   5989 K    0.15    0.26    0.01    0.01      112      208      224     62
  10    0     0.22   0.56   0.39    0.87      68 M     80 M    0.15    0.18    0.03    0.04     6776     6721        5     64
  11    1     0.11   0.87   0.12    0.60    3840 K   6815 K    0.44    0.20    0.00    0.01      112        8        3     62
  12    0     0.08   0.78   0.10    0.65    3002 K   4463 K    0.33    0.28    0.00    0.01      224       23       11     66
  13    1     0.08   0.45   0.17    0.60      19 M     23 M    0.15    0.46    0.03    0.03     1120      251      161     62
  14    0     0.02   0.68   0.03    0.68     443 K    908 K    0.51    0.31    0.00    0.00      280       42        3     66
  15    1     0.02   0.52   0.05    0.61    1760 K   2044 K    0.14    0.08    0.01    0.01      280        9        2     62
  16    0     0.06   0.20   0.30    0.75      60 M     68 M    0.11    0.18    0.10    0.12     6888       18     6705     66
  17    1     0.05   0.32   0.16    0.61      27 M     31 M    0.14    0.36    0.05    0.06      504        2      214     63
  18    0     0.09   0.31   0.30    0.76      70 M     80 M    0.12    0.16    0.08    0.09      448      159      322     65
  19    1     0.07   0.76   0.09    0.64    2885 K   4521 K    0.36    0.21    0.00    0.01       56      197        0     63
  20    0     0.03   0.11   0.30    0.75      62 M     69 M    0.11    0.12    0.19    0.21     3248        0     2645     66
  21    1     0.10   0.19   0.49    1.00      57 M     77 M    0.25    0.28    0.06    0.08      616       72      309     63
  22    0     0.08   0.21   0.41    0.89      66 M     75 M    0.11    0.15    0.08    0.09     3024       11     1960     66
  23    1     0.10   0.57   0.18    0.60      17 M     22 M    0.23    0.47    0.02    0.02     1456       20      138     64
  24    0     0.06   0.81   0.08    0.60    1998 K   4518 K    0.56    0.32    0.00    0.01       56        3       27     67
  25    1     0.03   0.18   0.16    0.60      32 M     37 M    0.16    0.12    0.11    0.13      392       22      221     63
  26    0     0.02   0.43   0.04    0.60    1271 K   1803 K    0.29    0.06    0.01    0.01        0        3        8     66
  27    1     0.03   0.15   0.22    0.66      57 M     63 M    0.09    0.16    0.17    0.19    15120       11     1336     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.35   0.20    0.78     463 M    530 M    0.13    0.18    0.05    0.05    34776     7380    23216     58
 SKT    1     0.07   0.42   0.17    0.69     292 M    360 M    0.19    0.29    0.03    0.04    30576     1245     2920     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.38   0.19    0.74     755 M    891 M    0.15    0.23    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.22 %

 C1 core residency: 60.68 %; C3 core residency: 6.04 %; C6 core residency: 8.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    24.48    27.85     254.15      16.89         202.66
 SKT   1    31.67    31.31     252.65      18.97         208.95
---------------------------------------------------------------------------------------------------------------
       *    56.15    59.15     506.80      35.86         205.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3900
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5092.55 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6034.72 --|
|-- Mem Ch  2: Reads (MB/s):  4622.20 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5515.83 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  4622.20 --||-- NODE 1 Mem Read (MB/s) :  5092.55 --|
|-- NODE 0 Mem Write(MB/s) :  5515.83 --||-- NODE 1 Mem Write(MB/s) :  6034.72 --|
|-- NODE 0 P. Write (T/s):      99618 --||-- NODE 1 P. Write (T/s):     124524 --|
|-- NODE 0 Memory (MB/s):    10138.03 --||-- NODE 1 Memory (MB/s):    11127.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9714.75                --|
            |--                System Write Throughput(MB/s):      11550.55                --|
            |--               System Memory Throughput(MB/s):      21265.30                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a2a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K        60      12 M    90 M    276       0     589 K
 1    1273 K       451 K    21 M   168 M    196 M     0     454 K
-----------------------------------------------------------------------
 *    1290 K       451 K    33 M   259 M    196 M     0    1044 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.21        Core1: 27.97        
Core2: 43.86        Core3: 33.93        
Core4: 64.72        Core5: 29.75        
Core6: 25.83        Core7: 24.50        
Core8: 35.92        Core9: 32.72        
Core10: 61.13        Core11: 39.32        
Core12: 25.48        Core13: 33.80        
Core14: 25.53        Core15: 33.70        
Core16: 56.87        Core17: 38.81        
Core18: 40.48        Core19: 20.70        
Core20: 38.68        Core21: 25.74        
Core22: 37.12        Core23: 36.89        
Core24: 44.50        Core25: 24.53        
Core26: 29.97        Core27: 41.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.81
Socket1: 32.99
DDR read Latency(ns)
Socket0: 402.14
Socket1: 423.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 28.05        
Core2: 43.96        Core3: 36.01        
Core4: 65.42        Core5: 32.25        
Core6: 26.14        Core7: 23.87        
Core8: 30.17        Core9: 30.44        
Core10: 60.93        Core11: 27.81        
Core12: 24.88        Core13: 39.82        
Core14: 17.73        Core15: 32.67        
Core16: 55.09        Core17: 34.67        
Core18: 38.17        Core19: 17.12        
Core20: 37.08        Core21: 24.89        
Core22: 36.86        Core23: 37.44        
Core24: 44.42        Core25: 24.20        
Core26: 29.67        Core27: 42.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.63
Socket1: 32.93
DDR read Latency(ns)
Socket0: 386.10
Socket1: 428.01
irq_total: 217948.182876779
cpu_total: 20.90
cpu_0: 30.32
cpu_1: 3.72
cpu_2: 10.51
cpu_3: 39.83
cpu_4: 29.26
cpu_5: 4.26
cpu_6: 2.46
cpu_7: 32.05
cpu_8: 0.86
cpu_9: 3.26
cpu_10: 30.59
cpu_11: 1.06
cpu_12: 8.91
cpu_13: 29.26
cpu_14: 2.86
cpu_15: 23.01
cpu_16: 28.39
cpu_17: 40.43
cpu_18: 49.34
cpu_19: 4.19
cpu_20: 22.21
cpu_21: 47.41
cpu_22: 23.80
cpu_23: 32.98
cpu_24: 10.37
cpu_25: 27.26
cpu_26: 11.90
cpu_27: 35.04
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 181829
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 181829
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 181280
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 181280
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12724810
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12724810
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1370827
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1370827
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1370831
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1370831
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12362160268
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12362160268
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12324740156
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12324740156
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11964513
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11964513


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.83        Core1: 27.63        
Core2: 44.66        Core3: 38.47        
Core4: 70.10        Core5: 27.59        
Core6: 24.11        Core7: 27.44        
Core8: 31.59        Core9: 33.16        
Core10: 66.40        Core11: 28.63        
Core12: 24.52        Core13: 42.91        
Core14: 25.62        Core15: 29.34        
Core16: 60.78        Core17: 38.08        
Core18: 38.49        Core19: 19.13        
Core20: 36.93        Core21: 27.43        
Core22: 38.10        Core23: 42.79        
Core24: 45.00        Core25: 26.03        
Core26: 29.97        Core27: 46.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.46
Socket1: 35.82
DDR read Latency(ns)
Socket0: 387.31
Socket1: 394.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.72        Core1: 26.96        
Core2: 43.59        Core3: 42.15        
Core4: 72.38        Core5: 22.16        
Core6: 26.19        Core7: 29.57        
Core8: 30.12        Core9: 35.29        
Core10: 64.96        Core11: 22.34        
Core12: 25.74        Core13: 46.92        
Core14: 25.70        Core15: 35.08        
Core16: 64.74        Core17: 42.83        
Core18: 40.30        Core19: 16.27        
Core20: 38.25        Core21: 30.24        
Core22: 42.00        Core23: 44.02        
Core24: 45.54        Core25: 28.07        
Core26: 30.05        Core27: 47.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.92
Socket1: 38.26
DDR read Latency(ns)
Socket0: 388.03
Socket1: 360.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.22        Core1: 27.97        
Core2: 43.92        Core3: 40.40        
Core4: 69.98        Core5: 20.47        
Core6: 25.36        Core7: 26.18        
Core8: 32.84        Core9: 36.47        
Core10: 62.83        Core11: 30.83        
Core12: 25.41        Core13: 44.78        
Core14: 24.88        Core15: 32.75        
Core16: 60.12        Core17: 40.40        
Core18: 39.23        Core19: 20.57        
Core20: 37.04        Core21: 27.55        
Core22: 37.82        Core23: 42.86        
Core24: 45.41        Core25: 25.54        
Core26: 29.21        Core27: 46.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.49
Socket1: 36.13
DDR read Latency(ns)
Socket0: 386.61
Socket1: 365.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.68        Core1: 27.35        
Core2: 44.77        Core3: 41.96        
Core4: 69.56        Core5: 29.95        
Core6: 26.13        Core7: 24.66        
Core8: 40.74        Core9: 37.64        
Core10: 66.32        Core11: 43.24        
Core12: 25.61        Core13: 45.99        
Core14: 25.40        Core15: 33.82        
Core16: 61.62        Core17: 41.79        
Core18: 40.82        Core19: 20.61        
Core20: 39.55        Core21: 28.74        
Core22: 38.31        Core23: 44.39        
Core24: 44.96        Core25: 23.92        
Core26: 28.27        Core27: 46.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.92
Socket1: 36.81
DDR read Latency(ns)
Socket0: 386.10
Socket1: 369.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15504
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413444726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413451354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206728298; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206728298; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206810965; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206810965; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005680833; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4721781; Consumed Joules: 288.19; Watts: 47.99; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1294348; Consumed DRAM Joules: 19.80; DRAM Watts: 3.30
S1P0; QPIClocks: 14413439058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413443626; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206823472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206823472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206727713; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206727713; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005706834; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5048207; Consumed Joules: 308.12; Watts: 51.31; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1418194; Consumed DRAM Joules: 21.70; DRAM Watts: 3.61
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3dc6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.35   0.23    0.66      48 M     55 M    0.12    0.21    0.06    0.07      728       43      168     67
   1    1     0.03   0.53   0.06    0.64     739 K   1751 K    0.58    0.21    0.00    0.01       56       34       33     63
   2    0     0.06   0.62   0.09    0.62    4092 K   4453 K    0.08    0.22    0.01    0.01       56        6      113     66
   3    1     0.09   0.28   0.34    0.81      55 M     67 M    0.18    0.27    0.06    0.07     1008       11      239     63
   4    0     0.05   0.26   0.20    0.61      47 M     52 M    0.10    0.15    0.09    0.10      112        3      403     67
   5    1     0.05   1.03   0.05    0.73     654 K   1573 K    0.58    0.36    0.00    0.00       56       38       14     64
   6    0     0.02   0.50   0.04    0.61     477 K   1363 K    0.65    0.12    0.00    0.01      112       51       16     66
   7    1     0.19   0.59   0.32    0.79      27 M     39 M    0.29    0.41    0.01    0.02    15456     1080        2     62
   8    0     0.01   1.73   0.01    0.60     184 K    271 K    0.32    0.21    0.00    0.00        0        4        6     66
   9    1     0.03   0.69   0.05    0.63    1535 K   2055 K    0.25    0.11    0.00    0.01       56       12        5     62
  10    0     0.08   0.38   0.20    0.63      38 M     43 M    0.13    0.19    0.05    0.06      224        3       27     64
  11    1     0.00   1.06   0.00    0.60     131 K    212 K    0.38    0.28    0.00    0.01        0        6        2     62
  12    0     0.06   0.82   0.08    0.60    1096 K   3560 K    0.69    0.42    0.00    0.01       56        4       12     66
  13    1     0.07   0.35   0.21    0.62      33 M     39 M    0.15    0.30    0.05    0.05      168       12       42     62
  14    0     0.02   0.55   0.04    0.62     418 K   1252 K    0.67    0.12    0.00    0.01      168        6        9     66
  15    1     0.16   1.00   0.16    0.63    5678 K   9381 K    0.39    0.31    0.00    0.01      560       53        1     62
  16    0     0.06   0.31   0.18    0.60      47 M     52 M    0.08    0.20    0.08    0.09      336        7      134     66
  17    1     0.16   0.63   0.25    0.69      27 M     35 M    0.21    0.29    0.02    0.02      112        4       46     62
  18    0     0.31   0.65   0.47    0.96      53 M     65 M    0.18    0.20    0.02    0.02    10864     6859      684     66
  19    1     0.06   0.60   0.10    0.77     665 K   1818 K    0.63    0.34    0.00    0.00       56       42        4     63
  20    0     0.05   0.37   0.15    0.60      42 M     47 M    0.10    0.26    0.08    0.09    12152     6889        1     66
  21    1     0.14   0.24   0.60    1.18      57 M     79 M    0.27    0.37    0.04    0.06     2632      753      375     63
  22    0     0.06   0.39   0.16    0.60      43 M     48 M    0.10    0.28    0.07    0.08     9688     6088        1     66
  23    1     0.04   0.16   0.26    0.69      59 M     69 M    0.14    0.22    0.14    0.17     4424     1743        0     64
  24    0     0.06   0.63   0.09    0.63    4261 K   4615 K    0.08    0.23    0.01    0.01      168        3       31     67
  25    1     0.11   0.60   0.18    0.63      13 M     19 M    0.33    0.53    0.01    0.02      672       41      266     63
  26    0     0.07   0.73   0.10    0.61    2368 K   4741 K    0.50    0.36    0.00    0.01      224        6       71     66
  27    1     0.04   0.15   0.27    0.70      64 M     75 M    0.14    0.19    0.16    0.19     3416     1699        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.49   0.15    0.67     335 M    385 M    0.13    0.22    0.03    0.04    34888    19972     1676     59
 SKT    1     0.08   0.42   0.20    0.77     349 M    442 M    0.21    0.31    0.03    0.04    28672     5528     1028     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.45   0.17    0.73     684 M    827 M    0.17    0.27    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.09 %

 C1 core residency: 64.35 %; C3 core residency: 3.19 %; C6 core residency: 8.37 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.45 => corresponds to 11.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       29 G     29 G   |   29%    29%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   87 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    22.81    26.98     242.02      16.47         186.12
 SKT   1    26.54    31.73     260.25      18.33         188.41
---------------------------------------------------------------------------------------------------------------
       *    49.35    58.71     502.28      34.80         187.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4518.21 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6131.35 --|
|-- Mem Ch  2: Reads (MB/s):  4111.82 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5932.49 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  4111.82 --||-- NODE 1 Mem Read (MB/s) :  4518.21 --|
|-- NODE 0 Mem Write(MB/s) :  5932.49 --||-- NODE 1 Mem Write(MB/s) :  6131.35 --|
|-- NODE 0 P. Write (T/s):      76893 --||-- NODE 1 P. Write (T/s):      81672 --|
|-- NODE 0 Memory (MB/s):    10044.32 --||-- NODE 1 Memory (MB/s):    10649.56 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8630.03                --|
            |--                System Write Throughput(MB/s):      12063.85                --|
            |--               System Memory Throughput(MB/s):      20693.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40d8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K        72      19 M   112 M    252       0     584 K
 1     883 K      1012 K    22 M   133 M    194 M     0     603 K
-----------------------------------------------------------------------
 *     900 K      1012 K    41 M   245 M    194 M     0    1188 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.37        Core1: 36.75        
Core2: 28.65        Core3: 30.95        
Core4: 46.05        Core5: 20.51        
Core6: 40.39        Core7: 28.51        
Core8: 42.04        Core9: 32.04        
Core10: 43.84        Core11: 26.20        
Core12: 46.33        Core13: 25.45        
Core14: 25.62        Core15: 35.70        
Core16: 51.86        Core17: 47.15        
Core18: 41.37        Core19: 24.53        
Core20: 45.06        Core21: 28.46        
Core22: 40.34        Core23: 26.77        
Core24: 48.08        Core25: 26.63        
Core26: 41.78        Core27: 26.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.72
Socket1: 29.93
DDR read Latency(ns)
Socket0: 365.94
Socket1: 547.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.46        Core1: 35.56        
Core2: 21.87        Core3: 21.38        
Core4: 48.31        Core5: 30.26        
Core6: 42.34        Core7: 22.20        
Core8: 42.11        Core9: 31.51        
Core10: 42.82        Core11: 25.57        
Core12: 48.16        Core13: 23.68        
Core14: 25.94        Core15: 36.08        
Core16: 51.77        Core17: 42.09        
Core18: 40.86        Core19: 22.34        
Core20: 44.26        Core21: 26.85        
Core22: 40.40        Core23: 22.88        
Core24: 45.23        Core25: 26.37        
Core26: 44.55        Core27: 23.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.76
Socket1: 26.27
DDR read Latency(ns)
Socket0: 359.39
Socket1: 659.31
irq_total: 237836.238249716
cpu_total: 18.71
cpu_0: 36.17
cpu_1: 9.57
cpu_2: 10.44
cpu_3: 20.41
cpu_4: 20.15
cpu_5: 3.32
cpu_6: 9.64
cpu_7: 34.91
cpu_8: 8.58
cpu_9: 2.79
cpu_10: 28.06
cpu_11: 8.51
cpu_12: 8.44
cpu_13: 26.33
cpu_14: 8.11
cpu_15: 2.99
cpu_16: 24.47
cpu_17: 30.65
cpu_18: 37.97
cpu_19: 9.84
cpu_20: 21.01
cpu_21: 41.16
cpu_22: 37.17
cpu_23: 26.66
cpu_24: 9.38
cpu_25: 24.00
cpu_26: 3.39
cpu_27: 19.81
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1354815
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1354815
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10290714
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10290714
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 155919
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 155919
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 156882
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 156882
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10976006
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10976006
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12145748658
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12145748658
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1354811
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1354811
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12217711375
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12217711375


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.79        Core1: 34.73        
Core2: 28.46        Core3: 28.62        
Core4: 44.93        Core5: 29.62        
Core6: 42.71        Core7: 25.52        
Core8: 41.10        Core9: 32.82        
Core10: 42.71        Core11: 20.37        
Core12: 48.32        Core13: 27.91        
Core14: 25.66        Core15: 35.64        
Core16: 51.62        Core17: 43.03        
Core18: 41.53        Core19: 23.94        
Core20: 45.05        Core21: 27.64        
Core22: 40.52        Core23: 24.03        
Core24: 49.15        Core25: 26.04        
Core26: 43.63        Core27: 24.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.40
Socket1: 28.24
DDR read Latency(ns)
Socket0: 364.07
Socket1: 585.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.11        Core1: 37.92        
Core2: 28.94        Core3: 28.98        
Core4: 45.64        Core5: 28.50        
Core6: 43.80        Core7: 26.65        
Core8: 41.59        Core9: 35.34        
Core10: 43.53        Core11: 24.39        
Core12: 47.62        Core13: 25.78        
Core14: 25.12        Core15: 38.35        
Core16: 54.01        Core17: 47.46        
Core18: 42.22        Core19: 23.32        
Core20: 45.17        Core21: 27.38        
Core22: 40.15        Core23: 26.38        
Core24: 35.90        Core25: 24.68        
Core26: 37.67        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.56
Socket1: 28.92
DDR read Latency(ns)
Socket0: 367.30
Socket1: 561.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.17        Core1: 38.21        
Core2: 28.45        Core3: 17.65        
Core4: 45.58        Core5: 31.29        
Core6: 43.72        Core7: 17.96        
Core8: 40.59        Core9: 32.94        
Core10: 42.23        Core11: 24.17        
Core12: 48.10        Core13: 22.13        
Core14: 25.78        Core15: 30.15        
Core16: 52.81        Core17: 42.70        
Core18: 40.78        Core19: 21.51        
Core20: 46.50        Core21: 25.25        
Core22: 38.16        Core23: 22.27        
Core24: 52.50        Core25: 23.45        
Core26: 45.17        Core27: 24.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.23
Socket1: 24.22
DDR read Latency(ns)
Socket0: 359.92
Socket1: 723.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.50        Core1: 35.19        
Core2: 27.93        Core3: 12.35        
Core4: 40.55        Core5: 28.90        
Core6: 41.70        Core7: 12.84        
Core8: 39.78        Core9: 31.16        
Core10: 41.36        Core11: 22.32        
Core12: 46.11        Core13: 23.26        
Core14: 25.40        Core15: 29.03        
Core16: 49.48        Core17: 41.01        
Core18: 38.53        Core19: 20.71        
Core20: 41.13        Core21: 23.29        
Core22: 38.28        Core23: 23.81        
Core24: 49.58        Core25: 22.80        
Core26: 42.07        Core27: 25.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.52
Socket1: 20.96
DDR read Latency(ns)
Socket0: 390.00
Socket1: 806.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17211
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412371582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412378122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206191804; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206191804; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206256070; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206256070; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005208180; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4827001; Consumed Joules: 294.62; Watts: 49.06; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1353688; Consumed DRAM Joules: 20.71; DRAM Watts: 3.45
S1P0; QPIClocks: 14412298878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412302482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206247856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206247856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206156152; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206156152; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005210367; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4950016; Consumed Joules: 302.12; Watts: 50.31; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1300847; Consumed DRAM Joules: 19.90; DRAM Watts: 3.31
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4472
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.23   0.38    0.85      85 M     97 M    0.12    0.19    0.10    0.11     7840    14010      177     67
   1    1     0.07   0.66   0.10    0.62    3355 K   4750 K    0.29    0.26    0.00    0.01      336       69       20     63
   2    0     0.08   0.83   0.10    0.63    2964 K   5325 K    0.44    0.35    0.00    0.01      112       34      195     65
   3    1     0.09   0.65   0.15    0.62    7933 K     13 M    0.42    0.62    0.01    0.01      672      299       11     63
   4    0     0.07   0.29   0.23    0.67      56 M     63 M    0.11    0.19    0.09    0.10     7112     7324       11     66
   5    1     0.02   0.53   0.04    0.61     781 K   1773 K    0.56    0.09    0.00    0.01      112       18       29     63
   6    0     0.05   0.68   0.08    0.61    3509 K   4508 K    0.22    0.22    0.01    0.01       56      103       23     65
   7    1     0.10   0.43   0.24    0.68      25 M     37 M    0.31    0.48    0.02    0.04    19824      821       39     63
   8    0     0.07   0.83   0.09    0.65    3322 K   4079 K    0.19    0.28    0.00    0.01      280      189      168     65
   9    1     0.02   0.48   0.05    0.72     634 K   1392 K    0.54    0.10    0.00    0.01        0        9        6     62
  10    0     0.04   0.15   0.28    0.72      85 M     93 M    0.09    0.14    0.20    0.22     8512       11     9939     65
  11    1     0.06   0.87   0.07    0.64     950 K   3306 K    0.71    0.45    0.00    0.01      224       41       26     61
  12    0     0.06   0.67   0.10    0.64    3869 K   4668 K    0.17    0.24    0.01    0.01      112       29       16     66
  13    1     0.16   0.53   0.31    0.76      11 M     20 M    0.46    0.67    0.01    0.01      504      201        2     62
  14    0     0.08   0.79   0.10    0.61    1859 K   4357 K    0.57    0.40    0.00    0.01      168      213       17     66
  15    1     0.03   0.55   0.05    0.60    1834 K   2165 K    0.15    0.09    0.01    0.01       56       15        6     62
  16    0     0.05   0.16   0.28    0.74      80 M     89 M    0.11    0.15    0.18    0.20      224     5476        5     66
  17    1     0.09   0.47   0.20    0.63      22 M     30 M    0.26    0.34    0.02    0.03      392       11      108     63
  18    0     0.19   0.59   0.32    0.78      51 M     58 M    0.13    0.25    0.03    0.03     3584       41     6795     66
  19    1     0.08   0.97   0.08    0.61     782 K   3579 K    0.78    0.42    0.00    0.00        0       12        1     63
  20    0     0.06   0.36   0.16    0.60      44 M     49 M    0.11    0.26    0.08    0.09     3584     6355        0     66
  21    1     0.13   0.36   0.35    0.82      34 M     45 M    0.25    0.47    0.03    0.04     5432      189     1606     64
  22    0     0.10   0.53   0.19    0.61      39 M     44 M    0.10    0.30    0.04    0.04     3696       10     5189     66
  23    1     0.06   0.44   0.14    0.60      16 M     23 M    0.27    0.50    0.03    0.04     1848      803        0     63
  24    0     0.08   0.56   0.14    0.63    5833 K   6179 K    0.06    0.17    0.01    0.01      112        3       98     67
  25    1     0.15   0.62   0.24    0.67    9686 K     17 M    0.46    0.64    0.01    0.01      672       57      163     63
  26    0     0.02   0.42   0.06    0.63    1842 K   2266 K    0.19    0.08    0.01    0.01        0        9       20     66
  27    1     0.08   0.53   0.15    0.60      11 M     15 M    0.27    0.60    0.01    0.02     1008        8      314     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.42   0.18    0.69     466 M    528 M    0.12    0.21    0.04    0.05    35392    33807    22653     59
 SKT    1     0.08   0.53   0.15    0.68     148 M    221 M    0.33    0.52    0.01    0.02    31080     2553     2331     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.47   0.17    0.69     614 M    750 M    0.18    0.34    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   46 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.12 %

 C1 core residency: 71.72 %; C3 core residency: 3.41 %; C6 core residency: 0.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   15%    15%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   99 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    25.75    33.13     250.93      17.59         165.59
 SKT   1    17.94    25.91     248.07      16.82         170.87
---------------------------------------------------------------------------------------------------------------
       *    43.69    59.04     499.00      34.41         166.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
Spec arch caps supported : no
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4659
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4118.40 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4762.22 --|
|-- Mem Ch  2: Reads (MB/s):  3993.79 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5218.80 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  3993.79 --||-- NODE 1 Mem Read (MB/s) :  4118.40 --|
|-- NODE 0 Mem Write(MB/s) :  5218.80 --||-- NODE 1 Mem Write(MB/s) :  4762.22 --|
|-- NODE 0 P. Write (T/s):      67905 --||-- NODE 1 P. Write (T/s):      69318 --|
|-- NODE 0 Memory (MB/s):     9212.59 --||-- NODE 1 Memory (MB/s):     8880.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8112.19                --|
            |--                System Write Throughput(MB/s):       9981.01                --|
            |--               System Memory Throughput(MB/s):      18093.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4782
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      15 K        48      16 M   113 M    276       0     777 K
 1    1141 K       790 K    18 M   137 M    192 M     0     572 K
-----------------------------------------------------------------------
 *    1156 K       790 K    35 M   250 M    192 M     0    1349 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.56        Core1: 24.54        
Core2: 40.54        Core3: 20.20        
Core4: 35.70        Core5: 35.92        
Core6: 19.03        Core7: 41.24        
Core8: 30.34        Core9: 36.96        
Core10: 40.62        Core11: 24.68        
Core12: 24.01        Core13: 29.39        
Core14: 22.63        Core15: 33.91        
Core16: 29.90        Core17: 12.91        
Core18: 42.00        Core19: 33.73        
Core20: 35.21        Core21: 30.21        
Core22: 29.13        Core23: 25.95        
Core24: 27.50        Core25: 21.81        
Core26: 29.47        Core27: 29.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.82
Socket1: 24.75
DDR read Latency(ns)
Socket0: 458.15
Socket1: 387.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.40        Core1: 24.47        
Core2: 38.95        Core3: 21.47        
Core4: 38.37        Core5: 37.03        
Core6: 25.13        Core7: 37.17        
Core8: 31.17        Core9: 32.26        
Core10: 43.27        Core11: 25.60        
Core12: 20.90        Core13: 27.44        
Core14: 24.01        Core15: 32.73        
Core16: 30.52        Core17: 12.81        
Core18: 39.21        Core19: 27.01        
Core20: 35.50        Core21: 26.15        
Core22: 28.23        Core23: 24.14        
Core24: 27.36        Core25: 21.10        
Core26: 29.31        Core27: 27.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.14
Socket1: 22.96
DDR read Latency(ns)
Socket0: 411.23
Socket1: 472.95
irq_total: 312704.766597405
cpu_total: 19.98
cpu_0: 24.93
cpu_1: 11.97
cpu_2: 5.85
cpu_3: 31.32
cpu_4: 30.72
cpu_5: 6.72
cpu_6: 3.92
cpu_7: 15.16
cpu_8: 1.40
cpu_9: 4.19
cpu_10: 36.04
cpu_11: 0.73
cpu_12: 11.37
cpu_13: 19.15
cpu_14: 4.19
cpu_15: 10.17
cpu_16: 25.73
cpu_17: 36.64
cpu_18: 32.11
cpu_19: 9.44
cpu_20: 45.55
cpu_21: 35.04
cpu_22: 46.41
cpu_23: 29.06
cpu_24: 8.84
cpu_25: 37.57
cpu_26: 17.49
cpu_27: 18.02
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1356890
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1356890
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1356891
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1356891
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 215151
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 215151
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12181026145
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12181026145
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 215108
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 215108
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 14197179
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 14197179
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12236434146
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12236434146
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 15060329
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 15060329


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.12        Core1: 24.13        
Core2: 31.67        Core3: 21.31        
Core4: 39.86        Core5: 35.95        
Core6: 26.41        Core7: 35.56        
Core8: 29.85        Core9: 33.96        
Core10: 42.34        Core11: 27.71        
Core12: 19.93        Core13: 29.70        
Core14: 23.57        Core15: 33.61        
Core16: 31.88        Core17: 12.88        
Core18: 38.13        Core19: 34.75        
Core20: 37.26        Core21: 24.93        
Core22: 28.55        Core23: 23.29        
Core24: 27.98        Core25: 21.04        
Core26: 26.67        Core27: 29.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.37
Socket1: 22.98
DDR read Latency(ns)
Socket0: 396.16
Socket1: 522.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 24.29        
Core2: 43.54        Core3: 23.67        
Core4: 38.98        Core5: 38.53        
Core6: 27.67        Core7: 37.99        
Core8: 42.04        Core9: 35.11        
Core10: 39.47        Core11: 22.53        
Core12: 22.43        Core13: 32.62        
Core14: 23.72        Core15: 34.51        
Core16: 33.36        Core17: 13.03        
Core18: 35.41        Core19: 29.13        
Core20: 38.56        Core21: 29.28        
Core22: 30.42        Core23: 29.94        
Core24: 27.98        Core25: 27.44        
Core26: 28.90        Core27: 32.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.92
Socket1: 26.72
DDR read Latency(ns)
Socket0: 345.90
Socket1: 471.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.38        Core1: 24.05        
Core2: 42.72        Core3: 25.65        
Core4: 40.54        Core5: 49.70        
Core6: 24.14        Core7: 35.99        
Core8: 49.87        Core9: 34.62        
Core10: 40.61        Core11: 30.79        
Core12: 22.33        Core13: 29.66        
Core14: 23.57        Core15: 28.52        
Core16: 33.17        Core17: 13.03        
Core18: 33.02        Core19: 40.25        
Core20: 38.08        Core21: 28.66        
Core22: 30.31        Core23: 29.78        
Core24: 28.52        Core25: 27.49        
Core26: 29.73        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.53
Socket1: 26.20
DDR read Latency(ns)
Socket0: 349.99
Socket1: 463.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.73        Core1: 25.35        
Core2: 33.98        Core3: 28.97        
Core4: 47.72        Core5: 52.54        
Core6: 28.23        Core7: 42.07        
Core8: 29.62        Core9: 35.28        
Core10: 43.90        Core11: 25.67        
Core12: 19.85        Core13: 45.22        
Core14: 24.67        Core15: 33.29        
Core16: 34.76        Core17: 13.64        
Core18: 32.52        Core19: 39.66        
Core20: 43.47        Core21: 34.97        
Core22: 31.30        Core23: 38.82        
Core24: 29.43        Core25: 33.73        
Core26: 30.33        Core27: 44.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.66
Socket1: 32.60
DDR read Latency(ns)
Socket0: 366.37
Socket1: 347.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18920
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413135546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413142446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206573352; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206573352; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206650284; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206650284; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005546465; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4949337; Consumed Joules: 302.08; Watts: 50.30; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1381731; Consumed DRAM Joules: 21.14; DRAM Watts: 3.52
S1P0; QPIClocks: 14413051642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413056862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206650075; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206650075; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206536280; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206536280; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005565141; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4907789; Consumed Joules: 299.55; Watts: 49.87; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1317528; Consumed DRAM Joules: 20.16; DRAM Watts: 3.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b1d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.36   0.19    0.61      40 M     45 M    0.12    0.26    0.06    0.07     4480     6291      131     66
   1    1     0.07   0.78   0.09    0.64    1558 K   4716 K    0.67    0.30    0.00    0.01      392       57       18     64
   2    0     0.03   0.56   0.05    0.60    2345 K   2603 K    0.10    0.09    0.01    0.01      336        7       60     65
   3    1     0.13   0.55   0.23    0.67      27 M     35 M    0.22    0.39    0.02    0.03     5096      798        4     64
   4    0     0.28   0.58   0.48    0.97      47 M     57 M    0.18    0.26    0.02    0.02     4592     6143       11     66
   5    1     0.07   1.01   0.07    0.65    2915 K   4273 K    0.32    0.17    0.00    0.01      112       38       15     63
   6    0     0.05   0.62   0.09    0.69    1423 K   2391 K    0.40    0.22    0.00    0.00      112      141       21     66
   7    1     0.03   0.23   0.12    0.60      27 M     32 M    0.16    0.22    0.10    0.12     4312      463        1     63
   8    0     0.01   1.34   0.00    0.60     170 K    260 K    0.34    0.16    0.00    0.00        0        4        4     66
   9    1     0.03   0.41   0.06    0.70    1460 K   1921 K    0.24    0.08    0.01    0.01        0        9        3     62
  10    0     0.07   0.39   0.17    0.60      43 M     46 M    0.07    0.26    0.07    0.07     4760       11     6771     64
  11    1     0.01   1.54   0.01    0.64     192 K    294 K    0.35    0.33    0.00    0.00        0       14        5     61
  12    0     0.09   0.75   0.11    0.60    1413 K   4815 K    0.71    0.39    0.00    0.01      112        6       20     66
  13    1     0.08   0.22   0.37    0.85      48 M     59 M    0.19    0.30    0.06    0.07      280        5        4     62
  14    0     0.04   0.63   0.07    0.62    1293 K   2095 K    0.38    0.12    0.00    0.00      168       74       15     66
  15    1     0.04   0.57   0.07    0.65    3081 K   3434 K    0.10    0.14    0.01    0.01        0       32        2     61
  16    0     0.10   0.50   0.21    0.62      40 M     47 M    0.14    0.38    0.04    0.05     3920     6445        3     65
  17    1     0.21   0.54   0.39    0.85      20 M     25 M    0.20    0.74    0.01    0.01    11424        6       65     62
  18    0     0.13   0.32   0.41    0.89      58 M     64 M    0.09    0.20    0.04    0.05     3528       19     6515     65
  19    1     0.07   0.76   0.09    0.65    3224 K   4219 K    0.24    0.27    0.00    0.01      112       29        4     63
  20    0     0.23   0.59   0.39    0.86      44 M     53 M    0.17    0.28    0.02    0.02     3304     6067       12     66
  21    1     0.07   0.20   0.34    0.80      57 M     68 M    0.16    0.24    0.08    0.10     8512      551      376     64
  22    0     0.10   0.27   0.38    0.86      77 M     89 M    0.13    0.20    0.07    0.08    10304        7    13946     66
  23    1     0.03   0.19   0.18    0.60      30 M     35 M    0.15    0.22    0.09    0.11      224        4      395     63
  24    0     0.08   0.65   0.12    0.62    3269 K   5467 K    0.40    0.37    0.00    0.01       56        7       96     66
  25    1     0.12   0.32   0.39    0.91      46 M     56 M    0.18    0.20    0.04    0.05      280       43        2     62
  26    0     0.12   0.62   0.19    0.63    5326 K   9067 K    0.41    0.31    0.00    0.01      168        5      183     66
  27    1     0.08   0.23   0.35    0.82      46 M     57 M    0.20    0.31    0.06    0.07      280        4      183     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.49   0.20    0.76     367 M    431 M    0.15    0.26    0.03    0.03    35840    25227    27788     59
 SKT    1     0.07   0.38   0.20    0.76     316 M    390 M    0.19    0.35    0.03    0.04    31024     2053     1077     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.43   0.20    0.76     684 M    821 M    0.17    0.30    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.38 %

 C1 core residency: 62.77 %; C3 core residency: 2.44 %; C6 core residency: 8.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       36 G     35 G   |   37%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  115 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    27.52    33.99     252.04      18.08         180.15
 SKT   1    21.16    21.18     252.19      16.51         210.03
---------------------------------------------------------------------------------------------------------------
       *    48.68    55.18     504.23      34.59         193.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d05
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5544.53 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6726.72 --|
|-- Mem Ch  2: Reads (MB/s):  3791.57 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5028.56 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  3791.57 --||-- NODE 1 Mem Read (MB/s) :  5544.53 --|
|-- NODE 0 Mem Write(MB/s) :  5028.56 --||-- NODE 1 Mem Write(MB/s) :  6726.72 --|
|-- NODE 0 P. Write (T/s):      63949 --||-- NODE 1 P. Write (T/s):     118291 --|
|-- NODE 0 Memory (MB/s):     8820.12 --||-- NODE 1 Memory (MB/s):    12271.25 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9336.10                --|
            |--                System Write Throughput(MB/s):      11755.27                --|
            |--               System Memory Throughput(MB/s):      21091.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e2f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K       168      18 M   115 M    264       0     459 K
 1    1021 K       698 K    22 M   138 M    194 M     0     540 K
-----------------------------------------------------------------------
 *    1038 K       699 K    40 M   254 M    194 M     0    1000 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.58        Core1: 26.22        
Core2: 29.55        Core3: 18.36        
Core4: 58.90        Core5: 29.96        
Core6: 24.48        Core7: 46.53        
Core8: 43.73        Core9: 28.31        
Core10: 33.59        Core11: 36.84        
Core12: 24.20        Core13: 15.98        
Core14: 24.70        Core15: 44.09        
Core16: 36.02        Core17: 30.90        
Core18: 41.51        Core19: 22.91        
Core20: 38.99        Core21: 19.55        
Core22: 53.55        Core23: 27.67        
Core24: 39.89        Core25: 54.34        
Core26: 35.17        Core27: 21.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.50
Socket1: 25.85
DDR read Latency(ns)
Socket0: 810.89
Socket1: 308.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.47        Core1: 26.90        
Core2: 29.41        Core3: 19.05        
Core4: 58.59        Core5: 28.99        
Core6: 25.07        Core7: 45.58        
Core8: 39.88        Core9: 28.36        
Core10: 32.33        Core11: 24.47        
Core12: 24.33        Core13: 15.88        
Core14: 23.30        Core15: 32.67        
Core16: 36.24        Core17: 31.52        
Core18: 41.99        Core19: 22.51        
Core20: 38.26        Core21: 19.91        
Core22: 52.27        Core23: 29.41        
Core24: 39.29        Core25: 53.90        
Core26: 35.35        Core27: 20.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.03
Socket1: 26.02
DDR read Latency(ns)
Socket0: 785.85
Socket1: 311.05
irq_total: 210908.652954062
cpu_total: 19.30
cpu_0: 38.70
cpu_1: 4.45
cpu_2: 8.31
cpu_3: 46.81
cpu_4: 43.55
cpu_5: 4.06
cpu_6: 3.12
cpu_7: 16.09
cpu_8: 6.91
cpu_9: 8.78
cpu_10: 16.56
cpu_11: 0.73
cpu_12: 2.19
cpu_13: 35.77
cpu_14: 2.39
cpu_15: 10.90
cpu_16: 34.71
cpu_17: 29.19
cpu_18: 31.32
cpu_19: 12.23
cpu_20: 19.22
cpu_21: 41.76
cpu_22: 45.28
cpu_23: 32.45
cpu_24: 4.99
cpu_25: 23.74
cpu_26: 1.33
cpu_27: 14.96
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12237597695
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12237597695
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 162655
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 162655
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1363013
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1363013
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11474605
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11474605
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1363010
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1363010
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12291622111
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12291622111
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10735254
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10735254
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 164041
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 164041


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.66        Core1: 26.77        
Core2: 26.00        Core3: 20.49        
Core4: 58.59        Core5: 25.94        
Core6: 25.71        Core7: 45.71        
Core8: 38.24        Core9: 23.65        
Core10: 31.80        Core11: 27.95        
Core12: 23.99        Core13: 16.20        
Core14: 25.29        Core15: 43.63        
Core16: 36.28        Core17: 32.55        
Core18: 41.97        Core19: 21.42        
Core20: 38.59        Core21: 21.26        
Core22: 52.44        Core23: 30.88        
Core24: 38.57        Core25: 53.38        
Core26: 34.39        Core27: 20.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.99
Socket1: 26.82
DDR read Latency(ns)
Socket0: 757.38
Socket1: 312.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.10        Core1: 26.80        
Core2: 29.06        Core3: 19.05        
Core4: 58.13        Core5: 29.69        
Core6: 24.83        Core7: 45.27        
Core8: 39.31        Core9: 27.37        
Core10: 33.52        Core11: 13.22        
Core12: 23.82        Core13: 16.09        
Core14: 24.42        Core15: 42.35        
Core16: 36.14        Core17: 31.53        
Core18: 42.05        Core19: 23.02        
Core20: 39.44        Core21: 20.04        
Core22: 53.00        Core23: 29.23        
Core24: 40.28        Core25: 53.07        
Core26: 34.40        Core27: 21.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.23
Socket1: 26.05
DDR read Latency(ns)
Socket0: 784.34
Socket1: 312.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.06        Core1: 26.43        
Core2: 29.29        Core3: 17.08        
Core4: 58.60        Core5: 20.32        
Core6: 24.73        Core7: 44.96        
Core8: 41.15        Core9: 27.94        
Core10: 33.44        Core11: 32.21        
Core12: 23.74        Core13: 16.29        
Core14: 24.75        Core15: 43.02        
Core16: 35.91        Core17: 30.54        
Core18: 41.69        Core19: 23.09        
Core20: 38.90        Core21: 18.40        
Core22: 53.05        Core23: 28.58        
Core24: 38.62        Core25: 53.75        
Core26: 36.82        Core27: 21.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.13
Socket1: 25.22
DDR read Latency(ns)
Socket0: 814.40
Socket1: 307.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.70        Core1: 26.67        
Core2: 29.31        Core3: 17.99        
Core4: 58.40        Core5: 30.79        
Core6: 24.55        Core7: 45.11        
Core8: 36.81        Core9: 28.36        
Core10: 33.42        Core11: 27.09        
Core12: 24.40        Core13: 16.12        
Core14: 24.73        Core15: 44.53        
Core16: 36.11        Core17: 30.98        
Core18: 42.01        Core19: 23.23        
Core20: 39.24        Core21: 19.14        
Core22: 52.77        Core23: 32.50        
Core24: 39.52        Core25: 53.66        
Core26: 36.60        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.18
Socket1: 25.87
DDR read Latency(ns)
Socket0: 798.17
Socket1: 312.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20628
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414283082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414287750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207140935; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207140935; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207234004; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207234004; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006048788; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4753301; Consumed Joules: 290.12; Watts: 48.30; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1185410; Consumed DRAM Joules: 18.14; DRAM Watts: 3.02
S1P0; QPIClocks: 14414368846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414371322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207273527; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207273527; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207190322; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207190322; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005839667; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4886170; Consumed Joules: 298.23; Watts: 49.66; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1461524; Consumed DRAM Joules: 22.36; DRAM Watts: 3.72
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51c9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.38   0.28    0.73      47 M     53 M    0.11    0.20    0.04    0.05     3024       10     2722     67
   1    1     0.03   0.64   0.05    0.60     844 K   2138 K    0.61    0.21    0.00    0.01      168       30       22     63
   2    0     0.04   0.66   0.07    0.60    1487 K   3743 K    0.60    0.14    0.00    0.01      168        7      117     65
   3    1     0.30   0.60   0.50    0.98      34 M     51 M    0.32    0.42    0.01    0.02     3136       20     1551     63
   4    0     0.06   0.18   0.31    0.78      71 M     79 M    0.10    0.14    0.13    0.14     2296        3     5318     67
   5    1     0.05   1.00   0.05    0.73     599 K   1669 K    0.64    0.35    0.00    0.00       56       39       20     64
   6    0     0.02   0.47   0.04    0.61     440 K    960 K    0.54    0.15    0.00    0.01        0       57       10     66
   7    1     0.04   0.25   0.15    0.61      29 M     35 M    0.17    0.25    0.08    0.10     2128      856        2     63
   8    0     0.05   0.77   0.07    0.61    2897 K   3791 K    0.24    0.19    0.01    0.01      336      101       37     66
   9    1     0.07   0.72   0.10    0.62    1985 K   4442 K    0.55    0.42    0.00    0.01        0       16        5     62
  10    0     0.05   0.38   0.13    0.60      38 M     42 M    0.10    0.25    0.08    0.09     5824     5652        0     64
  11    1     0.01   1.75   0.01    0.66     155 K    272 K    0.43    0.31    0.00    0.00      112       11        2     62
  12    0     0.01   0.39   0.03    0.60     227 K   1260 K    0.82    0.06    0.00    0.01      112        8        6     66
  13    1     0.13   0.41   0.32    0.78      19 M     37 M    0.48    0.48    0.01    0.03     1120      241        8     62
  14    0     0.01   0.44   0.03    0.60     268 K   1234 K    0.78    0.07    0.00    0.01      112        2        6     66
  15    1     0.07   0.66   0.11    0.63    4742 K   5464 K    0.13    0.26    0.01    0.01      336       43       38     62
  16    0     0.08   0.30   0.27    0.72      78 M     89 M    0.12    0.16    0.10    0.11    12600     9790       10     66
  17    1     0.03   0.14   0.21    0.64      55 M     61 M    0.10    0.24    0.19    0.21    11312        1     3805     63
  18    0     0.09   0.45   0.20    0.63      46 M     51 M    0.09    0.25    0.05    0.06     6048       43     6069     66
  19    1     0.08   0.73   0.10    0.61     930 K   4156 K    0.78    0.37    0.00    0.01      168       26        2     63
  20    0     0.06   0.48   0.12    0.60      30 M     32 M    0.06    0.32    0.05    0.05     4368        1     4139     66
  21    1     0.18   0.38   0.48    1.00      56 M     70 M    0.21    0.33    0.03    0.04    11144      189     5135     63
  22    0     0.12   0.32   0.39    0.87      78 M     87 M    0.10    0.18    0.06    0.07      280       83       30     66
  23    1     0.14   0.68   0.21    0.63      20 M     26 M    0.23    0.41    0.01    0.02     1232       61      687     63
  24    0     0.04   0.55   0.07    0.61    3091 K   3235 K    0.04    0.08    0.01    0.01        0        4       34     67
  25    1     0.04   0.29   0.12    0.60      24 M     30 M    0.19    0.19    0.07    0.08      392      118        0     63
  26    0     0.02   0.63   0.03    0.66     594 K   1361 K    0.56    0.23    0.00    0.01        0       13        5     66
  27    1     0.06   0.47   0.13    0.60      11 M     17 M    0.33    0.58    0.02    0.03      728      389        1     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.37   0.15    0.70     400 M    451 M    0.11    0.20    0.05    0.06    35168    15774    18503     59
 SKT    1     0.09   0.49   0.18    0.75     261 M    348 M    0.25    0.36    0.02    0.03    32032     2040    11278     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.16    0.73     661 M    799 M    0.17    0.28    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   46 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.48 %

 C1 core residency: 63.14 %; C3 core residency: 6.20 %; C6 core residency: 8.18 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  107 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    21.95    26.33     244.04      16.20         174.65
 SKT   1    26.08    30.32     250.92      18.08         178.63
---------------------------------------------------------------------------------------------------------------
       *    48.03    56.65     494.95      34.28         176.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
