{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756586798757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756586798757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 30 22:46:38 2025 " "Processing started: Sat Aug 30 22:46:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756586798757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586798757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_hash_v3 -c full_hash_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_hash_v3 -c full_hash_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586798757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756586799245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756586799245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/xor_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/xor_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_shift " "Found entity 1: xor_shift" {  } { { "../db/xor_shift.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/xor_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/sbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../db/sbox.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/sbox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/operative_part.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/operative_part.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operative_part " "Found entity 1: operative_part" {  } { { "../db/operative_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/m6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/m6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M6 " "Found entity 1: M6" {  } { { "../db/m6.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/m6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/inverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/inverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "../db/inverter.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/inverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/full_hash_v3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/full_hash_v3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_hash " "Found entity 1: full_hash" {  } { { "../db/full_hash_v3.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/full_hash_v3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/control_part.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/control_part.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_part " "Found entity 1: control_part" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universita/magistrale/hes/progettohesfull_hash_v3/db/c6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /universita/magistrale/hes/progettohesfull_hash_v3/db/c6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 C6 " "Found entity 1: C6" {  } { { "../db/c6.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/c6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756586808275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586808275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_hash " "Elaborating entity \"full_hash\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756586808314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_part control_part:control " "Elaborating entity \"control_part\" for hierarchy \"control_part:control\"" {  } { { "../db/full_hash_v3.sv" "control" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/full_hash_v3.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586808378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_part.sv(27) " "Verilog HDL assignment warning at control_part.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808378 "|full_hash|control_part:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_part.sv(30) " "Verilog HDL assignment warning at control_part.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808379 "|full_hash|control_part:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_part.sv(31) " "Verilog HDL assignment warning at control_part.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808379 "|full_hash|control_part:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_part.sv(51) " "Verilog HDL assignment warning at control_part.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808379 "|full_hash|control_part:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_part.sv(55) " "Verilog HDL assignment warning at control_part.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808379 "|full_hash|control_part:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_part.sv(63) " "Verilog HDL assignment warning at control_part.sv(63): truncated value with size 32 to match size of target (3)" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808379 "|full_hash|control_part:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_part.sv(67) " "Verilog HDL assignment warning at control_part.sv(67): truncated value with size 32 to match size of target (3)" {  } { { "../db/control_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/control_part.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808380 "|full_hash|control_part:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operative_part operative_part:operative " "Elaborating entity \"operative_part\" for hierarchy \"operative_part:operative\"" {  } { { "../db/full_hash_v3.sv" "operative" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/full_hash_v3.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586808390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 operative_part.sv(28) " "Verilog HDL assignment warning at operative_part.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "../db/operative_part.sv" "" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756586808391 "|full_hash|operative_part:operative"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M6 operative_part:operative\|M6:modulo_m6 " "Elaborating entity \"M6\" for hierarchy \"operative_part:operative\|M6:modulo_m6\"" {  } { { "../db/operative_part.sv" "modulo_m6" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586808411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C6 operative_part:operative\|C6:modulo_c6 " "Elaborating entity \"C6\" for hierarchy \"operative_part:operative\|C6:modulo_c6\"" {  } { { "../db/operative_part.sv" "modulo_c6" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586808417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox operative_part:operative\|sbox:modulo_sbox " "Elaborating entity \"sbox\" for hierarchy \"operative_part:operative\|sbox:modulo_sbox\"" {  } { { "../db/operative_part.sv" "modulo_sbox" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586808428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_shift operative_part:operative\|xor_shift:modulo_xor_shift " "Elaborating entity \"xor_shift\" for hierarchy \"operative_part:operative\|xor_shift:modulo_xor_shift\"" {  } { { "../db/operative_part.sv" "modulo_xor_shift" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/operative_part.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586808441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter inverter:invertitore " "Elaborating entity \"inverter\" for hierarchy \"inverter:invertitore\"" {  } { { "../db/full_hash_v3.sv" "invertitore" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/full_hash_v3.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586808453 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "operative_part:operative\|sbox:modulo_sbox\|Ram0 " "RAM logic \"operative_part:operative\|sbox:modulo_sbox\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../db/sbox.sv" "Ram0" { Text "D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/db/sbox.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1756586808925 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1756586808925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756586809568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756586810127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756586810127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756586810243 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756586810243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756586810243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756586810243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756586810271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 30 22:46:50 2025 " "Processing ended: Sat Aug 30 22:46:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756586810271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756586810271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756586810271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756586810271 ""}
