Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/zz/xilinx/spi/src/rtl/spi_master.v" Line 2. Module spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/zz/xilinx/spi/src/rtl/spi_slave.v" Line 2. Module spi_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/zz/xilinx/spi/src/rtl/spi_master.v" Line 2. Module spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/zz/xilinx/spi/src/rtl/spi_slave.v" Line 2. Module spi_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.spi_slave
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
