{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/clk_wiz_0_sys_clk_100:false|/clk_wiz_0_locked:false|/ZmodDcoClk_0_1:false|/clk_wiz_0_adc_clk_200:false|/sys_clock:false|/axi_intc_0_irq:false|/dma_0_s2mm_introut:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-83,-209",
   "Default View_Layers":"/clk_wiz_0_sys_clk_100:true|/clk_wiz_0_locked:true|/ZmodDcoClk_0_1:true|/clk_wiz_0_adc_clk_200:true|/sys_clock:true|/axi_intc_0_irq:true|/dma_0_s2mm_introut:true|/interrupt_controller_irq:true|",
   "Default View_ScaleFactor":"0.441942",
   "Default View_TopLeft":"-486,-1346",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.64476",
   "Grouping and No Loops_TopLeft":"25,-51",
   "Interfaces View_Layers":"/clk_wiz_0_sys_clk_100:false|/clk_wiz_0_locked:false|/ZmodDcoClk_0_1:false|/clk_wiz_0_adc_clk_200:false|/sys_clock:false|/axi_intc_0_irq:false|/dma_0_s2mm_introut:false|/interrupt_controller_irq:false|",
   "Interfaces View_ScaleFactor":"0.742263",
   "Interfaces View_TopLeft":"-125,-354",
   "No Loops_Layers":"/clk_wiz_0_sys_clk_100:true|/clk_wiz_0_locked:true|/ZmodDcoClk_0_1:true|/clk_wiz_0_adc_clk_200:true|/sys_clock:true|/axi_intc_0_irq:true|/dma_0_s2mm_introut:true|",
   "No Loops_ScaleFactor":"0.378265",
   "No Loops_TopLeft":"-214,-521",
   "Reduced Jogs_Layers":"/clk_wiz_0_sys_clk_100:true|/clk_wiz_0_locked:true|/ZmodDcoClk_0_1:true|/clk_wiz_0_adc_clk_200:true|/sys_clock:true|/axi_intc_0_irq:true|/dma_0_s2mm_introut:true|",
   "Reduced Jogs_ScaleFactor":"0.477004",
   "Reduced Jogs_TopLeft":"-216,-352",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2750 -y -1070 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2750 -y -1050 -defaultsOSRD
preplace port port-id_sZmodRelayComL_0 -pg 1 -lvl 8 -x 2750 -y -110 -defaultsOSRD
preplace port port-id_sZmodRelayComH_0 -pg 1 -lvl 8 -x 2750 -y -130 -defaultsOSRD
preplace port port-id_sZmodCh2GainL_0 -pg 1 -lvl 8 -x 2750 -y -150 -defaultsOSRD
preplace port port-id_sZmodCh2GainH_0 -pg 1 -lvl 8 -x 2750 -y -170 -defaultsOSRD
preplace port port-id_sZmodCh1GainL_0 -pg 1 -lvl 8 -x 2750 -y -190 -defaultsOSRD
preplace port port-id_sZmodCh1GainH_0 -pg 1 -lvl 8 -x 2750 -y -210 -defaultsOSRD
preplace port port-id_sZmodCh2CouplingL_0 -pg 1 -lvl 8 -x 2750 -y -230 -defaultsOSRD
preplace port port-id_sZmodCh2CouplingH_0 -pg 1 -lvl 8 -x 2750 -y -250 -defaultsOSRD
preplace port port-id_sZmodCh1CouplingL_0 -pg 1 -lvl 8 -x 2750 -y -270 -defaultsOSRD
preplace port port-id_sZmodCh1CouplingH_0 -pg 1 -lvl 8 -x 2750 -y -290 -defaultsOSRD
preplace port port-id_sZmodADC_Sclk_0 -pg 1 -lvl 8 -x 2750 -y -310 -defaultsOSRD
preplace port port-id_sZmodADC_CS_0 -pg 1 -lvl 8 -x 2750 -y -330 -defaultsOSRD
preplace port port-id_sZmodADC_SDIO_0 -pg 1 -lvl 8 -x 2750 -y -350 -defaultsOSRD
preplace port port-id_iZmodSync_0 -pg 1 -lvl 8 -x 2750 -y -370 -defaultsOSRD
preplace port port-id_ZmodAdcClkIn_n_0 -pg 1 -lvl 8 -x 2750 -y -390 -defaultsOSRD
preplace port port-id_ZmodAdcClkIn_p_0 -pg 1 -lvl 8 -x 2750 -y -410 -defaultsOSRD
preplace port port-id_ZmodDcoClk_0 -pg 1 -lvl 0 -x -350 -y -240 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -350 -y -350 -defaultsOSRD
preplace portBus dZmodADC_Data_0 -pg 1 -lvl 0 -x -350 -y -220 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 500 -y -920 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 140 -y -340 -swap {1 0 2 4 3} -defaultsOSRD
preplace inst interconnect_reg -pg 1 -lvl 3 -x 970 -y -780 -defaultsOSRD
preplace inst sys_reset_0 -pg 1 -lvl 2 -x 500 -y -700 -swap {1 0 3 4 2 5 6 7 8 9} -defaultsOSRD
preplace inst ext_reset_in_tieoff -pg 1 -lvl 1 -x 140 -y -740 -defaultsOSRD
preplace inst dma_0 -pg 1 -lvl 4 -x 1430 -y -590 -defaultsOSRD -orient R180
preplace inst interconnect_mem -pg 1 -lvl 3 -x 970 -y -450 -defaultsOSRD
preplace inst data_fifo_0 -pg 1 -lvl 5 -x 1854 -y -570 -defaultsOSRD -orient R180
preplace inst interrupt_controller -pg 1 -lvl 4 -x 1430 -y -920 -defaultsOSRD
preplace inst RF_Channel_0 -pg 1 -lvl 6 -x 2150 -y -550 -defaultsOSRD -orient R180
preplace inst ADC -pg 1 -lvl 7 -x 2534 -y -270 -defaultsOSRD
preplace netloc Net2 1 7 1 N -350
preplace netloc ZmodDcoClk_0_1 1 0 7 NJ -240 N -240 N -240 N -240 N -240 N -240 N
preplace netloc ZmodScopeController_0_ZmodAdcClkIn_n 1 7 1 N -390
preplace netloc ZmodScopeController_0_ZmodAdcClkIn_p 1 7 1 N -410
preplace netloc ZmodScopeController_0_iZmodSync 1 7 1 N -370
preplace netloc ZmodScopeController_0_sZmodADC_CS 1 7 1 N -330
preplace netloc ZmodScopeController_0_sZmodADC_Sclk 1 7 1 N -310
preplace netloc ZmodScopeController_0_sZmodCh1CouplingH 1 7 1 N -290
preplace netloc ZmodScopeController_0_sZmodCh1CouplingL 1 7 1 N -270
preplace netloc ZmodScopeController_0_sZmodCh1GainH 1 7 1 N -210
preplace netloc ZmodScopeController_0_sZmodCh1GainL 1 7 1 N -190
preplace netloc ZmodScopeController_0_sZmodCh2CouplingH 1 7 1 N -250
preplace netloc ZmodScopeController_0_sZmodCh2CouplingL 1 7 1 N -230
preplace netloc ZmodScopeController_0_sZmodCh2GainH 1 7 1 N -170
preplace netloc ZmodScopeController_0_sZmodCh2GainL 1 7 1 N -150
preplace netloc ZmodScopeController_0_sZmodRelayComH 1 7 1 N -130
preplace netloc ZmodScopeController_0_sZmodRelayComL 1 7 1 N -110
preplace netloc clk_wiz_0_adc_clk_200 1 1 6 N -320 N -320 N -320 N -320 N -320 2290
preplace netloc clk_wiz_0_locked 1 2 5 810 -960 1230 -830 1620 -650 1980 -640 2300
preplace netloc clk_wiz_0_locked1 1 1 1 250 -700n
preplace netloc clk_wiz_0_sys_clk_100 1 1 6 240 -820 800 -970 1240 -820 1610 -660 1990 -630 2310
preplace netloc dZmodADC_Data_0_1 1 0 7 NJ -220 N -220 N -220 N -220 N -220 N -220 N
preplace netloc sys_clock 1 0 1 NJ -350
preplace netloc dma_0_s2mm_introut 1 3 1 1260 -890n
preplace netloc interrupt_controller_irq 1 1 4 260 -1020 N -1020 N -1020 1600
preplace netloc xlconstant_8_dout 1 1 1 N -740
preplace netloc RF_Channel_0_M_AXIS 1 5 1 N -550
preplace netloc S00_AXI_1 1 2 1 N -900
preplace netloc S_AXI_0_1 1 3 4 N -770 NJ -770 NJ -770 2320
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 2 820 -570 N
preplace netloc axi_interconnect_1_M00_AXI 1 1 3 270 -330 N -330 1120
preplace netloc axis_data_fifo_0_M_AXIS 1 4 1 NJ -570
preplace netloc axis_subset_converter_0_M_AXIS 1 6 2 N -520 2720
preplace netloc interconnect_reg_M00_AXI 1 3 1 1250 -950n
preplace netloc interconnect_reg_M01_AXI 1 3 2 N -790 1600
preplace netloc interconnect_reg_M03_AXI 1 3 4 N -750 NJ -750 NJ -750 2290
preplace netloc processing_system7_0_DDR 1 2 6 730 -1070 N -1070 NJ -1070 N -1070 N -1070 N
preplace netloc processing_system7_0_FIXED_IO 1 2 6 740 -1050 N -1050 NJ -1050 N -1050 N -1050 N
levelinfo -pg 1 -350 140 500 970 1430 1854 2150 2534 2750
pagesize -pg 1 -db -bbox -sgen -570 -1090 4260 1240
"
}
{
   "da_ps7_cnt":"1"
}
