{
  "name": "core_arch::x86_64::amx::_tile_stream_loaddrs",
  "safe": false,
  "callees": {
    "core_arch::x86_64::amx::tileloaddrst164": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86_64::amx::_tile_stream_loaddrs"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/amx.rs:356:1: 359:2",
  "src": "pub unsafe fn _tile_stream_loaddrs<const DST: i32>(base: *const u8, stride: usize) {\n    static_assert_uimm_bits!(DST, 3);\n    tileloaddrst164(DST as i8, base, stride);\n}",
  "mir": "fn core_arch::x86_64::amx::_tile_stream_loaddrs(_1: *const u8, _2: usize) -> () {\n    let mut _0: ();\n    let  _3: ();\n    let mut _4: i8;\n    debug base => _1;\n    debug stride => _2;\n    bb0: {\n        StorageLive(_4);\n        _4 = DST as i8;\n        _3 = core_arch::x86_64::amx::tileloaddrst164(move _4, _1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Load tile rows from memory specified by base address and stride into destination tile dst\n using the tile configuration previously configured via _tile_loadconfig.\n Provides a hint to the implementation that the data would be reused but does not need\n to be resident in the nearest cache levels.\n Additionally, this intrinsic indicates the source memory location is likely to become\n read-shared by multiple processors, i.e., read in the future by at least one other processor\n before it is written, assuming it is ever written in the future.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}