Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 09:26:02 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  760         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.516    -1365.009                   1054                11865        0.024        0.000                      0                11865        4.020        0.000                       0                  3205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.516    -1365.009                   1054                11865        0.024        0.000                      0                11865        4.020        0.000                       0                  3205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1054  Failing Endpoints,  Worst Slack       -2.516ns,  Total Violation    -1365.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.516ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 2.738ns (23.984%)  route 8.678ns (76.016%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.511     8.406    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X64Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.530 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_5_comp/O
                         net (fo=36, routed)          0.671     9.201    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[8]
    SLICE_X64Y100        LUT5 (Prop_lut5_I2_O)        0.124     9.325 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/target_pc_V_1_fu_658[3]_i_7_comp/O
                         net (fo=1, routed)           0.574     9.900    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_7
    SLICE_X65Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.024 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    10.024    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.425 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.887 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/O[1]
                         net (fo=3, routed)           0.370    11.257    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[9]
    SLICE_X64Y103        LUT6 (Prop_lut6_I2_O)        0.303    11.560 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_4_fu_662[9]_i_1/O
                         net (fo=65, routed)          1.241    12.801    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_sig_allocacmp_target_pc_V_4_load[9]
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.925 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/mem_reg_2_1_5_i_20/O
                         net (fo=1, routed)           1.692    14.617    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5_3[1]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.513    12.692    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5/CLKBWRCLK
                         clock pessimism              0.129    12.821    
                         clock uncertainty           -0.154    12.667    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.101    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                 -2.516    

Slack (VIOLATED) :        -2.482ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 2.504ns (21.991%)  route 8.883ns (78.009%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.358     8.253    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X62Y102        LUT4 (Prop_lut4_I3_O)        0.124     8.377 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6/O
                         net (fo=11, routed)          0.528     8.905    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[7]_i_2/O
                         net (fo=19, routed)          0.665     9.694    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[16]
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610[11]_i_1/O
                         net (fo=2, routed)           0.494    10.313    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610_reg[11]_0
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.124    10.437 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3/O
                         net (fo=1, routed)           0.000    10.437    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.835 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.070 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[15]_i_2/O[0]
                         net (fo=4, routed)           0.869    11.939    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[12]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.299    12.238 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/pc_reg_18935[12]_i_1_comp/O
                         net (fo=21, routed)          2.350    14.588    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0_0[12]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.532    12.711    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.106    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -14.588    
  -------------------------------------------------------------------
                         slack                                 -2.482    

Slack (VIOLATED) :        -2.481ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 2.621ns (23.021%)  route 8.764ns (76.979%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.511     8.406    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X64Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.530 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_5_comp/O
                         net (fo=36, routed)          0.671     9.201    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[8]
    SLICE_X64Y100        LUT5 (Prop_lut5_I2_O)        0.124     9.325 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/target_pc_V_1_fu_658[3]_i_7_comp/O
                         net (fo=1, routed)           0.574     9.900    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_7
    SLICE_X65Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.024 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    10.024    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.425 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.774 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.437    11.211    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[8]
    SLICE_X65Y100        LUT6 (Prop_lut6_I2_O)        0.299    11.510 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_4_fu_662[8]_i_1/O
                         net (fo=4, routed)           0.318    11.827    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_sig_allocacmp_target_pc_V_4_load[8]
    SLICE_X67Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/pc_reg_18935[8]_i_1/O
                         net (fo=21, routed)          2.635    14.586    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0_0[8]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.532    12.711    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.106    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -14.586    
  -------------------------------------------------------------------
                         slack                                 -2.481    

Slack (VIOLATED) :        -2.471ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 2.738ns (24.072%)  route 8.636ns (75.928%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.511     8.406    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X64Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.530 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_5_comp/O
                         net (fo=36, routed)          0.671     9.201    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[8]
    SLICE_X64Y100        LUT5 (Prop_lut5_I2_O)        0.124     9.325 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/target_pc_V_1_fu_658[3]_i_7_comp/O
                         net (fo=1, routed)           0.574     9.900    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_7
    SLICE_X65Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.024 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    10.024    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.425 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.887 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/O[1]
                         net (fo=3, routed)           0.370    11.257    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[9]
    SLICE_X64Y103        LUT6 (Prop_lut6_I2_O)        0.303    11.560 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_4_fu_662[9]_i_1/O
                         net (fo=65, routed)          1.594    13.154    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_sig_allocacmp_target_pc_V_4_load[9]
    SLICE_X35Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.278 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/mem_reg_1_1_3_i_20/O
                         net (fo=1, routed)           1.297    14.575    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_3[1]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.516    12.695    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKBWRCLK
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.104    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                 -2.471    

Slack (VIOLATED) :        -2.457ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.360ns  (logic 2.621ns (23.072%)  route 8.739ns (76.928%))
  Logic Levels:           13  (CARRY4=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.511     8.406    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X64Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.530 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_5_comp/O
                         net (fo=36, routed)          0.671     9.201    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[8]
    SLICE_X64Y100        LUT5 (Prop_lut5_I2_O)        0.124     9.325 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/target_pc_V_1_fu_658[3]_i_7_comp/O
                         net (fo=1, routed)           0.574     9.900    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_7
    SLICE_X65Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.024 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    10.024    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[3]_i_2_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.425 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[3]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.539 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[7]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.774 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.437    11.211    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[8]
    SLICE_X65Y100        LUT6 (Prop_lut6_I2_O)        0.299    11.510 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_4_fu_662[8]_i_1/O
                         net (fo=4, routed)           0.318    11.827    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_sig_allocacmp_target_pc_V_4_load[8]
    SLICE_X67Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/pc_reg_18935[8]_i_1/O
                         net (fo=21, routed)          2.610    14.561    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0_0[8]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.516    12.695    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKBWRCLK
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.104    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                         -14.561    
  -------------------------------------------------------------------
                         slack                                 -2.457    

Slack (VIOLATED) :        -2.387ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.396ns  (logic 2.605ns (22.860%)  route 8.791ns (77.140%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.358     8.253    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X62Y102        LUT4 (Prop_lut4_I3_O)        0.124     8.377 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6/O
                         net (fo=11, routed)          0.528     8.905    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[7]_i_2/O
                         net (fo=19, routed)          0.665     9.694    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[16]
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610[11]_i_1/O
                         net (fo=2, routed)           0.494    10.313    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610_reg[11]_0
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.124    10.437 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3/O
                         net (fo=1, routed)           0.000    10.437    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.835 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.164 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.628    11.792    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[15]
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.306    12.098 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/pc_reg_18935[15]_i_1_comp/O
                         net (fo=21, routed)          2.499    14.597    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0_0[15]
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.585    12.764    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKBWRCLK
                         clock pessimism              0.115    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.210    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                 -2.387    

Slack (VIOLATED) :        -2.381ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 2.652ns (23.115%)  route 8.821ns (76.885%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.358     8.253    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X62Y102        LUT4 (Prop_lut4_I3_O)        0.124     8.377 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6/O
                         net (fo=11, routed)          0.528     8.905    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[7]_i_2/O
                         net (fo=19, routed)          0.665     9.694    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[16]
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610[11]_i_1/O
                         net (fo=2, routed)           0.494    10.313    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610_reg[11]_0
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.124    10.437 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3/O
                         net (fo=1, routed)           0.000    10.437    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.835 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.091 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[15]_i_2/O[2]
                         net (fo=4, routed)           0.331    11.421    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[14]
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.302    11.723 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_4_fu_662[14]_i_1/O
                         net (fo=2, routed)           0.725    12.448    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_sig_allocacmp_target_pc_V_4_load[14]
    SLICE_X63Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.572 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/mem_reg_0_0_2_i_20/O
                         net (fo=22, routed)          2.102    14.674    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2_1[14]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.687    12.867    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4/CLKBWRCLK
                         clock pessimism              0.147    13.013    
                         clock uncertainty           -0.154    12.859    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    12.293    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                 -2.381    

Slack (VIOLATED) :        -2.378ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 2.605ns (22.872%)  route 8.785ns (77.128%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.358     8.253    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X62Y102        LUT4 (Prop_lut4_I3_O)        0.124     8.377 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6/O
                         net (fo=11, routed)          0.528     8.905    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[7]_i_2/O
                         net (fo=19, routed)          0.665     9.694    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[16]
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610[11]_i_1/O
                         net (fo=2, routed)           0.494    10.313    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610_reg[11]_0
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.124    10.437 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3/O
                         net (fo=1, routed)           0.000    10.437    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.835 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.164 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.628    11.792    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[15]
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.306    12.098 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/pc_reg_18935[15]_i_1_comp/O
                         net (fo=21, routed)          2.493    14.591    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0_0[15]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.588    12.767    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0/CLKBWRCLK
                         clock pessimism              0.115    12.882    
                         clock uncertainty           -0.154    12.728    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.213    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -14.591    
  -------------------------------------------------------------------
                         slack                                 -2.378    

Slack (VIOLATED) :        -2.378ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 2.605ns (22.986%)  route 8.728ns (77.014%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.358     8.253    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X62Y102        LUT4 (Prop_lut4_I3_O)        0.124     8.377 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6/O
                         net (fo=11, routed)          0.528     8.905    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[7]_i_2/O
                         net (fo=19, routed)          0.665     9.694    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[16]
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610[11]_i_1/O
                         net (fo=2, routed)           0.494    10.313    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610_reg[11]_0
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.124    10.437 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3/O
                         net (fo=1, routed)           0.000    10.437    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.835 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.164 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.628    11.792    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[15]
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.306    12.098 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/pc_reg_18935[15]_i_1_comp/O
                         net (fo=21, routed)          2.437    14.534    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0_0[15]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.532    12.711    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.157    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                 -2.378    

Slack (VIOLATED) :        -2.329ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.472ns  (logic 2.729ns (23.788%)  route 8.743ns (76.212%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.907     3.201    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X67Y104        FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790_reg[1]_replica/Q
                         net (fo=11, routed)          0.990     4.647    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/rd_V_1_fu_790[1]_repN
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.124     4.771 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2/O
                         net (fo=5, routed)           0.590     5.361    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/reg_file_15_fu_510[31]_i_2_n_0
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.485 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2/O
                         net (fo=4, routed)           0.853     6.338    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/is_reg_computed_14_7_reg_9347[0]_i_2_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.462 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28/O
                         net (fo=1, routed)           0.579     7.042    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_28_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10/O
                         net (fo=2, routed)           0.605     7.771    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_10_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/d_i_is_branch_V_2_fu_706[0]_i_4/O
                         net (fo=33, routed)          0.358     8.253    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_wait_V_fu_12818_p2500_in
    SLICE_X62Y102        LUT4 (Prop_lut4_I3_O)        0.124     8.377 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6/O
                         net (fo=11, routed)          0.528     8.905    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[3]_i_6_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610[7]_i_2/O
                         net (fo=19, routed)          0.665     9.694    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610_reg[16]
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/i_safe_d_i_imm_V_fu_610[11]_i_1/O
                         net (fo=2, routed)           0.494    10.313    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/i_safe_d_i_imm_V_fu_610_reg[11]_0
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.124    10.437 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3/O
                         net (fo=1, routed)           0.000    10.437    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658[11]_i_3_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.835 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[11]_i_1_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.164 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_1_fu_658_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.331    11.495    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_6_fu_15640_p2[15]
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.306    11.801 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/target_pc_V_4_fu_662[15]_i_1/O
                         net (fo=2, routed)           0.504    12.304    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_sig_allocacmp_target_pc_V_4_load[15]
    SLICE_X67Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.428 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/mem_reg_0_0_2_i_19/O
                         net (fo=22, routed)          2.245    14.673    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2_1[15]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.687    12.867    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4/CLKBWRCLK
                         clock pessimism              0.147    13.013    
                         clock uncertainty           -0.154    12.859    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.344    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_4
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                 -2.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.664%)  route 0.175ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.175     1.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.971%)  route 0.195ns (58.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.195     1.328    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.519%)  route 0.225ns (61.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.557     0.893    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X47Y99         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[31]/Q
                         net (fo=2, routed)           0.225     1.259    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[31]_0[31]
    SLICE_X51Y98         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.821     1.187    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X51Y98         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[31]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.070     1.222    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.923%)  route 0.221ns (61.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.555     0.891    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[4]/Q
                         net (fo=2, routed)           0.221     1.253    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[31]_0[4]
    SLICE_X50Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.820     1.186    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X50Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.554     0.890    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X49Y92         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[3]/Q
                         net (fo=2, routed)           0.229     1.260    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[31]_0[3]
    SLICE_X53Y92         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.819     1.185    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.247%)  route 0.238ns (62.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.556     0.892    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X47Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[12]/Q
                         net (fo=2, routed)           0.238     1.270    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[31]_0[12]
    SLICE_X52Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.820     1.186    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[12]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.448%)  route 0.236ns (62.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.555     0.891    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X49Y95         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbi_V_3_reg_18709_reg[12]/Q
                         net (fo=2, routed)           0.236     1.267    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[31]_0[12]
    SLICE_X52Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.820     1.186    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[12]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.551     0.887    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata_reg[4]/Q
                         net (fo=1, routed)           0.299     1.326    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.275%)  route 0.296ns (67.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.552     0.888    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X53Y95         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata_reg[22]/Q
                         net (fo=1, routed)           0.296     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X38Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.264    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.526%)  route 0.245ns (63.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.556     0.892    design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/ap_clk
    SLICE_X47Y95         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/multicycle_pipeline_0/inst/grp_multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1_fu_414/nbc_V_3_reg_18715_reg[13]/Q
                         net (fo=2, routed)           0.245     1.278    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[31]_0[13]
    SLICE_X51Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.820     1.186    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[13]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_cycle_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y18  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y24  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y15  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y23  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y25  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y19  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y25  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y19  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y25  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.332ns  (logic 0.124ns (9.307%)  route 1.208ns (90.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.208     1.208    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.332 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        1.518     2.697    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.045ns (9.408%)  route 0.433ns (90.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.433     0.433    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.478 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.478    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3205, routed)        0.837     1.203    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





