// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module keygen_solve_NTRU (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        F_upper_address0,
        F_upper_ce0,
        F_upper_we0,
        F_upper_d0,
        F_upper_q0,
        G_upper_address0,
        G_upper_ce0,
        G_upper_we0,
        G_upper_d0,
        G_upper_q0,
        f_address0,
        f_ce0,
        f_q0,
        g_address0,
        g_ce0,
        g_q0,
        p_read,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] F_upper_address0;
output   F_upper_ce0;
output   F_upper_we0;
output  [7:0] F_upper_d0;
input  [7:0] F_upper_q0;
output  [9:0] G_upper_address0;
output   G_upper_ce0;
output   G_upper_we0;
output  [7:0] G_upper_d0;
input  [7:0] G_upper_q0;
output  [9:0] f_address0;
output   f_ce0;
input  [7:0] f_q0;
output  [9:0] g_address0;
output   g_ce0;
input  [7:0] g_q0;
input  [31:0] p_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] F_upper_address0;
reg F_upper_ce0;
reg F_upper_we0;
reg[9:0] G_upper_address0;
reg G_upper_ce0;
reg G_upper_we0;
reg[9:0] f_address0;
reg f_ce0;
reg[9:0] g_address0;
reg g_ce0;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] REV10_address0;
reg    REV10_ce0;
wire   [9:0] REV10_q0;
reg   [31:0] reg_571;
wire    ap_CS_fsm_state4;
wire    grp_solve_NTRU_all_1_fu_478_ap_done;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln4354_fu_580_p2;
reg   [0:0] icmp_ln4354_reg_1306;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln4379_fu_608_p2;
reg   [0:0] icmp_ln4379_reg_1330;
wire   [0:0] icmp_ln4384_fu_638_p2;
reg   [0:0] icmp_ln4384_reg_1337;
wire   [0:0] icmp_ln4388_fu_648_p2;
reg   [0:0] icmp_ln4388_reg_1341;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln2385_fu_662_p1;
reg   [63:0] zext_ln2385_reg_1352;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln2385_fu_667_p2;
reg   [0:0] icmp_ln2385_reg_1357;
wire   [10:0] u_175_fu_673_p2;
reg   [10:0] u_175_reg_1361;
wire   [63:0] zext_ln2385_1_fu_730_p1;
reg   [63:0] zext_ln2385_1_reg_1381;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln2385_1_fu_734_p2;
reg   [0:0] icmp_ln2385_1_reg_1386;
wire   [10:0] u_177_fu_740_p2;
reg   [10:0] u_177_reg_1390;
wire   [31:0] z_64_fu_861_p2;
reg   [31:0] z_64_reg_1420;
wire    ap_CS_fsm_state13;
wire   [0:0] tmp_160_fu_823_p3;
wire   [31:0] grp_modp_montymul_fu_524_ap_return;
reg   [31:0] ig_reg_1446;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln962_fu_905_p2;
wire   [63:0] zext_ln4432_fu_968_p1;
reg   [63:0] zext_ln4432_reg_1466;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln4432_fu_973_p2;
reg   [10:0] u_182_reg_1486;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln4435_fu_1032_p2;
wire   [31:0] w_50_fu_1157_p2;
reg   [31:0] w_50_reg_1517;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln4447_fu_1185_p2;
reg   [0:0] icmp_ln4447_reg_1525;
wire    ap_CS_fsm_state29;
wire   [10:0] u_185_fu_1191_p2;
reg   [10:0] u_185_reg_1529;
wire   [9:0] trunc_ln4450_fu_1197_p1;
reg   [9:0] trunc_ln4450_reg_1534;
wire   [31:0] grp_modp_montymul_fu_514_ap_return;
reg   [31:0] a_assign_9_reg_1549;
wire    ap_CS_fsm_state30;
reg   [12:0] vla18_address0;
reg    vla18_ce0;
reg   [3:0] vla18_we0;
reg   [31:0] vla18_d0;
wire   [31:0] vla18_q0;
reg   [12:0] vla18_address1;
reg    vla18_ce1;
reg   [3:0] vla18_we1;
reg   [31:0] vla18_d1;
wire   [31:0] vla18_q1;
wire    grp_solve_NTRU_all_1_fu_478_ap_start;
wire    grp_solve_NTRU_all_1_fu_478_ap_idle;
wire    grp_solve_NTRU_all_1_fu_478_ap_ready;
wire   [9:0] grp_solve_NTRU_all_1_fu_478_f_address0;
wire    grp_solve_NTRU_all_1_fu_478_f_ce0;
wire   [9:0] grp_solve_NTRU_all_1_fu_478_g_address0;
wire    grp_solve_NTRU_all_1_fu_478_g_ce0;
reg   [31:0] grp_solve_NTRU_all_1_fu_478_depth_offset;
wire   [12:0] grp_solve_NTRU_all_1_fu_478_vla18_address0;
wire    grp_solve_NTRU_all_1_fu_478_vla18_ce0;
wire   [3:0] grp_solve_NTRU_all_1_fu_478_vla18_we0;
wire   [31:0] grp_solve_NTRU_all_1_fu_478_vla18_d0;
wire   [12:0] grp_solve_NTRU_all_1_fu_478_vla18_address1;
wire    grp_solve_NTRU_all_1_fu_478_vla18_ce1;
wire   [3:0] grp_solve_NTRU_all_1_fu_478_vla18_we1;
wire   [31:0] grp_solve_NTRU_all_1_fu_478_vla18_d1;
reg   [31:0] grp_solve_NTRU_all_1_fu_478_p_read;
wire   [31:0] grp_solve_NTRU_all_1_fu_478_ap_return_0;
wire   [31:0] grp_solve_NTRU_all_1_fu_478_ap_return_1;
wire    grp_modp_montymul_fu_514_ap_ready;
reg   [31:0] grp_modp_montymul_fu_514_a;
reg   [31:0] grp_modp_montymul_fu_514_b;
wire    grp_modp_montymul_fu_524_ap_ready;
reg   [31:0] grp_modp_montymul_fu_524_a;
reg   [31:0] grp_modp_montymul_fu_524_b;
wire    grp_modp_NTT2_ext_1_fu_542_ap_start;
wire    grp_modp_NTT2_ext_1_fu_542_ap_done;
wire    grp_modp_NTT2_ext_1_fu_542_ap_idle;
wire    grp_modp_NTT2_ext_1_fu_542_ap_ready;
wire   [12:0] grp_modp_NTT2_ext_1_fu_542_vla18_address0;
wire    grp_modp_NTT2_ext_1_fu_542_vla18_ce0;
wire   [3:0] grp_modp_NTT2_ext_1_fu_542_vla18_we0;
wire   [31:0] grp_modp_NTT2_ext_1_fu_542_vla18_d0;
wire   [12:0] grp_modp_NTT2_ext_1_fu_542_vla18_address1;
wire    grp_modp_NTT2_ext_1_fu_542_vla18_ce1;
wire   [3:0] grp_modp_NTT2_ext_1_fu_542_vla18_we1;
wire   [31:0] grp_modp_NTT2_ext_1_fu_542_vla18_d1;
reg   [14:0] grp_modp_NTT2_ext_1_fu_542_a;
reg   [5:0] ap_phi_mux_tmp2_0_2_ph_phi_fu_406_p4;
reg   [5:0] tmp2_0_2_ph_reg_402;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln4452_fu_1267_p2;
reg   [0:0] ap_phi_mux_retval_5_ph_phi_fu_418_p4;
reg   [0:0] retval_5_ph_reg_414;
reg   [5:0] ap_phi_mux_tmp2_0_2_phi_fu_434_p12;
reg   [5:0] tmp2_0_2_reg_426;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln2389_1_fu_801_p2;
reg   [0:0] ap_phi_mux_retval_5_phi_fu_458_p12;
reg   [0:0] retval_5_reg_454;
reg    grp_solve_NTRU_all_1_fu_478_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state16;
reg    grp_modp_NTT2_ext_1_fu_542_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln2389_fu_712_p2;
wire   [63:0] zext_ln2310_fu_758_p1;
wire   [63:0] zext_ln962_fu_900_p1;
wire   [63:0] zext_ln967_fu_950_p1;
wire   [63:0] zext_ln966_fu_937_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln4435_fu_1025_p1;
wire   [63:0] zext_ln4436_fu_1092_p1;
wire   [63:0] zext_ln4437_fu_1132_p1;
wire   [63:0] zext_ln4438_fu_1172_p1;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln4450_fu_1209_p1;
wire   [63:0] zext_ln4447_fu_1180_p1;
wire   [63:0] zext_ln4451_fu_1221_p1;
wire   [63:0] zext_ln4451_1_fu_1235_p1;
reg   [31:0] depth_fu_180;
wire   [31:0] depth_3_fu_614_p2;
wire   [0:0] icmp_ln4378_fu_619_p2;
reg   [31:0] tmp2_0_0_fu_184;
reg   [10:0] u_fu_188;
reg   [10:0] u_103_fu_192;
reg   [31:0] z_47_fu_196;
wire    ap_CS_fsm_state14;
reg   [5:0] i_fu_200;
wire   [5:0] i_9_fu_867_p2;
reg   [10:0] u_105_fu_204;
wire   [10:0] u_179_fu_911_p2;
reg   [31:0] x1_fu_208;
reg   [31:0] x2_fu_212;
reg   [10:0] u_034_fu_216;
wire   [10:0] u_181_fu_979_p2;
reg   [10:0] u_108_fu_220;
wire   [10:0] u_183_fu_1038_p2;
reg   [10:0] u_110_fu_224;
wire   [31:0] w_44_fu_1015_p2;
wire   [31:0] w_46_fu_1074_p2;
wire   [31:0] w_48_fu_1117_p2;
wire   [0:0] tmp_158_fu_684_p3;
wire   [31:0] and_ln_fu_692_p3;
wire   [31:0] w_51_fu_700_p2;
wire   [31:0] add_ln2389_fu_706_p2;
wire   [9:0] trunc_ln2388_fu_746_p1;
wire   [10:0] zext_ln_fu_750_p3;
wire   [0:0] tmp_159_fu_773_p3;
wire   [31:0] and_ln2311_2_fu_781_p3;
wire   [31:0] w_52_fu_789_p2;
wire   [31:0] add_ln2389_1_fu_795_p2;
wire  signed [5:0] sext_ln808_fu_819_p0;
wire  signed [5:0] tmp_160_fu_823_p1;
wire  signed [31:0] sext_ln808_fu_819_p1;
wire   [31:0] lshr_ln813_fu_837_p2;
wire   [0:0] trunc_ln813_fu_843_p1;
wire   [31:0] xor_ln813_fu_831_p2;
wire   [31:0] select_ln813_fu_847_p3;
wire   [31:0] and_ln813_fu_855_p2;
wire  signed [5:0] i_9_fu_867_p0;
wire   [12:0] zext_ln967_cast_fu_942_p3;
wire  signed [7:0] sext_ln4433_fu_995_p0;
wire  signed [7:0] tmp_161_fu_999_p1;
wire   [0:0] tmp_161_fu_999_p3;
wire   [31:0] select_ln635_fu_1007_p3;
wire  signed [31:0] sext_ln4433_fu_995_p1;
wire  signed [7:0] sext_ln4436_fu_1054_p0;
wire  signed [7:0] tmp_162_fu_1058_p1;
wire   [0:0] tmp_162_fu_1058_p3;
wire   [31:0] select_ln635_15_fu_1066_p3;
wire  signed [31:0] sext_ln4436_fu_1054_p1;
wire   [9:0] trunc_ln4436_fu_1081_p1;
wire   [10:0] zext_ln46_fu_1084_p3;
wire  signed [7:0] sext_ln4437_fu_1097_p0;
wire  signed [7:0] tmp_163_fu_1101_p1;
wire   [0:0] tmp_163_fu_1101_p3;
wire   [31:0] select_ln635_16_fu_1109_p3;
wire  signed [31:0] sext_ln4437_fu_1097_p1;
wire   [11:0] zext_ln47_fu_1124_p3;
wire  signed [7:0] sext_ln4438_fu_1137_p0;
wire  signed [7:0] tmp_164_fu_1141_p1;
wire   [0:0] tmp_164_fu_1141_p3;
wire   [31:0] select_ln635_17_fu_1149_p3;
wire  signed [31:0] sext_ln4438_fu_1137_p1;
wire   [10:0] or_ln4438_fu_1163_p2;
wire  signed [11:0] sext_ln4438_1_fu_1168_p1;
wire   [10:0] zext_ln48_fu_1201_p3;
wire   [11:0] zext_ln49_fu_1214_p3;
wire   [10:0] or_ln4451_fu_1226_p2;
wire  signed [11:0] sext_ln4451_fu_1231_p1;
wire   [31:0] sub_ln697_fu_1240_p2;
wire   [0:0] tmp_165_fu_1245_p3;
wire   [31:0] select_ln697_fu_1253_p3;
wire   [31:0] z_65_fu_1261_p2;
wire  signed [6:0] sext_ln4459_fu_1281_p1;
wire   [31:0] zext_ln4459_fu_1277_p1;
wire   [31:0] zext_ln4459_1_fu_1285_p1;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [30:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_condition_1195;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 31'd1;
#0 grp_solve_NTRU_all_1_fu_478_ap_start_reg = 1'b0;
#0 grp_modp_NTT2_ext_1_fu_542_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
REV10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(REV10_address0),
    .ce0(REV10_ce0),
    .q0(REV10_q0)
);

keygen_solve_NTRU_vla18_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 7168 ),
    .AddressWidth( 13 ))
vla18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(vla18_address0),
    .ce0(vla18_ce0),
    .we0(vla18_we0),
    .d0(vla18_d0),
    .q0(vla18_q0),
    .address1(vla18_address1),
    .ce1(vla18_ce1),
    .we1(vla18_we1),
    .d1(vla18_d1),
    .q1(vla18_q1)
);

keygen_solve_NTRU_all_1 grp_solve_NTRU_all_1_fu_478(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_solve_NTRU_all_1_fu_478_ap_start),
    .ap_done(grp_solve_NTRU_all_1_fu_478_ap_done),
    .ap_idle(grp_solve_NTRU_all_1_fu_478_ap_idle),
    .ap_ready(grp_solve_NTRU_all_1_fu_478_ap_ready),
    .f_address0(grp_solve_NTRU_all_1_fu_478_f_address0),
    .f_ce0(grp_solve_NTRU_all_1_fu_478_f_ce0),
    .f_q0(f_q0),
    .g_address0(grp_solve_NTRU_all_1_fu_478_g_address0),
    .g_ce0(grp_solve_NTRU_all_1_fu_478_g_ce0),
    .g_q0(g_q0),
    .depth_offset(grp_solve_NTRU_all_1_fu_478_depth_offset),
    .vla18_address0(grp_solve_NTRU_all_1_fu_478_vla18_address0),
    .vla18_ce0(grp_solve_NTRU_all_1_fu_478_vla18_ce0),
    .vla18_we0(grp_solve_NTRU_all_1_fu_478_vla18_we0),
    .vla18_d0(grp_solve_NTRU_all_1_fu_478_vla18_d0),
    .vla18_q0(vla18_q0),
    .vla18_address1(grp_solve_NTRU_all_1_fu_478_vla18_address1),
    .vla18_ce1(grp_solve_NTRU_all_1_fu_478_vla18_ce1),
    .vla18_we1(grp_solve_NTRU_all_1_fu_478_vla18_we1),
    .vla18_d1(grp_solve_NTRU_all_1_fu_478_vla18_d1),
    .vla18_q1(vla18_q1),
    .p_read(grp_solve_NTRU_all_1_fu_478_p_read),
    .ap_return_0(grp_solve_NTRU_all_1_fu_478_ap_return_0),
    .ap_return_1(grp_solve_NTRU_all_1_fu_478_ap_return_1)
);

keygen_modp_montymul grp_modp_montymul_fu_514(
    .ap_ready(grp_modp_montymul_fu_514_ap_ready),
    .a(grp_modp_montymul_fu_514_a),
    .b(grp_modp_montymul_fu_514_b),
    .p(32'd2147473409),
    .p0i(32'd2042615807),
    .ap_return(grp_modp_montymul_fu_514_ap_return)
);

keygen_modp_montymul grp_modp_montymul_fu_524(
    .ap_ready(grp_modp_montymul_fu_524_ap_ready),
    .a(grp_modp_montymul_fu_524_a),
    .b(grp_modp_montymul_fu_524_b),
    .p(32'd2147473409),
    .p0i(32'd2042615807),
    .ap_return(grp_modp_montymul_fu_524_ap_return)
);

keygen_modp_NTT2_ext_1 grp_modp_NTT2_ext_1_fu_542(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_NTT2_ext_1_fu_542_ap_start),
    .ap_done(grp_modp_NTT2_ext_1_fu_542_ap_done),
    .ap_idle(grp_modp_NTT2_ext_1_fu_542_ap_idle),
    .ap_ready(grp_modp_NTT2_ext_1_fu_542_ap_ready),
    .vla18_address0(grp_modp_NTT2_ext_1_fu_542_vla18_address0),
    .vla18_ce0(grp_modp_NTT2_ext_1_fu_542_vla18_ce0),
    .vla18_we0(grp_modp_NTT2_ext_1_fu_542_vla18_we0),
    .vla18_d0(grp_modp_NTT2_ext_1_fu_542_vla18_d0),
    .vla18_q0(vla18_q0),
    .vla18_address1(grp_modp_NTT2_ext_1_fu_542_vla18_address1),
    .vla18_ce1(grp_modp_NTT2_ext_1_fu_542_vla18_ce1),
    .vla18_we1(grp_modp_NTT2_ext_1_fu_542_vla18_we1),
    .vla18_d1(grp_modp_NTT2_ext_1_fu_542_vla18_d1),
    .vla18_q1(vla18_q1),
    .a(grp_modp_NTT2_ext_1_fu_542_a),
    .stride(8'd1),
    .gm(15'd16384),
    .logn(32'd10),
    .p(25'd33544193),
    .p0i(31'd2042615807)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_0_preg[0] <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln4354_reg_1306 == 1'd1) | ((icmp_ln4379_reg_1330 == 1'd1) | ((icmp_ln4384_reg_1337 == 1'd1) | ((icmp_ln4388_reg_1341 == 1'd1) | ((icmp_ln2385_reg_1357 == 1'd0) | ((icmp_ln2385_1_reg_1386 == 1'd0) | ((icmp_ln4452_fu_1267_p2 == 1'd0) | (icmp_ln4447_reg_1525 == 1'd1)))))))))) begin
                        ap_return_0_preg[0] <= zext_ln4459_fu_1277_p1[0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_1_preg[0] <= 1'b0;
        ap_return_1_preg[1] <= 1'b0;
        ap_return_1_preg[2] <= 1'b0;
        ap_return_1_preg[5] <= 1'b0;
        ap_return_1_preg[6] <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln4354_reg_1306 == 1'd1) | ((icmp_ln4379_reg_1330 == 1'd1) | ((icmp_ln4384_reg_1337 == 1'd1) | ((icmp_ln4388_reg_1341 == 1'd1) | ((icmp_ln2385_reg_1357 == 1'd0) | ((icmp_ln2385_1_reg_1386 == 1'd0) | ((icmp_ln4452_fu_1267_p2 == 1'd0) | (icmp_ln4447_reg_1525 == 1'd1)))))))))) begin
                        ap_return_1_preg[2 : 0] <= zext_ln4459_1_fu_1285_p1[2 : 0];
            ap_return_1_preg[6 : 5] <= zext_ln4459_1_fu_1285_p1[6 : 5];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_NTT2_ext_1_fu_542_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | ((icmp_ln4435_fu_1032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
            grp_modp_NTT2_ext_1_fu_542_ap_start_reg <= 1'b1;
        end else if ((grp_modp_NTT2_ext_1_fu_542_ap_ready == 1'b1)) begin
            grp_modp_NTT2_ext_1_fu_542_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_solve_NTRU_all_1_fu_478_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_solve_NTRU_all_1_fu_478_ap_start_reg <= 1'b1;
        end else if ((grp_solve_NTRU_all_1_fu_478_ap_ready == 1'b1)) begin
            grp_solve_NTRU_all_1_fu_478_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4354_fu_580_p2 == 1'd0))) begin
            depth_fu_180 <= 32'd9;
        end else if ((1'b1 == ap_condition_1195)) begin
            depth_fu_180 <= depth_3_fu_614_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln2385_1_fu_734_p2 == 1'd1))) begin
        i_fu_200 <= 6'd30;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd0))) begin
        i_fu_200 <= i_9_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln4447_reg_1525 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))) begin
        retval_5_ph_reg_414 <= 1'd0;
    end else if (((icmp_ln4447_fu_1185_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        retval_5_ph_reg_414 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (((icmp_ln4447_reg_1525 == 1'd1) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0)) | ((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))))) begin
        retval_5_reg_454 <= ap_phi_mux_retval_5_ph_phi_fu_418_p4;
    end else if ((((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln4379_fu_608_p2 == 1'd1)) | ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln4388_fu_648_p2 == 1'd1)) | ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln4354_fu_580_p2 == 1'd1)) | ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln4384_fu_638_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state12) & ((icmp_ln2389_1_fu_801_p2 == 1'd1) | (icmp_ln2385_reg_1357 == 1'd0))))) begin
        retval_5_reg_454 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln4447_reg_1525 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))) begin
                tmp2_0_2_ph_reg_402[0] <= 1'b0;
        tmp2_0_2_ph_reg_402[2] <= 1'b1;
        tmp2_0_2_ph_reg_402[5] <= 1'b0;
    end else if (((icmp_ln4447_fu_1185_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                tmp2_0_2_ph_reg_402[0] <= 1'b1;
        tmp2_0_2_ph_reg_402[2] <= 1'b0;
        tmp2_0_2_ph_reg_402[5] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln4379_fu_608_p2 == 1'd1))) begin
                tmp2_0_2_reg_426[0] <= 1'b0;
        tmp2_0_2_reg_426[1] <= 1'b1;
        tmp2_0_2_reg_426[2] <= 1'b0;
        tmp2_0_2_reg_426[5] <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state31) & (((icmp_ln4447_reg_1525 == 1'd1) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0)) | ((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))))) begin
                tmp2_0_2_reg_426[2 : 0] <= ap_phi_mux_tmp2_0_2_ph_phi_fu_406_p4[2 : 0];
        tmp2_0_2_reg_426[5] <= ap_phi_mux_tmp2_0_2_ph_phi_fu_406_p4[5];
    end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln4388_fu_648_p2 == 1'd1))) begin
                tmp2_0_2_reg_426[0] <= 1'b0;
        tmp2_0_2_reg_426[1] <= 1'b0;
        tmp2_0_2_reg_426[2] <= 1'b1;
        tmp2_0_2_reg_426[5] <= 1'b0;
    end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln4384_fu_638_p2 == 1'd1))) begin
                tmp2_0_2_reg_426[0] <= 1'b1;
        tmp2_0_2_reg_426[1] <= 1'b1;
        tmp2_0_2_reg_426[2] <= 1'b0;
        tmp2_0_2_reg_426[5] <= 1'b0;
    end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln4354_fu_580_p2 == 1'd1))) begin
                tmp2_0_2_reg_426[0] <= 1'b0;
        tmp2_0_2_reg_426[1] <= 1'b0;
        tmp2_0_2_reg_426[2] <= 1'b0;
        tmp2_0_2_reg_426[5] <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln2389_1_fu_801_p2 == 1'd1) | (icmp_ln2385_reg_1357 == 1'd0)))) begin
                tmp2_0_2_reg_426[0] <= 1'b1;
        tmp2_0_2_reg_426[1] <= 1'b0;
        tmp2_0_2_reg_426[2] <= 1'b1;
        tmp2_0_2_reg_426[5] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln962_fu_905_p2 == 1'd1))) begin
        u_034_fu_216 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln4432_fu_973_p2 == 1'd0))) begin
        u_034_fu_216 <= u_181_fu_979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln2385_fu_667_p2 == 1'd1))) begin
        u_103_fu_192 <= 11'd0;
    end else if (((icmp_ln2389_1_fu_801_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln2385_reg_1357 == 1'd1))) begin
        u_103_fu_192 <= u_177_reg_1390;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
        u_105_fu_204 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln962_fu_905_p2 == 1'd0))) begin
        u_105_fu_204 <= u_179_fu_911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln4432_fu_973_p2 == 1'd1))) begin
        u_108_fu_220 <= 11'd0;
    end else if (((icmp_ln4435_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        u_108_fu_220 <= u_183_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln4435_fu_1032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        u_110_fu_224 <= 11'd0;
    end else if (((icmp_ln4452_fu_1267_p2 == 1'd1) & (icmp_ln4447_reg_1525 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))) begin
        u_110_fu_224 <= u_185_reg_1529;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln4388_fu_648_p2 == 1'd0))) begin
        u_fu_188 <= 11'd0;
    end else if (((icmp_ln2389_fu_712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        u_fu_188 <= u_175_reg_1361;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
        x1_fu_208 <= 32'd10239;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x1_fu_208 <= grp_modp_montymul_fu_514_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
        x2_fu_212 <= 32'd10239;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x2_fu_212 <= grp_modp_montymul_fu_524_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln2385_1_fu_734_p2 == 1'd1))) begin
        z_47_fu_196 <= 32'd10239;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        z_47_fu_196 <= z_64_reg_1420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        a_assign_9_reg_1549 <= grp_modp_montymul_fu_514_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln2385_1_reg_1386 <= icmp_ln2385_1_fu_734_p2;
        u_177_reg_1390 <= u_177_fu_740_p2;
        zext_ln2385_1_reg_1381[10 : 0] <= zext_ln2385_1_fu_730_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln2385_reg_1357 <= icmp_ln2385_fu_667_p2;
        u_175_reg_1361 <= u_175_fu_673_p2;
        zext_ln2385_reg_1352[10 : 0] <= zext_ln2385_fu_662_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln4354_reg_1306 <= icmp_ln4354_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln4379_reg_1330 <= icmp_ln4379_fu_608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln4384_reg_1337 <= icmp_ln4384_fu_638_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln4388_reg_1341 <= icmp_ln4388_fu_648_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        icmp_ln4447_reg_1525 <= icmp_ln4447_fu_1185_p2;
        u_185_reg_1529 <= u_185_fu_1191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
        ig_reg_1446 <= grp_modp_montymul_fu_524_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_571 <= grp_solve_NTRU_all_1_fu_478_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (icmp_ln4378_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln4379_fu_608_p2 == 1'd0)) | ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln4354_fu_580_p2 == 1'd0)))) begin
        tmp2_0_0_fu_184 <= grp_solve_NTRU_all_1_fu_478_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln4447_fu_1185_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        trunc_ln4450_reg_1534 <= trunc_ln4450_fu_1197_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        u_182_reg_1486 <= u_108_fu_220;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        w_50_reg_1517 <= w_50_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd0))) begin
        z_64_reg_1420 <= z_64_fu_861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        zext_ln4432_reg_1466[10 : 0] <= zext_ln4432_fu_968_p1[10 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        F_upper_address0 = zext_ln4435_fu_1025_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        F_upper_address0 = zext_ln2385_reg_1352;
    end else begin
        F_upper_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state19))) begin
        F_upper_ce0 = 1'b1;
    end else begin
        F_upper_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2389_fu_712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        F_upper_we0 = 1'b1;
    end else begin
        F_upper_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        G_upper_address0 = zext_ln4432_fu_968_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        G_upper_address0 = zext_ln2385_1_reg_1381;
    end else begin
        G_upper_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17))) begin
        G_upper_ce0 = 1'b1;
    end else begin
        G_upper_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2389_1_fu_801_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln2385_reg_1357 == 1'd1))) begin
        G_upper_we0 = 1'b1;
    end else begin
        G_upper_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        REV10_address0 = zext_ln962_fu_900_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        REV10_address0 = 10'd0;
    end else begin
        REV10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        REV10_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        REV10_ce0 = 1'b0;
    end else begin
        REV10_ce0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state31) & ((icmp_ln4354_reg_1306 == 1'd1) | ((icmp_ln4379_reg_1330 == 1'd1) | ((icmp_ln4384_reg_1337 == 1'd1) | ((icmp_ln4388_reg_1341 == 1'd1) | ((icmp_ln2385_reg_1357 == 1'd0) | ((icmp_ln2385_1_reg_1386 == 1'd0) | ((icmp_ln4452_fu_1267_p2 == 1'd0) | (icmp_ln4447_reg_1525 == 1'd1))))))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln4447_reg_1525 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))) begin
        ap_phi_mux_retval_5_ph_phi_fu_418_p4 = 1'd0;
    end else begin
        ap_phi_mux_retval_5_ph_phi_fu_418_p4 = retval_5_ph_reg_414;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (((icmp_ln4447_reg_1525 == 1'd1) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0)) | ((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))))) begin
        ap_phi_mux_retval_5_phi_fu_458_p12 = ap_phi_mux_retval_5_ph_phi_fu_418_p4;
    end else begin
        ap_phi_mux_retval_5_phi_fu_458_p12 = retval_5_reg_454;
    end
end

always @ (*) begin
    if (((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln4447_reg_1525 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))) begin
        ap_phi_mux_tmp2_0_2_ph_phi_fu_406_p4 = 6'd6;
    end else begin
        ap_phi_mux_tmp2_0_2_ph_phi_fu_406_p4 = tmp2_0_2_ph_reg_402;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (((icmp_ln4447_reg_1525 == 1'd1) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0)) | ((icmp_ln4452_fu_1267_p2 == 1'd0) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0))))) begin
        ap_phi_mux_tmp2_0_2_phi_fu_434_p12 = ap_phi_mux_tmp2_0_2_ph_phi_fu_406_p4;
    end else begin
        ap_phi_mux_tmp2_0_2_phi_fu_434_p12 = tmp2_0_2_reg_426;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln4354_reg_1306 == 1'd1) | ((icmp_ln4379_reg_1330 == 1'd1) | ((icmp_ln4384_reg_1337 == 1'd1) | ((icmp_ln4388_reg_1341 == 1'd1) | ((icmp_ln2385_reg_1357 == 1'd0) | ((icmp_ln2385_1_reg_1386 == 1'd0) | ((icmp_ln4452_fu_1267_p2 == 1'd0) | (icmp_ln4447_reg_1525 == 1'd1)))))))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln4354_reg_1306 == 1'd1) | ((icmp_ln4379_reg_1330 == 1'd1) | ((icmp_ln4384_reg_1337 == 1'd1) | ((icmp_ln4388_reg_1341 == 1'd1) | ((icmp_ln2385_reg_1357 == 1'd0) | ((icmp_ln2385_1_reg_1386 == 1'd0) | ((icmp_ln4452_fu_1267_p2 == 1'd0) | (icmp_ln4447_reg_1525 == 1'd1)))))))))) begin
        ap_return_0 = zext_ln4459_fu_1277_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln4354_reg_1306 == 1'd1) | ((icmp_ln4379_reg_1330 == 1'd1) | ((icmp_ln4384_reg_1337 == 1'd1) | ((icmp_ln4388_reg_1341 == 1'd1) | ((icmp_ln2385_reg_1357 == 1'd0) | ((icmp_ln2385_1_reg_1386 == 1'd0) | ((icmp_ln4452_fu_1267_p2 == 1'd0) | (icmp_ln4447_reg_1525 == 1'd1)))))))))) begin
        ap_return_1 = zext_ln4459_1_fu_1285_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        f_address0 = zext_ln4435_fu_1025_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        f_address0 = grp_solve_NTRU_all_1_fu_478_f_address0;
    end else begin
        f_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        f_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        f_ce0 = grp_solve_NTRU_all_1_fu_478_f_ce0;
    end else begin
        f_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        g_address0 = zext_ln4435_fu_1025_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        g_address0 = grp_solve_NTRU_all_1_fu_478_g_address0;
    end else begin
        g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        g_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        g_ce0 = grp_solve_NTRU_all_1_fu_478_g_ce0;
    end else begin
        g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_modp_NTT2_ext_1_fu_542_a = 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_modp_NTT2_ext_1_fu_542_a = 15'd12288;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_modp_NTT2_ext_1_fu_542_a = 15'd8192;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_modp_NTT2_ext_1_fu_542_a = 15'd4096;
    end else begin
        grp_modp_NTT2_ext_1_fu_542_a = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((icmp_ln4447_reg_1525 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0)))) begin
        grp_modp_montymul_fu_514_a = vla18_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_514_a = x1_fu_208;
    end else if ((((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd0)))) begin
        grp_modp_montymul_fu_514_a = z_47_fu_196;
    end else begin
        grp_modp_montymul_fu_514_a = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((icmp_ln4447_reg_1525 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln2385_1_reg_1386 == 1'd1) & (icmp_ln2385_reg_1357 == 1'd1) & (icmp_ln4388_reg_1341 == 1'd0) & (icmp_ln4384_reg_1337 == 1'd0) & (icmp_ln4379_reg_1330 == 1'd0) & (icmp_ln4354_reg_1306 == 1'd0)))) begin
        grp_modp_montymul_fu_514_b = vla18_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_514_b = 32'd1968792473;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
        grp_modp_montymul_fu_514_b = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd0))) begin
        grp_modp_montymul_fu_514_b = z_47_fu_196;
    end else begin
        grp_modp_montymul_fu_514_b = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_524_a = x2_fu_212;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
        grp_modp_montymul_fu_524_a = 32'd104837121;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd0))) begin
        grp_modp_montymul_fu_524_a = grp_modp_montymul_fu_514_ap_return;
    end else begin
        grp_modp_montymul_fu_524_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_524_b = ig_reg_1446;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
        grp_modp_montymul_fu_524_b = grp_modp_montymul_fu_514_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd0))) begin
        grp_modp_montymul_fu_524_b = 32'd1968792473;
    end else begin
        grp_modp_montymul_fu_524_b = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_solve_NTRU_all_1_fu_478_depth_offset = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_solve_NTRU_all_1_fu_478_depth_offset = 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_solve_NTRU_all_1_fu_478_depth_offset = depth_fu_180;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_solve_NTRU_all_1_fu_478_depth_offset = 32'd10;
    end else begin
        grp_solve_NTRU_all_1_fu_478_depth_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_solve_NTRU_all_1_fu_478_p_read = reg_571;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_solve_NTRU_all_1_fu_478_p_read = tmp2_0_0_fu_184;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_solve_NTRU_all_1_fu_478_p_read = p_read;
    end else begin
        grp_solve_NTRU_all_1_fu_478_p_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        vla18_address0 = zext_ln4451_1_fu_1235_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        vla18_address0 = zext_ln4447_fu_1180_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        vla18_address0 = zext_ln4436_fu_1092_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        vla18_address0 = zext_ln966_fu_937_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vla18_address0 = zext_ln2310_fu_758_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        vla18_address0 = zext_ln2385_fu_662_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_address0 = grp_modp_NTT2_ext_1_fu_542_vla18_address0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_address0 = grp_solve_NTRU_all_1_fu_478_vla18_address0;
    end else begin
        vla18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        vla18_address1 = zext_ln4451_fu_1221_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        vla18_address1 = zext_ln4450_fu_1209_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        vla18_address1 = zext_ln4438_fu_1172_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        vla18_address1 = zext_ln4437_fu_1132_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        vla18_address1 = zext_ln4432_reg_1466;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        vla18_address1 = zext_ln967_fu_950_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_address1 = grp_modp_NTT2_ext_1_fu_542_vla18_address1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_address1 = grp_solve_NTRU_all_1_fu_478_vla18_address1;
    end else begin
        vla18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        vla18_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_ce0 = grp_modp_NTT2_ext_1_fu_542_vla18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_ce0 = grp_solve_NTRU_all_1_fu_478_vla18_ce0;
    end else begin
        vla18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20))) begin
        vla18_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_ce1 = grp_modp_NTT2_ext_1_fu_542_vla18_ce1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_ce1 = grp_solve_NTRU_all_1_fu_478_vla18_ce1;
    end else begin
        vla18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        vla18_d0 = w_46_fu_1074_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        vla18_d0 = x2_fu_212;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_d0 = grp_modp_NTT2_ext_1_fu_542_vla18_d0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_d0 = grp_solve_NTRU_all_1_fu_478_vla18_d0;
    end else begin
        vla18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        vla18_d1 = w_50_reg_1517;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        vla18_d1 = w_48_fu_1117_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        vla18_d1 = w_44_fu_1015_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        vla18_d1 = x1_fu_208;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_d1 = grp_modp_NTT2_ext_1_fu_542_vla18_d1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_d1 = grp_solve_NTRU_all_1_fu_478_vla18_d1;
    end else begin
        vla18_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state20))) begin
        vla18_we0 = 4'd15;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_we0 = grp_modp_NTT2_ext_1_fu_542_vla18_we0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_we0 = grp_solve_NTRU_all_1_fu_478_vla18_we0;
    end else begin
        vla18_we0 = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state20))) begin
        vla18_we1 = 4'd15;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        vla18_we1 = grp_modp_NTT2_ext_1_fu_542_vla18_we1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        vla18_we1 = grp_solve_NTRU_all_1_fu_478_vla18_we1;
    end else begin
        vla18_we1 = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln4354_fu_580_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln4354_fu_580_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln4379_fu_608_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (icmp_ln4378_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln4379_fu_608_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (icmp_ln4378_fu_619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln4379_fu_608_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln4384_fu_638_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln4384_fu_638_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln4388_fu_648_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((grp_solve_NTRU_all_1_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln4388_fu_648_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln2385_fu_667_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln2389_fu_712_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln2385_1_fu_734_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln2389_1_fu_801_p2 == 1'd1) | (icmp_ln2385_reg_1357 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (tmp_160_fu_823_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln962_fu_905_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln4432_fu_973_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln4435_fu_1032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_modp_NTT2_ext_1_fu_542_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln4447_fu_1185_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln4354_reg_1306 == 1'd1) | ((icmp_ln4379_reg_1330 == 1'd1) | ((icmp_ln4384_reg_1337 == 1'd1) | ((icmp_ln4388_reg_1341 == 1'd1) | ((icmp_ln2385_reg_1357 == 1'd0) | ((icmp_ln2385_1_reg_1386 == 1'd0) | ((icmp_ln4452_fu_1267_p2 == 1'd0) | (icmp_ln4447_reg_1525 == 1'd1)))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F_upper_d0 = vla18_q0[7:0];

assign G_upper_d0 = vla18_q0[7:0];

assign add_ln2389_1_fu_795_p2 = (w_52_fu_789_p2 + 32'd127);

assign add_ln2389_fu_706_p2 = (w_51_fu_700_p2 + 32'd127);

assign and_ln2311_2_fu_781_p3 = {{tmp_159_fu_773_p3}, {31'd0}};

assign and_ln813_fu_855_p2 = (xor_ln813_fu_831_p2 & select_ln813_fu_847_p3);

assign and_ln_fu_692_p3 = {{tmp_158_fu_684_p3}, {31'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_1195 = ((icmp_ln4378_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln4379_fu_608_p2 == 1'd0));
end

assign depth_3_fu_614_p2 = ($signed(depth_fu_180) + $signed(32'd4294967295));

assign grp_modp_NTT2_ext_1_fu_542_ap_start = grp_modp_NTT2_ext_1_fu_542_ap_start_reg;

assign grp_solve_NTRU_all_1_fu_478_ap_start = grp_solve_NTRU_all_1_fu_478_ap_start_reg;

assign i_9_fu_867_p0 = i_fu_200;

assign i_9_fu_867_p2 = ($signed(i_9_fu_867_p0) + $signed(6'd63));

assign icmp_ln2385_1_fu_734_p2 = ((u_103_fu_192 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln2385_fu_667_p2 = ((u_fu_188 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln2389_1_fu_801_p2 = ((add_ln2389_1_fu_795_p2 > 32'd254) ? 1'b1 : 1'b0);

assign icmp_ln2389_fu_712_p2 = ((add_ln2389_fu_706_p2 > 32'd254) ? 1'b1 : 1'b0);

assign icmp_ln4354_fu_580_p2 = ((grp_solve_NTRU_all_1_fu_478_ap_return_0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln4378_fu_619_p2 = ((depth_fu_180 > 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln4379_fu_608_p2 = ((grp_solve_NTRU_all_1_fu_478_ap_return_0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln4384_fu_638_p2 = ((grp_solve_NTRU_all_1_fu_478_ap_return_0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln4388_fu_648_p2 = ((grp_solve_NTRU_all_1_fu_478_ap_return_0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln4432_fu_973_p2 = ((u_034_fu_216 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln4435_fu_1032_p2 = ((u_108_fu_220 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln4447_fu_1185_p2 = ((u_110_fu_224 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln4452_fu_1267_p2 = ((z_65_fu_1261_p2 == 32'd1916765260) ? 1'b1 : 1'b0);

assign icmp_ln962_fu_905_p2 = ((u_105_fu_204 == 11'd1024) ? 1'b1 : 1'b0);

assign lshr_ln813_fu_837_p2 = 32'd2147473407 >> sext_ln808_fu_819_p1;

assign or_ln4438_fu_1163_p2 = (u_182_reg_1486 | 11'd1024);

assign or_ln4451_fu_1226_p2 = (u_110_fu_224 | 11'd1024);

assign select_ln635_15_fu_1066_p3 = ((tmp_162_fu_1058_p3[0:0] == 1'b1) ? 32'd2147473409 : 32'd0);

assign select_ln635_16_fu_1109_p3 = ((tmp_163_fu_1101_p3[0:0] == 1'b1) ? 32'd2147473409 : 32'd0);

assign select_ln635_17_fu_1149_p3 = ((tmp_164_fu_1141_p3[0:0] == 1'b1) ? 32'd2147473409 : 32'd0);

assign select_ln635_fu_1007_p3 = ((tmp_161_fu_999_p3[0:0] == 1'b1) ? 32'd2147473409 : 32'd0);

assign select_ln697_fu_1253_p3 = ((tmp_165_fu_1245_p3[0:0] == 1'b1) ? 32'd2147473409 : 32'd0);

assign select_ln813_fu_847_p3 = ((trunc_ln813_fu_843_p1[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign sext_ln4433_fu_995_p0 = G_upper_q0;

assign sext_ln4433_fu_995_p1 = sext_ln4433_fu_995_p0;

assign sext_ln4436_fu_1054_p0 = f_q0;

assign sext_ln4436_fu_1054_p1 = sext_ln4436_fu_1054_p0;

assign sext_ln4437_fu_1097_p0 = g_q0;

assign sext_ln4437_fu_1097_p1 = sext_ln4437_fu_1097_p0;

assign sext_ln4438_1_fu_1168_p1 = $signed(or_ln4438_fu_1163_p2);

assign sext_ln4438_fu_1137_p0 = F_upper_q0;

assign sext_ln4438_fu_1137_p1 = sext_ln4438_fu_1137_p0;

assign sext_ln4451_fu_1231_p1 = $signed(or_ln4451_fu_1226_p2);

assign sext_ln4459_fu_1281_p1 = $signed(ap_phi_mux_tmp2_0_2_phi_fu_434_p12);

assign sext_ln808_fu_819_p0 = i_fu_200;

assign sext_ln808_fu_819_p1 = sext_ln808_fu_819_p0;

assign sub_ln697_fu_1240_p2 = (a_assign_9_reg_1549 - grp_modp_montymul_fu_514_ap_return);

assign tmp_158_fu_684_p3 = vla18_q0[32'd30];

assign tmp_159_fu_773_p3 = vla18_q0[32'd30];

assign tmp_160_fu_823_p1 = i_fu_200;

assign tmp_160_fu_823_p3 = tmp_160_fu_823_p1[32'd5];

assign tmp_161_fu_999_p1 = G_upper_q0;

assign tmp_161_fu_999_p3 = tmp_161_fu_999_p1[32'd7];

assign tmp_162_fu_1058_p1 = f_q0;

assign tmp_162_fu_1058_p3 = tmp_162_fu_1058_p1[32'd7];

assign tmp_163_fu_1101_p1 = g_q0;

assign tmp_163_fu_1101_p3 = tmp_163_fu_1101_p1[32'd7];

assign tmp_164_fu_1141_p1 = F_upper_q0;

assign tmp_164_fu_1141_p3 = tmp_164_fu_1141_p1[32'd7];

assign tmp_165_fu_1245_p3 = sub_ln697_fu_1240_p2[32'd31];

assign trunc_ln2388_fu_746_p1 = u_103_fu_192[9:0];

assign trunc_ln4436_fu_1081_p1 = u_182_reg_1486[9:0];

assign trunc_ln4450_fu_1197_p1 = u_110_fu_224[9:0];

assign trunc_ln813_fu_843_p1 = lshr_ln813_fu_837_p2[0:0];

assign u_175_fu_673_p2 = (u_fu_188 + 11'd1);

assign u_177_fu_740_p2 = (u_103_fu_192 + 11'd1);

assign u_179_fu_911_p2 = (u_105_fu_204 + 11'd1);

assign u_181_fu_979_p2 = (u_034_fu_216 + 11'd1);

assign u_183_fu_1038_p2 = (u_108_fu_220 + 11'd1);

assign u_185_fu_1191_p2 = (u_110_fu_224 + 11'd1);

assign w_44_fu_1015_p2 = ($signed(select_ln635_fu_1007_p3) + $signed(sext_ln4433_fu_995_p1));

assign w_46_fu_1074_p2 = ($signed(select_ln635_15_fu_1066_p3) + $signed(sext_ln4436_fu_1054_p1));

assign w_48_fu_1117_p2 = ($signed(select_ln635_16_fu_1109_p3) + $signed(sext_ln4437_fu_1097_p1));

assign w_50_fu_1157_p2 = ($signed(select_ln635_17_fu_1149_p3) + $signed(sext_ln4438_fu_1137_p1));

assign w_51_fu_700_p2 = (vla18_q0 | and_ln_fu_692_p3);

assign w_52_fu_789_p2 = (vla18_q0 | and_ln2311_2_fu_781_p3);

assign xor_ln813_fu_831_p2 = (grp_modp_montymul_fu_524_ap_return ^ grp_modp_montymul_fu_514_ap_return);

assign z_64_fu_861_p2 = (grp_modp_montymul_fu_514_ap_return ^ and_ln813_fu_855_p2);

assign z_65_fu_1261_p2 = (select_ln697_fu_1253_p3 + sub_ln697_fu_1240_p2);

assign zext_ln2310_fu_758_p1 = zext_ln_fu_750_p3;

assign zext_ln2385_1_fu_730_p1 = u_103_fu_192;

assign zext_ln2385_fu_662_p1 = u_fu_188;

assign zext_ln4432_fu_968_p1 = u_034_fu_216;

assign zext_ln4435_fu_1025_p1 = u_108_fu_220;

assign zext_ln4436_fu_1092_p1 = zext_ln46_fu_1084_p3;

assign zext_ln4437_fu_1132_p1 = zext_ln47_fu_1124_p3;

assign zext_ln4438_fu_1172_p1 = $unsigned(sext_ln4438_1_fu_1168_p1);

assign zext_ln4447_fu_1180_p1 = u_110_fu_224;

assign zext_ln4450_fu_1209_p1 = zext_ln48_fu_1201_p3;

assign zext_ln4451_1_fu_1235_p1 = $unsigned(sext_ln4451_fu_1231_p1);

assign zext_ln4451_fu_1221_p1 = zext_ln49_fu_1214_p3;

assign zext_ln4459_1_fu_1285_p1 = $unsigned(sext_ln4459_fu_1281_p1);

assign zext_ln4459_fu_1277_p1 = ap_phi_mux_retval_5_phi_fu_458_p12;

assign zext_ln46_fu_1084_p3 = {{1'd1}, {trunc_ln4436_fu_1081_p1}};

assign zext_ln47_fu_1124_p3 = {{2'd2}, {trunc_ln4436_fu_1081_p1}};

assign zext_ln48_fu_1201_p3 = {{1'd1}, {trunc_ln4450_fu_1197_p1}};

assign zext_ln49_fu_1214_p3 = {{2'd2}, {trunc_ln4450_reg_1534}};

assign zext_ln962_fu_900_p1 = u_105_fu_204;

assign zext_ln966_fu_937_p1 = REV10_q0;

assign zext_ln967_cast_fu_942_p3 = {{3'd4}, {REV10_q0}};

assign zext_ln967_fu_950_p1 = zext_ln967_cast_fu_942_p3;

assign zext_ln_fu_750_p3 = {{1'd1}, {trunc_ln2388_fu_746_p1}};

always @ (posedge ap_clk) begin
    zext_ln2385_reg_1352[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln2385_1_reg_1381[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln4432_reg_1466[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp2_0_2_ph_reg_402[1] <= 1'b1;
    tmp2_0_2_ph_reg_402[4:3] <= 2'b00;
    tmp2_0_2_reg_426[4:3] <= 2'b00;
    ap_return_0_preg[31:1] <= 31'b0000000000000000000000000000000;
    ap_return_1_preg[4:3] <= 2'b00;
    ap_return_1_preg[31:7] <= 25'b0000000000000000000000000;
end

endmodule //keygen_solve_NTRU
