-makelib ies_lib/xil_defaultlib \
  "../../../ipstatic/hdl/vhdl/Conversion_do_conversion.vhd" \
  "../../../ipstatic/hdl/vhdl/Conversion.vhd" \
  "../../../../../../Projet_avance_SE/Pierre_commit/HLS/sc_loop/Conversion_0_1/sim/Conversion_0.vhd" \
-endlib

