[{"commit":{"message":"make 'result' calculations scalar; clear vector registers only when necessary."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"bbcd1ec42524abb177cb598d2b1854ba123c744d"},{"commit":{"message":"Merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubDeclarations_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"e7fac6c752696ea4c4cda9c02f2dc8c8af6e8b21"},{"commit":{"message":"replaced vmul_vv + vadd_vv by vmadd_vv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"da6644b882131e6f62482d40ca1f41cbe96fb9c5"},{"commit":{"message":"returned lmul==m4"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6c976c0cabbb5861fc83ad66eb2f7fc03472840d"},{"commit":{"message":"fixed error made for prevoius lmul-m1 experiment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"bc1290ee8c2127d3aaa31c25f13bc9aa345e5201"},{"commit":{"message":"make an experiment with lmul==1 instead of lmul==4."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"ffaba3d011ff013744dedd97eabdb48b942eecaa"},{"commit":{"message":"move vredsum_vs out of VEC_LOOP to improve performance"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"c558db0b5e4c45cd928b65de96191adf8e874a1d"},{"commit":{"message":"- removed tail processing with RVV instructions as simple scalar loop provides in general better results"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"0c2fbee98f78e6d8483455707d9c895de1782edc"},{"commit":{"message":"simplified arrays_hashcode_v() to be closer to VLA and use less general-purpose registers; minor cosmetic changes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6daaae6e4ba51a2519be447ab7ddb7359e185a57"},{"commit":{"message":"change slli+add sequence to shadd"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"4e9ad18fc42787596d9f7109b9940869530e16d9"},{"commit":{"message":"reorder instructions to make RVV instructions contiguous"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"a64dc26e56b464f77fd558c8f2921db2462bde3d"},{"commit":{"message":"Fixed git rebase artifacts."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"9ba2768618f3f0842d9288250db0e313b72faec7"},{"commit":{"message":"Merge branch 'openjdk:master' into JDK-8322174"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"712cf05d0b68222227c9b1f5c790d8ac44a54f18"},{"commit":{"message":"Merge branch 'master' into JDK-8322174"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"10cf3582c5e047cc36eb7f00efc065f4b555d013"},{"commit":{"message":"Merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubDeclarations_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"301eed91dfce6cfd809f9fdd1c975c2cfa7a3bca"},{"commit":{"message":"num_8b_elems_in_vec --> nof_vec_elems"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"7ed3d86eab5f4b18c3cb9f2b9d1f59d3113df46c"},{"commit":{"message":"Removed checks for (MaxVectorSize >= 16) per @RealFYang suggestion."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"b976ca79bf44bb2316a64e03ca850f5b6edebd11"},{"commit":{"message":"8322174: RISC-V: C2 VectorizedHashCode RVV Version"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"1d6bc62cb49e6ed0ec79a298504d33940f857aac"}]