
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Tue Mar 31 22:34:55 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/Fernando_main_seed/main_seed/sim/5'
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ..s[22C[2Kvivado_hls> source ..s/[23C
No match found.
[2Kvivado_hls> source ..s/[23C[2Kvivado_hls> source ..s[22C[2Kvivado_hls> source ..sc[23C[2Kvivado_hls> source ..sc[23C[2Kvivado_hls> source ..s[22C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
ERROR: [HLS 200-70] You must open a project first
command 'ap_source' returned error code
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj/[30C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Opening project '/home/vivado/Fernando_main_seed/main_seed/sim/5/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/5/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/Fernando_main_seed/main_seed/sim/5/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/5/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_libsodiumtestdefaultmisuse.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14911 ; free virtual = 44165
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14911 ; free virtual = 44165
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14911 ; free virtual = 44165
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14911 ; free virtual = 44165
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14897 ; free virtual = 44151
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14897 ; free virtual = 44151
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.93 seconds; current allocated memory: 94.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 95.073 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14891 ; free virtual = 44145
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> [12C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_libsodiumtestdefaultmisuse.c
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
10
11
12
13
14
15
16
17
2
23
24
3
5
6
7
8
9
sc.sh
[2Kvivado_hls> [12C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
10
11
12
13
14
15
16
17
2
23
24
3
5
6
7
8
9
sc.sh
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd 6[16C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxarchmipsbootcompresseddummy.c
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> opn[15C[2Kvivado_hls> op[14C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/6/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/6/proj/sol'.
/home/vivado/Fernando_main_seed/main_seed/sim/6/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/6/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_linuxarchmipsbootcompresseddummy.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_linuxarchmipsbootcompresseddummy.c[61C
INFO: [HLS 200-10] Adding design file 'extr_linuxarchmipsbootcompresseddummy.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_linuxarchmipsbootcompresseddummy.c[61C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/6/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_linuxarchmipsbootcompresseddummy.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:04:03 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14886 ; free virtual = 44141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:04:03 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14886 ; free virtual = 44141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:04:05 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14886 ; free virtual = 44141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:04:05 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14886 ; free virtual = 44141
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:04:05 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14886 ; free virtual = 44141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:04:05 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14886 ; free virtual = 44141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 205.69 seconds; current allocated memory: 101.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 101.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 101.900 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:04:05 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14883 ; free virtual = 44138
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxarchmipsbootcompresseddummy.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd 7[16C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxarchpowerpcbootdummy.c
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd 6[16C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxarchmipsbootcompresseddummy.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd 7[16C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxarchpowerpcbootdummy.c
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/7/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_linuxarchpowerpcbootdummy.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_linuxarchpowerpcbootdummy.c[54C
INFO: [HLS 200-10] Adding design file 'extr_linuxarchpowerpcbootdummy.c' to the project
[2Kvivado_hls> [12C
[2Kvivado_hls> [12C
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_linuxarchpowerpcbootdummy.c[54C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd 7[16C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/7/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_linuxarchpowerpcbootdummy.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:06:45 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:06:45 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:06:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:06:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44133
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:06:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:06:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 162.29 seconds; current allocated memory: 102.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 102.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 102.788 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:06:48 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44133
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
10
11
12
13
14
15
16
17
2
23
24
3
5
6
7
8
9
sc.sh
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd 8[16C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxtoolsbuildfeaturetest-bionic.c
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/8/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_linuxtoolsbuildfeaturetest-bionic.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files es[24C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-bionic.c[62C
INFO: [HLS 200-10] Adding design file 'extr_linuxtoolsbuildfeaturetest-bionic.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sor[15C[2Kvivado_hls> soru[16C[2Kvivado_hls> soruc[17C[2Kvivado_hls> soruce[18C[2Kvivado_hls> soruce [19C[2Kvivado_hls> soruce .[20C[2Kvivado_hls> soruce ..[21C[2Kvivado_hls> soruce ../[22C[2Kvivado_hls> soruce ../s[23C[2Kvivado_hls> soruce ../sc.sh[27C
invalid command name "soruce"
[2Kvivado_hls> [12C[2Kvivado_hls> soruce ../sc.sh[27C[2Kvivado_hls> soruce ../sc.sh[26C[2Kvivado_hls> soruce ../sc.sh[25C[2Kvivado_hls> soruce ../sc.sh[24C[2Kvivado_hls> soruce ../sc.sh[23C[2Kvivado_hls> soruce ../sc.sh[22C[2Kvivado_hls> soruce ../sc.sh[21C[2Kvivado_hls> soruce ../sc.sh[20C[2Kvivado_hls> soruce ../sc.sh[19C[2Kvivado_hls> soruce ../sc.sh[18C[2Kvivado_hls> soruce ../sc.sh[17C[2Kvivado_hls> soruce ../sc.sh[16C[2Kvivado_hls> soruce ../sc.sh[15C[2Kvivado_hls> soruce ../sc.sh[14C[2Kvivado_hls> soruce ../sc.sh[15C[2Kvivado_hls> soruce ../sc.sh[16C[2Kvivado_hls> sorce ../sc.sh[15C[2Kvivado_hls> soce ../sc.sh[14C[2Kvivado_hls> souce ../sc.sh[15C
invalid command name "souce"
[2Kvivado_hls> [12C[2Kvivado_hls> souce ../sc.sh[26C[2Kvivado_hls> souce ../sc.sh[25C[2Kvivado_hls> souce ../sc.sh[24C[2Kvivado_hls> souce ../sc.sh[23C[2Kvivado_hls> souce ../sc.sh[22C[2Kvivado_hls> souce ../sc.sh[21C[2Kvivado_hls> souce ../sc.sh[20C[2Kvivado_hls> souce ../sc.sh[19C[2Kvivado_hls> souce ../sc.sh[18C[2Kvivado_hls> souce ../sc.sh[17C[2Kvivado_hls> souce ../sc.sh[16C[2Kvivado_hls> souce ../sc.sh[15C[2Kvivado_hls> source ../sc.sh[16C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/8/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_linuxtoolsbuildfeaturetest-bionic.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:59 ; elapsed = 00:07:46 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:59 ; elapsed = 00:07:46 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44136
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:07:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44136
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:07:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44136
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:07:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44136
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:07:47 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44136
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.54 seconds; current allocated memory: 103.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 103.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 103.427 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:07:48 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44136
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxtoolsbuildfeaturetest-bionic.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../9[19C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> cd ../9[19C[2Kvivado_hls> ls[14C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> souce ../sc.sh[26C[2Kvivado_hls> soruce ../sc.sh[27C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-bionic.c[62C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/9/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add [16C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_linuxtoolsbuildfeaturetest-jvmti.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-jvmti.c[61C
INFO: [HLS 200-10] Adding design file 'extr_linuxtoolsbuildfeaturetest-jvmti.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-jvmti.c[61C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd ../9[19C[2Kvivado_hls> ls[14C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/9/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_linuxtoolsbuildfeaturetest-jvmti.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:13 ; elapsed = 00:08:29 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:13 ; elapsed = 00:08:29 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:15 ; elapsed = 00:08:31 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44135
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:08:31 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44135
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:08:31 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44135
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:08:31 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44136
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.34 seconds; current allocated memory: 103.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 103.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 103.952 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:08:31 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44136
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxtoolsbuildfeaturetest-jvmti.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../10[20C
[2Kvivado_hls> [12C[2Kvivado_hls> cd ../10[20C[2Kvivado_hls> ls[14C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-jvmti.c[61C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/10/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_fe[18C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_linuxtoolsbuildfeaturetest-libpython-version.c_main.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-libpython-version.c_main.c[80C
INFO: [HLS 200-10] Adding design file 'extr_linuxtoolsbuildfeaturetest-libpython-version.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ..s[22C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/10/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_linuxtoolsbuildfeaturetest-libpython-version.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:27 ; elapsed = 00:09:56 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14881 ; free virtual = 44138
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:27 ; elapsed = 00:09:56 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14881 ; free virtual = 44138
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:29 ; elapsed = 00:09:58 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14881 ; free virtual = 44137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:29 ; elapsed = 00:09:58 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14881 ; free virtual = 44137
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:09:58 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14881 ; free virtual = 44138
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:09:58 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14881 ; free virtual = 44138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 87.09 seconds; current allocated memory: 104.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 104.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 104.524 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:30 ; elapsed = 00:09:59 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14881 ; free virtual = 44138
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../11[20C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/11/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_linuxtoolsbuildfeaturetest-libpython-version.c_main_test_libpython_version.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-libpython-version.c_main_test_libpython_version.c[103C
INFO: [HLS 200-10] Adding design file 'extr_linuxtoolsbuildfeaturetest-libpython-version.c_main_test_libpython_version.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-libpython-version.c_main_test_libpython_version.c[103C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd ../11[20C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_linuxtoolsbuildfeaturetest-libpython-version.c_main.c[80C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/11/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_linuxtoolsbuildfeaturetest-libpython-version.c_main_test_libpython_version.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:42 ; elapsed = 00:10:26 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:42 ; elapsed = 00:10:26 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:43 ; elapsed = 00:10:27 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:43 ; elapsed = 00:10:27 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44137
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:10:27 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:10:27 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.48 seconds; current allocated memory: 105.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 105.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 105.108 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:10:28 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44138
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_linuxtoolsbuildfeaturetest-libpython-version.c_main_test_libpython_version.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../12[20C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/12/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_mongooseexamplessimplest_web_server_sslsimplest_web_server_ssl.c_main.c[98C
INFO: [HLS 200-10] Adding design file 'extr_mongooseexamplessimplest_web_server_sslsimplest_web_server_ssl.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/12/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_mongooseexamplessimplest_web_server_sslsimplest_web_server_ssl.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:56 ; elapsed = 00:11:26 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:56 ; elapsed = 00:11:26 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:58 ; elapsed = 00:11:28 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:58 ; elapsed = 00:11:28 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:11:28 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:11:28 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14880 ; free virtual = 44137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.15 seconds; current allocated memory: 105.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 105.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 105.655 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:11:28 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../13[20C
[2Kvivado_hls> [12C[2Kvivado_hls> cd ../13[20C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_mongooseexamplessimplest_web_server_sslsimplest_web_server_ssl.c_main.c[98C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/13/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_mpvwaftoolsfragmentswasapi.c_main.c[62C
INFO: [HLS 200-10] Adding design file 'extr_mpvwaftoolsfragmentswasapi.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_mpvwaftoolsfragmentswasapi.c_main.c[62C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd ../13[20C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/13/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_mpvwaftoolsfragmentswasapi.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:11 ; elapsed = 00:11:51 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:11 ; elapsed = 00:11:51 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:12 ; elapsed = 00:11:53 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:12 ; elapsed = 00:11:53 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44137
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:11:53 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:11:53 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14879 ; free virtual = 44137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.34 seconds; current allocated memory: 106.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 106.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.155 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:11:54 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44137
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../14[20C
[2Kvivado_hls> [12C[2Kvivado_hls> cd ../14[20C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_mpvwaftoolsfragmentswasapi.c_main.c[62C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/14/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_obs-studiodepsw32-pthreadstestscleanup0.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_obs-studiodepsw32-pthreadstestscleanup0.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_obs-studiodepsw32-pthreadstestscleanup0.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/14/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_obs-studiodepsw32-pthreadstestscleanup0.c_main.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_obs-studiodepsw32-pthreadstestscleanup0.c_main.c[75C
INFO: [HLS 200-10] Adding design file 'extr_obs-studiodepsw32-pthreadstestscleanup0.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc[24C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/14/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_obs-studiodepsw32-pthreadstestscleanup0.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:26 ; elapsed = 00:13:33 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:26 ; elapsed = 00:13:33 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44136
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:28 ; elapsed = 00:13:34 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:28 ; elapsed = 00:13:34 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14878 ; free virtual = 44137
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:28 ; elapsed = 00:13:34 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44136
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:28 ; elapsed = 00:13:34 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44136
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.42 seconds; current allocated memory: 106.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 106.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.791 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:28 ; elapsed = 00:13:35 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14877 ; free virtual = 44136
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../15[20C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/15/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_obs-studiodepsw32-pthreadstestscleanup1.c_main.c[75C
INFO: [HLS 200-10] Adding design file 'extr_obs-studiodepsw32-pthreadstestscleanup1.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../f[23C
No match found.
[2Kvivado_hls> source ../f[23C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../e[23C[2Kvivado_hls> source ../e[23C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../x[23C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/15/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_obs-studiodepsw32-pthreadstestscleanup1.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:40 ; elapsed = 00:14:07 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:40 ; elapsed = 00:14:07 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14870 ; free virtual = 44130
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14870 ; free virtual = 44130
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.37 seconds; current allocated memory: 107.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 107.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 107.589 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:43 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14870 ; free virtual = 44130
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../s[19C[2Kvivado_hls> cd ../s6[20C[2Kvivado_hls> cd ../s[19C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../16[20C
[2Kvivado_hls> [12C[2Kvivado_hls> cd ../16[20C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_obs-studiodepsw32-pthreadstestscleanup1.c_main.c[75C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/16/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> oo[14C[2Kvivado_hls> oop[15C[2Kvivado_hls> oo[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> opn[15C[2Kvivado_hls> opne[16C[2Kvivado_hls> opne [17C[2Kvivado_hls> opne e[18C[2Kvivado_hls> opne ex[19C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[70C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[69C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[68C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[67C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[66C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[65C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[64C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[63C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[62C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[61C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[60C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[59C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[58C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[57C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[56C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[55C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[54C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[53C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[52C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[51C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[50C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[49C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[48C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[47C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[46C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[45C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[44C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[43C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[42C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[41C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[40C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[39C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[38C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[37C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[36C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[35C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[34C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[33C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[32C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[31C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[30C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[29C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[28C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[27C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[26C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[25C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[24C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[23C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[22C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[21C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[20C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[19C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[18C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[17C[2Kvivado_hls> opne extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[16C[2Kvivado_hls> opn extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[15C[2Kvivado_hls> op extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[14C[2Kvivado_hls> ope extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[15C[2Kvivado_hls> open extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[16C
file24
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> opene[17C[2Kvivado_hls> openex[18C[2Kvivado_hls> openex[18C[2Kvivado_hls> opene[17C[2Kvivado_hls> open[16C[2Kvivado_hls> open [17C[2Kvivado_hls> open e[18C[2Kvivado_hls> open ex[19C[2Kvivado_hls> open extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[70C
file25
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source s[20C[2K
[35mscriptsRoot 
supported_attributes 
[0m[1;32mscan 
seek 
set 
set_clock_uncertainty 
set_directive_allocation 
set_directive_array_map 
set_directive_array_partition 
set_directive_array_reshape 
set_directive_clock 
set_directive_data_pack 
set_directive_dataflow 
set_directive_dependence 
set_directive_expression_balance 
set_directive_function_instantiate 
set_directive_inline 
set_directive_interface 
set_directive_latency 
set_directive_loop_flatten 
set_directive_loop_merge 
set_directive_loop_tripcount 
set_directive_occurrence 
set_directive_pipeline 
set_directive_protocol 
set_directive_reset 
set_directive_resource 
set_directive_stable 
set_directive_stream 
set_directive_top 
set_directive_unroll 
set_param 
set_part 
set_top 
socket 
source 
split 
string 
subst 
switch 
[0m
[2Kvivado_hls> source s[20C[2Kvivado_hls> source sc[21C[2K
[35mscriptsRoot 
[0m[1;32mscan 
[0m
[2Kvivado_hls> source sc[21C[2Kvivado_hls> source sc.[22C[2Kvivado_hls> source sc.s[23C
No match found.
[2Kvivado_hls> source sc.s[23C
sc.s can't be opened.
couldn't read file "sc.s": no such file or directory
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C
ambiguous command name "s": safe_link safe_mkdir sc2ap sc_get_clocks sc_get_modules sc_get_portdomain sc_get_processes scan schedule scout_hls_bin seek send_msg_by_id set set_child set_clock_domain set_clock_uncertainty set_cycle_distance set_default_model set_directive_allocation set_directive_array_map set_directive_array_partition set_directive_array_privatize set_directive_array_reshape set_directive_array_stream set_directive_clock set_directive_data_pack set_directive_dataflow set_directive_dependence set_directive_expression_balance set_directive_function_extract set_directive_function_instantiate set_directive_inline set_directive_interface set_directive_latency set_directive_license set_directive_loop_flatten set_directive_loop_merge set_directive_loop_tripcount set_directive_loop_unroll set_directive_occurrence set_directive_pipeline set_directive_platform set_directive_power set_directive_protocol set_directive_reset set_directive_resource set_directive_stable set_directive_stream set_directive_top set_directive_unroll set_implementation set_include_path set_indent set_module_name set_msg_logfile set_name_length set_option_info set_param set_part set_platform set_power_domain set_resource_limit set_schedule set_top set_wrap_mode setup_gcc_path show_core socket source split spyglass-run spyglass_run_wrap stack_indent stack_level store_data_type_id string subst switch syn_report
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sor[15C[2Kvivado_hls> soru[16C[2Kvivado_hls> soruc[17C[2Kvivado_hls> soruce[18C[2Kvivado_hls> soruc[17C[2Kvivado_hls> soru[16C[2Kvivado_hls> sor[15C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/16/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[75C
INFO: [HLS 200-10] Adding design file 'extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[75C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/16/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:56 ; elapsed = 00:15:34 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14867 ; free virtual = 44127
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:56 ; elapsed = 00:15:34 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14867 ; free virtual = 44127
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:58 ; elapsed = 00:15:36 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14867 ; free virtual = 44127
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:58 ; elapsed = 00:15:36 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14867 ; free virtual = 44127
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:15:36 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14867 ; free virtual = 44127
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:15:36 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14867 ; free virtual = 44127
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.93 seconds; current allocated memory: 108.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 108.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 108.483 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:58 ; elapsed = 00:15:36 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14867 ; free virtual = 44127
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../1[19C[2Kvivado_hls> cd ../17[20C
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source[18C[2Kvivado_hls> sourc[17C[2Kvivado_hls> sour[16C[2Kvivado_hls> sou[15C[2Kvivado_hls> so[14C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> cd ../17[20C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[75C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> ls[14C[2Kvivado_hls> ls[14C[2Kvivado_hls> s[13C[2Kvivado_hls> source sc.s[23C[2Kvivado_hls> open extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[70C[2Kvivado_hls> ls[14C[2Kvivado_hls> open extr_obs-studiodepsw32-pthreadstestscleanup2.c_main.c[70C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/17/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files ext.c[27C
INFO: [HLS 200-10] Adding design file 'ext.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/17/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'ext.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:10 ; elapsed = 00:16:20 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14865 ; free virtual = 44126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:10 ; elapsed = 00:16:20 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14865 ; free virtual = 44126
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:12 ; elapsed = 00:16:22 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:12 ; elapsed = 00:16:22 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44125
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:16:22 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14865 ; free virtual = 44125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:16:22 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14865 ; free virtual = 44125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.17 seconds; current allocated memory: 109.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 109.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 109.185 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:13 ; elapsed = 00:16:23 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44125
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../2[19C[2Kvivado_hls> cd ../23[20C
[2Kvivado_hls> [12C[2Kvivado_hls> cd ../23[20C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files ext.c[27C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/23/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_reactossdklib3rdpartystlportbuildMakefilesutapp-ctest.c_main.c[89C
INFO: [HLS 200-10] Adding design file 'extr_reactossdklib3rdpartystlportbuildMakefilesutapp-ctest.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_reactossdklib3rdpartystlportbuildMakefilesutapp-ctest.c_main.c[89C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd ../23[20C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/23/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_reactossdklib3rdpartystlportbuildMakefilesutapp-ctest.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:25 ; elapsed = 00:17:06 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14863 ; free virtual = 44124
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:25 ; elapsed = 00:17:06 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14863 ; free virtual = 44124
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:26 ; elapsed = 00:17:08 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14863 ; free virtual = 44125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:26 ; elapsed = 00:17:08 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14863 ; free virtual = 44125
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:26 ; elapsed = 00:17:08 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14863 ; free virtual = 44125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:26 ; elapsed = 00:17:08 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.66 seconds; current allocated memory: 109.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 109.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 109.715 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:27 ; elapsed = 00:17:08 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14863 ; free virtual = 44125
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_reactossdklib3rdpartystlportbuildMakefilesutapp-ctest.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd ../[18C[2Kvivado_hls> cd ../2[19C[2Kvivado_hls> cd ../24[20C
[2Kvivado_hls> [12C[2Kvivado_hls> cd ../24[20C[2Kvivado_hls> ls[14C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_reactossdklib3rdpartystlportbuildMakefilesutapp-ctest.c_main.c[89C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/24/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_stbtestsresample_test_c.c_main.c[59C
INFO: [HLS 200-10] Adding design file 'extr_stbtestsresample_test_c.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_stbtestsresample_test_c.c_main.c[59C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd ../24[20C[2Kvivado_hls> ls[14C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/24/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_stbtestsresample_test_c.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:39 ; elapsed = 00:18:35 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:39 ; elapsed = 00:18:35 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44126
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:41 ; elapsed = 00:18:36 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44126
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] extr_stbtestsresample_test_c.c_main.c:1: Argument 'b' of function 'main' (extr_stbtestsresample_test_c.c_main.c:1) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
command 'ap_source' returned error code
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_stbtestsresample_test_c.c_main.c
proj
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_stbtestsresample_test_c.c_main.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_stbtestsresample_test_c.c_main.c[59C
INFO: [HLS 200-10] Adding design file 'extr_stbtestsresample_test_c.c_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_stbtestsresample_test_c.c_main.c[59C[2Kvivado_hls> ls[14C[2Kvivado_hls> source ../sc.sh[27C[2Kvivado_hls> add_files extr_stbtestsresample_test_c.c_main.c[59C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/24/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_stbtestsresample_test_c.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:53 ; elapsed = 00:19:20 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:53 ; elapsed = 00:19:20 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44126
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:55 ; elapsed = 00:19:21 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14864 ; free virtual = 44126
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] extr_stbtestsresample_test_c.c_main.c:1: Argument 'b' of function 'main' (extr_stbtestsresample_test_c.c_main.c:1) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
command 'ap_source' returned error code
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> ca[14C[2Kvivado_hls> cat[15C[2Kvivado_hls> cat [16C[2Kvivado_hls> cat e[17C[2Kvivado_hls> cat ex[18C[2Kvivado_hls> cat extr_stbtestsresample_test_c.c_main.c[53C
int main(int a, char **b)
{
}
[2Kvivado_hls> [12CERROR: [Common 17-156] Event "1" is too far in the past.

    while executing
"rdi::HistEvent -event $event"
    (procedure "history" line 64)
    invoked from within
"history event $i"
    (procedure "getHistory" line 5)
    invoked from within
"getHistory"
    (procedure "TclReadLine::doExit" line 15)
    invoked from within
"TclReadLine::doExit"
    ("" arm line 5)
    invoked from within
"switch -exact -- $char {
        \u0001 { ;# ^a
            set CMDLINE_CURSOR 0
        }
        \u0002 { ;# ^b
            if { $CMDLINE_CURSOR > 0..."
    (procedure "handleControls" line 10)
    invoked from within
"handleControls"
    (procedure "TclReadLine::tclline" line 105)
    invoked from within
"TclReadLine::tclline"
