{"vcs1":{"timestamp_begin":1731058463.884677915, "rt":2.84, "ut":1.59, "st":0.32}}
{"vcselab":{"timestamp_begin":1731058466.822864527, "rt":1.04, "ut":0.26, "st":0.22}}
{"link":{"timestamp_begin":1731058467.955006294, "rt":0.40, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731058463.034332047}
{"VCS_COMP_START_TIME": 1731058463.034332047}
{"VCS_COMP_END_TIME": 1731058471.400903023}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334916}}
{"stitch_vcselab": {"peak_mem": 231620}}
