|testbench


|testbench|general:DUT
clk => clk.IN3
rst => rst.IN2
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[0] <= DataAdr[0].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[1] <= DataAdr[1].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[2] <= DataAdr[2].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[3] <= DataAdr[3].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[4] <= DataAdr[4].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[5] <= DataAdr[5].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[6] <= DataAdr[6].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[7] <= DataAdr[7].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[8] <= DataAdr[8].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[9] <= DataAdr[9].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[10] <= DataAdr[10].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[11] <= DataAdr[11].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[12] <= DataAdr[12].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[13] <= DataAdr[13].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[14] <= DataAdr[14].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[15] <= DataAdr[15].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[16] <= DataAdr[16].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[17] <= DataAdr[17].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[18] <= DataAdr[18].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[19] <= DataAdr[19].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[20] <= DataAdr[20].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[21] <= DataAdr[21].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[22] <= DataAdr[22].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[23] <= DataAdr[23].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[24] <= DataAdr[24].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[25] <= DataAdr[25].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[26] <= DataAdr[26].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[27] <= DataAdr[27].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[28] <= DataAdr[28].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[29] <= DataAdr[29].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[30] <= DataAdr[30].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[31] <= DataAdr[31].DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|restador:restaROM
a[0] => Add0.IN64
a[1] => Add0.IN63
a[2] => Add0.IN62
a[3] => Add0.IN61
a[4] => Add0.IN60
a[5] => Add0.IN59
a[6] => Add0.IN58
a[7] => Add0.IN57
a[8] => Add0.IN56
a[9] => Add0.IN55
a[10] => Add0.IN54
a[11] => Add0.IN53
a[12] => Add0.IN52
a[13] => Add0.IN51
a[14] => Add0.IN50
a[15] => Add0.IN49
a[16] => Add0.IN48
a[17] => Add0.IN47
a[18] => Add0.IN46
a[19] => Add0.IN45
a[20] => Add0.IN44
a[21] => Add0.IN43
a[22] => Add0.IN42
a[23] => Add0.IN41
a[24] => Add0.IN40
a[25] => Add0.IN39
a[26] => Add0.IN38
a[27] => Add0.IN37
a[28] => Add0.IN36
a[29] => Add0.IN35
a[30] => Add0.IN34
a[31] => Add0.IN33
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
b[16] => Add0.IN16
b[17] => Add0.IN15
b[18] => Add0.IN14
b[19] => Add0.IN13
b[20] => Add0.IN12
b[21] => Add0.IN11
b[22] => Add0.IN10
b[23] => Add0.IN9
b[24] => Add0.IN8
b[25] => Add0.IN7
b[26] => Add0.IN6
b[27] => Add0.IN5
b[28] => Add0.IN4
b[29] => Add0.IN3
b[30] => Add0.IN2
b[31] => Add0.IN1
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|restador:restaRAM
a[0] => Add0.IN64
a[1] => Add0.IN63
a[2] => Add0.IN62
a[3] => Add0.IN61
a[4] => Add0.IN60
a[5] => Add0.IN59
a[6] => Add0.IN58
a[7] => Add0.IN57
a[8] => Add0.IN56
a[9] => Add0.IN55
a[10] => Add0.IN54
a[11] => Add0.IN53
a[12] => Add0.IN52
a[13] => Add0.IN51
a[14] => Add0.IN50
a[15] => Add0.IN49
a[16] => Add0.IN48
a[17] => Add0.IN47
a[18] => Add0.IN46
a[19] => Add0.IN45
a[20] => Add0.IN44
a[21] => Add0.IN43
a[22] => Add0.IN42
a[23] => Add0.IN41
a[24] => Add0.IN40
a[25] => Add0.IN39
a[26] => Add0.IN38
a[27] => Add0.IN37
a[28] => Add0.IN36
a[29] => Add0.IN35
a[30] => Add0.IN34
a[31] => Add0.IN33
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
b[16] => Add0.IN16
b[17] => Add0.IN15
b[18] => Add0.IN14
b[19] => Add0.IN13
b[20] => Add0.IN12
b[21] => Add0.IN11
b[22] => Add0.IN10
b[23] => Add0.IN9
b[24] => Add0.IN8
b[25] => Add0.IN7
b[26] => Add0.IN6
b[27] => Add0.IN5
b[28] => Add0.IN4
b[29] => Add0.IN3
b[30] => Add0.IN2
b[31] => Add0.IN1
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|MEM_INST:memInstr
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|testbench|general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_u7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_u7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_u7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_u7f1:auto_generated.address_a[4]
address_a[5] => altsyncram_u7f1:auto_generated.address_a[5]
address_a[6] => altsyncram_u7f1:auto_generated.address_a[6]
address_a[7] => altsyncram_u7f1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u7f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_u7f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_u7f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_u7f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_u7f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_u7f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_u7f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_u7f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_u7f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_u7f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_u7f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_u7f1:auto_generated.q_a[11]
q_a[12] <= altsyncram_u7f1:auto_generated.q_a[12]
q_a[13] <= altsyncram_u7f1:auto_generated.q_a[13]
q_a[14] <= altsyncram_u7f1:auto_generated.q_a[14]
q_a[15] <= altsyncram_u7f1:auto_generated.q_a[15]
q_a[16] <= altsyncram_u7f1:auto_generated.q_a[16]
q_a[17] <= altsyncram_u7f1:auto_generated.q_a[17]
q_a[18] <= altsyncram_u7f1:auto_generated.q_a[18]
q_a[19] <= altsyncram_u7f1:auto_generated.q_a[19]
q_a[20] <= altsyncram_u7f1:auto_generated.q_a[20]
q_a[21] <= altsyncram_u7f1:auto_generated.q_a[21]
q_a[22] <= altsyncram_u7f1:auto_generated.q_a[22]
q_a[23] <= altsyncram_u7f1:auto_generated.q_a[23]
q_a[24] <= altsyncram_u7f1:auto_generated.q_a[24]
q_a[25] <= altsyncram_u7f1:auto_generated.q_a[25]
q_a[26] <= altsyncram_u7f1:auto_generated.q_a[26]
q_a[27] <= altsyncram_u7f1:auto_generated.q_a[27]
q_a[28] <= altsyncram_u7f1:auto_generated.q_a[28]
q_a[29] <= altsyncram_u7f1:auto_generated.q_a[29]
q_a[30] <= altsyncram_u7f1:auto_generated.q_a[30]
q_a[31] <= altsyncram_u7f1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|general:DUT|MEM_INST:memInstr|altsyncram:altsyncram_component|altsyncram_u7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|testbench|general:DUT|chipSet:chipset
DataAddr[0] => LessThan0.IN64
DataAddr[0] => LessThan1.IN64
DataAddr[0] => LessThan2.IN64
DataAddr[0] => LessThan3.IN64
DataAddr[0] => LessThan4.IN64
DataAddr[1] => LessThan0.IN63
DataAddr[1] => LessThan1.IN63
DataAddr[1] => LessThan2.IN63
DataAddr[1] => LessThan3.IN63
DataAddr[1] => LessThan4.IN63
DataAddr[2] => LessThan0.IN62
DataAddr[2] => LessThan1.IN62
DataAddr[2] => LessThan2.IN62
DataAddr[2] => LessThan3.IN62
DataAddr[2] => LessThan4.IN62
DataAddr[3] => LessThan0.IN61
DataAddr[3] => LessThan1.IN61
DataAddr[3] => LessThan2.IN61
DataAddr[3] => LessThan3.IN61
DataAddr[3] => LessThan4.IN61
DataAddr[4] => LessThan0.IN60
DataAddr[4] => LessThan1.IN60
DataAddr[4] => LessThan2.IN60
DataAddr[4] => LessThan3.IN60
DataAddr[4] => LessThan4.IN60
DataAddr[5] => LessThan0.IN59
DataAddr[5] => LessThan1.IN59
DataAddr[5] => LessThan2.IN59
DataAddr[5] => LessThan3.IN59
DataAddr[5] => LessThan4.IN59
DataAddr[6] => LessThan0.IN58
DataAddr[6] => LessThan1.IN58
DataAddr[6] => LessThan2.IN58
DataAddr[6] => LessThan3.IN58
DataAddr[6] => LessThan4.IN58
DataAddr[7] => LessThan0.IN57
DataAddr[7] => LessThan1.IN57
DataAddr[7] => LessThan2.IN57
DataAddr[7] => LessThan3.IN57
DataAddr[7] => LessThan4.IN57
DataAddr[8] => LessThan0.IN56
DataAddr[8] => LessThan1.IN56
DataAddr[8] => LessThan2.IN56
DataAddr[8] => LessThan3.IN56
DataAddr[8] => LessThan4.IN56
DataAddr[9] => LessThan0.IN55
DataAddr[9] => LessThan1.IN55
DataAddr[9] => LessThan2.IN55
DataAddr[9] => LessThan3.IN55
DataAddr[9] => LessThan4.IN55
DataAddr[10] => LessThan0.IN54
DataAddr[10] => LessThan1.IN54
DataAddr[10] => LessThan2.IN54
DataAddr[10] => LessThan3.IN54
DataAddr[10] => LessThan4.IN54
DataAddr[11] => LessThan0.IN53
DataAddr[11] => LessThan1.IN53
DataAddr[11] => LessThan2.IN53
DataAddr[11] => LessThan3.IN53
DataAddr[11] => LessThan4.IN53
DataAddr[12] => LessThan0.IN52
DataAddr[12] => LessThan1.IN52
DataAddr[12] => LessThan2.IN52
DataAddr[12] => LessThan3.IN52
DataAddr[12] => LessThan4.IN52
DataAddr[13] => LessThan0.IN51
DataAddr[13] => LessThan1.IN51
DataAddr[13] => LessThan2.IN51
DataAddr[13] => LessThan3.IN51
DataAddr[13] => LessThan4.IN51
DataAddr[14] => LessThan0.IN50
DataAddr[14] => LessThan1.IN50
DataAddr[14] => LessThan2.IN50
DataAddr[14] => LessThan3.IN50
DataAddr[14] => LessThan4.IN50
DataAddr[15] => LessThan0.IN49
DataAddr[15] => LessThan1.IN49
DataAddr[15] => LessThan2.IN49
DataAddr[15] => LessThan3.IN49
DataAddr[15] => LessThan4.IN49
DataAddr[16] => LessThan0.IN48
DataAddr[16] => LessThan1.IN48
DataAddr[16] => LessThan2.IN48
DataAddr[16] => LessThan3.IN48
DataAddr[16] => LessThan4.IN48
DataAddr[17] => LessThan0.IN47
DataAddr[17] => LessThan1.IN47
DataAddr[17] => LessThan2.IN47
DataAddr[17] => LessThan3.IN47
DataAddr[17] => LessThan4.IN47
DataAddr[18] => LessThan0.IN46
DataAddr[18] => LessThan1.IN46
DataAddr[18] => LessThan2.IN46
DataAddr[18] => LessThan3.IN46
DataAddr[18] => LessThan4.IN46
DataAddr[19] => LessThan0.IN45
DataAddr[19] => LessThan1.IN45
DataAddr[19] => LessThan2.IN45
DataAddr[19] => LessThan3.IN45
DataAddr[19] => LessThan4.IN45
DataAddr[20] => LessThan0.IN44
DataAddr[20] => LessThan1.IN44
DataAddr[20] => LessThan2.IN44
DataAddr[20] => LessThan3.IN44
DataAddr[20] => LessThan4.IN44
DataAddr[21] => LessThan0.IN43
DataAddr[21] => LessThan1.IN43
DataAddr[21] => LessThan2.IN43
DataAddr[21] => LessThan3.IN43
DataAddr[21] => LessThan4.IN43
DataAddr[22] => LessThan0.IN42
DataAddr[22] => LessThan1.IN42
DataAddr[22] => LessThan2.IN42
DataAddr[22] => LessThan3.IN42
DataAddr[22] => LessThan4.IN42
DataAddr[23] => LessThan0.IN41
DataAddr[23] => LessThan1.IN41
DataAddr[23] => LessThan2.IN41
DataAddr[23] => LessThan3.IN41
DataAddr[23] => LessThan4.IN41
DataAddr[24] => LessThan0.IN40
DataAddr[24] => LessThan1.IN40
DataAddr[24] => LessThan2.IN40
DataAddr[24] => LessThan3.IN40
DataAddr[24] => LessThan4.IN40
DataAddr[25] => LessThan0.IN39
DataAddr[25] => LessThan1.IN39
DataAddr[25] => LessThan2.IN39
DataAddr[25] => LessThan3.IN39
DataAddr[25] => LessThan4.IN39
DataAddr[26] => LessThan0.IN38
DataAddr[26] => LessThan1.IN38
DataAddr[26] => LessThan2.IN38
DataAddr[26] => LessThan3.IN38
DataAddr[26] => LessThan4.IN38
DataAddr[27] => LessThan0.IN37
DataAddr[27] => LessThan1.IN37
DataAddr[27] => LessThan2.IN37
DataAddr[27] => LessThan3.IN37
DataAddr[27] => LessThan4.IN37
DataAddr[28] => LessThan0.IN36
DataAddr[28] => LessThan1.IN36
DataAddr[28] => LessThan2.IN36
DataAddr[28] => LessThan3.IN36
DataAddr[28] => LessThan4.IN36
DataAddr[29] => LessThan0.IN35
DataAddr[29] => LessThan1.IN35
DataAddr[29] => LessThan2.IN35
DataAddr[29] => LessThan3.IN35
DataAddr[29] => LessThan4.IN35
DataAddr[30] => LessThan0.IN34
DataAddr[30] => LessThan1.IN34
DataAddr[30] => LessThan2.IN34
DataAddr[30] => LessThan3.IN34
DataAddr[30] => LessThan4.IN34
DataAddr[31] => LessThan0.IN33
DataAddr[31] => LessThan1.IN33
DataAddr[31] => LessThan2.IN33
DataAddr[31] => LessThan3.IN33
DataAddr[31] => LessThan4.IN33
MemWrite => Decoder0.IN0
WERA <= WERA.DB_MAX_OUTPUT_PORT_TYPE
WET <= WET.DB_MAX_OUTPUT_PORT_TYPE
muxSelect[0] <= muxSelect.DB_MAX_OUTPUT_PORT_TYPE
muxSelect[1] <= muxSelect.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|rom:ROM_SMS
a[0] => ROM.RADDR
a[1] => ROM.RADDR1
a[2] => ROM.RADDR2
a[3] => ROM.RADDR3
a[4] => ROM.RADDR4
a[5] => ROM.RADDR5
a[6] => ROM.RADDR6
a[7] => ROM.RADDR7
rd[0] <= ROM.DATAOUT
rd[1] <= ROM.DATAOUT1
rd[2] <= ROM.DATAOUT2
rd[3] <= ROM.DATAOUT3
rd[4] <= ROM.DATAOUT4
rd[5] <= ROM.DATAOUT5
rd[6] <= ROM.DATAOUT6
rd[7] <= ROM.DATAOUT7


|testbench|general:DUT|MEM_DATA:RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|testbench|general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_25o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_25o1:auto_generated.data_a[0]
data_a[1] => altsyncram_25o1:auto_generated.data_a[1]
data_a[2] => altsyncram_25o1:auto_generated.data_a[2]
data_a[3] => altsyncram_25o1:auto_generated.data_a[3]
data_a[4] => altsyncram_25o1:auto_generated.data_a[4]
data_a[5] => altsyncram_25o1:auto_generated.data_a[5]
data_a[6] => altsyncram_25o1:auto_generated.data_a[6]
data_a[7] => altsyncram_25o1:auto_generated.data_a[7]
data_a[8] => altsyncram_25o1:auto_generated.data_a[8]
data_a[9] => altsyncram_25o1:auto_generated.data_a[9]
data_a[10] => altsyncram_25o1:auto_generated.data_a[10]
data_a[11] => altsyncram_25o1:auto_generated.data_a[11]
data_a[12] => altsyncram_25o1:auto_generated.data_a[12]
data_a[13] => altsyncram_25o1:auto_generated.data_a[13]
data_a[14] => altsyncram_25o1:auto_generated.data_a[14]
data_a[15] => altsyncram_25o1:auto_generated.data_a[15]
data_a[16] => altsyncram_25o1:auto_generated.data_a[16]
data_a[17] => altsyncram_25o1:auto_generated.data_a[17]
data_a[18] => altsyncram_25o1:auto_generated.data_a[18]
data_a[19] => altsyncram_25o1:auto_generated.data_a[19]
data_a[20] => altsyncram_25o1:auto_generated.data_a[20]
data_a[21] => altsyncram_25o1:auto_generated.data_a[21]
data_a[22] => altsyncram_25o1:auto_generated.data_a[22]
data_a[23] => altsyncram_25o1:auto_generated.data_a[23]
data_a[24] => altsyncram_25o1:auto_generated.data_a[24]
data_a[25] => altsyncram_25o1:auto_generated.data_a[25]
data_a[26] => altsyncram_25o1:auto_generated.data_a[26]
data_a[27] => altsyncram_25o1:auto_generated.data_a[27]
data_a[28] => altsyncram_25o1:auto_generated.data_a[28]
data_a[29] => altsyncram_25o1:auto_generated.data_a[29]
data_a[30] => altsyncram_25o1:auto_generated.data_a[30]
data_a[31] => altsyncram_25o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_25o1:auto_generated.address_a[0]
address_a[1] => altsyncram_25o1:auto_generated.address_a[1]
address_a[2] => altsyncram_25o1:auto_generated.address_a[2]
address_a[3] => altsyncram_25o1:auto_generated.address_a[3]
address_a[4] => altsyncram_25o1:auto_generated.address_a[4]
address_a[5] => altsyncram_25o1:auto_generated.address_a[5]
address_a[6] => altsyncram_25o1:auto_generated.address_a[6]
address_a[7] => altsyncram_25o1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_25o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_25o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_25o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_25o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_25o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_25o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_25o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_25o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_25o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_25o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_25o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_25o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_25o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_25o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_25o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_25o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_25o1:auto_generated.q_a[15]
q_a[16] <= altsyncram_25o1:auto_generated.q_a[16]
q_a[17] <= altsyncram_25o1:auto_generated.q_a[17]
q_a[18] <= altsyncram_25o1:auto_generated.q_a[18]
q_a[19] <= altsyncram_25o1:auto_generated.q_a[19]
q_a[20] <= altsyncram_25o1:auto_generated.q_a[20]
q_a[21] <= altsyncram_25o1:auto_generated.q_a[21]
q_a[22] <= altsyncram_25o1:auto_generated.q_a[22]
q_a[23] <= altsyncram_25o1:auto_generated.q_a[23]
q_a[24] <= altsyncram_25o1:auto_generated.q_a[24]
q_a[25] <= altsyncram_25o1:auto_generated.q_a[25]
q_a[26] <= altsyncram_25o1:auto_generated.q_a[26]
q_a[27] <= altsyncram_25o1:auto_generated.q_a[27]
q_a[28] <= altsyncram_25o1:auto_generated.q_a[28]
q_a[29] <= altsyncram_25o1:auto_generated.q_a[29]
q_a[30] <= altsyncram_25o1:auto_generated.q_a[30]
q_a[31] <= altsyncram_25o1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|testbench|general:DUT|MEM_DATA:RAM|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|testbench|general:DUT|registro:timer1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
en => q[31]~reg0.ENA
en => q[30]~reg0.ENA
en => q[29]~reg0.ENA
en => q[28]~reg0.ENA
en => q[27]~reg0.ENA
en => q[26]~reg0.ENA
en => q[25]~reg0.ENA
en => q[24]~reg0.ENA
en => q[23]~reg0.ENA
en => q[22]~reg0.ENA
en => q[21]~reg0.ENA
en => q[20]~reg0.ENA
en => q[19]~reg0.ENA
en => q[18]~reg0.ENA
en => q[17]~reg0.ENA
en => q[16]~reg0.ENA
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|mux3_1:mux3_1
selectCase[0] => Mux0.IN2
selectCase[0] => Mux1.IN2
selectCase[0] => Mux2.IN2
selectCase[0] => Mux3.IN2
selectCase[0] => Mux4.IN2
selectCase[0] => Mux5.IN2
selectCase[0] => Mux6.IN2
selectCase[0] => Mux7.IN2
selectCase[0] => Mux8.IN2
selectCase[0] => Mux9.IN2
selectCase[0] => Mux10.IN2
selectCase[0] => Mux11.IN2
selectCase[0] => Mux12.IN2
selectCase[0] => Mux13.IN2
selectCase[0] => Mux14.IN2
selectCase[0] => Mux15.IN2
selectCase[0] => Mux16.IN2
selectCase[0] => Mux17.IN2
selectCase[0] => Mux18.IN2
selectCase[0] => Mux19.IN2
selectCase[0] => Mux20.IN2
selectCase[0] => Mux21.IN2
selectCase[0] => Mux22.IN2
selectCase[0] => Mux23.IN2
selectCase[0] => Mux24.IN2
selectCase[0] => Mux25.IN2
selectCase[0] => Mux26.IN2
selectCase[0] => Mux27.IN2
selectCase[0] => Mux28.IN2
selectCase[0] => Mux29.IN2
selectCase[0] => Mux30.IN2
selectCase[0] => Mux31.IN2
selectCase[1] => Mux0.IN1
selectCase[1] => Mux1.IN1
selectCase[1] => Mux2.IN1
selectCase[1] => Mux3.IN1
selectCase[1] => Mux4.IN1
selectCase[1] => Mux5.IN1
selectCase[1] => Mux6.IN1
selectCase[1] => Mux7.IN1
selectCase[1] => Mux8.IN1
selectCase[1] => Mux9.IN1
selectCase[1] => Mux10.IN1
selectCase[1] => Mux11.IN1
selectCase[1] => Mux12.IN1
selectCase[1] => Mux13.IN1
selectCase[1] => Mux14.IN1
selectCase[1] => Mux15.IN1
selectCase[1] => Mux16.IN1
selectCase[1] => Mux17.IN1
selectCase[1] => Mux18.IN1
selectCase[1] => Mux19.IN1
selectCase[1] => Mux20.IN1
selectCase[1] => Mux21.IN1
selectCase[1] => Mux22.IN1
selectCase[1] => Mux23.IN1
selectCase[1] => Mux24.IN1
selectCase[1] => Mux25.IN1
selectCase[1] => Mux26.IN1
selectCase[1] => Mux27.IN1
selectCase[1] => Mux28.IN1
selectCase[1] => Mux29.IN1
selectCase[1] => Mux30.IN1
selectCase[1] => Mux31.IN1
value0[0] => Mux31.IN3
value0[1] => Mux30.IN3
value0[2] => Mux29.IN3
value0[3] => Mux28.IN3
value0[4] => Mux27.IN3
value0[5] => Mux26.IN3
value0[6] => Mux25.IN3
value0[7] => Mux24.IN3
value0[8] => Mux23.IN3
value0[9] => Mux22.IN3
value0[10] => Mux21.IN3
value0[11] => Mux20.IN3
value0[12] => Mux19.IN3
value0[13] => Mux18.IN3
value0[14] => Mux17.IN3
value0[15] => Mux16.IN3
value0[16] => Mux15.IN3
value0[17] => Mux14.IN3
value0[18] => Mux13.IN3
value0[19] => Mux12.IN3
value0[20] => Mux11.IN3
value0[21] => Mux10.IN3
value0[22] => Mux9.IN3
value0[23] => Mux8.IN3
value0[24] => Mux7.IN3
value0[25] => Mux6.IN3
value0[26] => Mux5.IN3
value0[27] => Mux4.IN3
value0[28] => Mux3.IN3
value0[29] => Mux2.IN3
value0[30] => Mux1.IN3
value0[31] => Mux0.IN3
value1[0] => Mux31.IN4
value1[1] => Mux30.IN4
value1[2] => Mux29.IN4
value1[3] => Mux28.IN4
value1[4] => Mux27.IN4
value1[5] => Mux26.IN4
value1[6] => Mux25.IN4
value1[7] => Mux24.IN4
value1[8] => Mux23.IN4
value1[9] => Mux22.IN4
value1[10] => Mux21.IN4
value1[11] => Mux20.IN4
value1[12] => Mux19.IN4
value1[13] => Mux18.IN4
value1[14] => Mux17.IN4
value1[15] => Mux16.IN4
value1[16] => Mux15.IN4
value1[17] => Mux14.IN4
value1[18] => Mux13.IN4
value1[19] => Mux12.IN4
value1[20] => Mux11.IN4
value1[21] => Mux10.IN4
value1[22] => Mux9.IN4
value1[23] => Mux8.IN4
value1[24] => Mux7.IN4
value1[25] => Mux6.IN4
value1[26] => Mux5.IN4
value1[27] => Mux4.IN4
value1[28] => Mux3.IN4
value1[29] => Mux2.IN4
value1[30] => Mux1.IN4
value1[31] => Mux0.IN4
value2[0] => Mux31.IN5
value2[1] => Mux30.IN5
value2[2] => Mux29.IN5
value2[3] => Mux28.IN5
value2[4] => Mux27.IN5
value2[5] => Mux26.IN5
value2[6] => Mux25.IN5
value2[7] => Mux24.IN5
value2[8] => Mux23.IN5
value2[9] => Mux22.IN5
value2[10] => Mux21.IN5
value2[11] => Mux20.IN5
value2[12] => Mux19.IN5
value2[13] => Mux18.IN5
value2[14] => Mux17.IN5
value2[15] => Mux16.IN5
value2[16] => Mux15.IN5
value2[17] => Mux14.IN5
value2[18] => Mux13.IN5
value2[19] => Mux12.IN5
value2[20] => Mux11.IN5
value2[21] => Mux10.IN5
value2[22] => Mux9.IN5
value2[23] => Mux8.IN5
value2[24] => Mux7.IN5
value2[25] => Mux6.IN5
value2[26] => Mux5.IN5
value2[27] => Mux4.IN5
value2[28] => Mux3.IN5
value2[29] => Mux2.IN5
value2[30] => Mux1.IN5
value2[31] => Mux0.IN5
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm
clk => clk.IN3
rst => rst.IN3
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] => Instr[0].IN2
Instr[1] => Instr[1].IN2
Instr[2] => Instr[2].IN2
Instr[3] => Instr[3].IN2
Instr[4] => Instr[4].IN1
Instr[5] => Instr[5].IN2
Instr[6] => Instr[6].IN2
Instr[7] => Instr[7].IN1
Instr[8] => Instr[8].IN1
Instr[9] => Instr[9].IN1
Instr[10] => Instr[10].IN1
Instr[11] => Instr[11].IN1
Instr[12] => Instr[12].IN4
Instr[13] => Instr[13].IN4
Instr[14] => Instr[14].IN4
Instr[15] => Instr[15].IN4
Instr[16] => Instr[16].IN3
Instr[17] => Instr[17].IN3
Instr[18] => Instr[18].IN3
Instr[19] => Instr[19].IN3
Instr[20] => Instr[20].IN2
Instr[21] => Instr[21].IN2
Instr[22] => Instr[22].IN2
Instr[23] => Instr[23].IN2
Instr[24] => Instr[24].IN1
Instr[25] => Instr[25].IN1
Instr[26] => Instr[26].IN1
Instr[27] => Instr[27].IN1
Instr[28] => Instr[28].IN1
Instr[29] => Instr[29].IN1
Instr[30] => Instr[30].IN1
Instr[31] => Instr[31].IN1
MemWrite <= unidadControl:unitControl.port10
ALUResult[0] <= ALUResult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1


|testbench|general:DUT|armv4:arm|unidadControl:unitControl
cllk => ~NO_FANOUT~
rst => rst.IN1
Instr[12] => Instr[12].IN1
Instr[13] => Instr[13].IN1
Instr[14] => Instr[14].IN1
Instr[15] => Instr[15].IN1
Instr[16] => ~NO_FANOUT~
Instr[17] => ~NO_FANOUT~
Instr[18] => ~NO_FANOUT~
Instr[19] => ~NO_FANOUT~
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => Instr[24].IN1
Instr[25] => Instr[25].IN1
Instr[26] => Instr[26].IN1
Instr[27] => Instr[27].IN1
Instr[28] => Instr[28].IN1
Instr[29] => Instr[29].IN1
Instr[30] => Instr[30].IN1
Instr[31] => Instr[31].IN1
sh[0] => sh[0].IN1
sh[1] => sh[1].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
RegSrc[0] <= decoALU:deco.port11
RegSrc[1] <= decoALU:deco.port11
RegWrite <= logic_Condicion:logCond.port9
ImmSrc[0] <= decoALU:deco.port10
ImmSrc[1] <= decoALU:deco.port10
ALUSrc <= decoALU:deco.port9
ALUControl[0] <= decoALU:deco.port12
ALUControl[1] <= decoALU:deco.port12
ALUControl[2] <= decoALU:deco.port12
ALUControl[3] <= decoALU:deco.port12
MemWrite <= logic_Condicion:logCond.port10
MemToReg <= decoALU:deco.port8
PCSrc <= logic_Condicion:logCond.port8


|testbench|general:DUT|armv4:arm|unidadControl:unitControl|decoALU:deco
Op[0] => generalOut.OUTPUTSELECT
Op[0] => Mux0.IN4
Op[0] => Mux1.IN4
Op[0] => generalOut.OUTPUTSELECT
Op[0] => Mux2.IN5
Op[0] => ImmSrc[0].DATAIN
Op[0] => MemToReg.DATAIN
Op[1] => Mux0.IN3
Op[1] => Mux1.IN3
Op[1] => Mux2.IN4
Op[1] => RegSrc[0].DATAIN
Op[1] => ImmSrc[1].DATAIN
Op[1] => PCS.IN1
Funct[0] => FlagW.IN1
Funct[0] => FlagW.DATAB
Funct[0] => Mux1.IN5
Funct[0] => generalOut.DATAB
Funct[0] => generalOut.DATAB
Funct[1] => Mux3.IN10
Funct[1] => Mux4.IN19
Funct[1] => Mux5.IN10
Funct[2] => Mux3.IN9
Funct[2] => Mux4.IN18
Funct[2] => Mux5.IN9
Funct[3] => Mux3.IN8
Funct[3] => Mux4.IN17
Funct[4] => Mux4.IN16
Funct[4] => Mux5.IN8
Funct[5] => Mux0.IN5
Rd[0] => Equal2.IN3
Rd[1] => Equal2.IN2
Rd[2] => Equal2.IN1
Rd[3] => Equal2.IN0
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
sh[0] => ~NO_FANOUT~
sh[1] => ~NO_FANOUT~
PCS <= PCS.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= generalOut.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= generalOut.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= <GND>


|testbench|general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond
clk => clk.IN2
rst => rst.IN2
Cond[0] => Cond[0].IN1
Cond[1] => Cond[1].IN1
Cond[2] => Cond[2].IN1
Cond[3] => Cond[3].IN1
ALU_Flags[0] => ALU_Flags[0].IN1
ALU_Flags[1] => ALU_Flags[1].IN1
ALU_Flags[2] => ALU_Flags[2].IN1
ALU_Flags[3] => ALU_Flags[3].IN1
FlagW[0] => FlagWrite.IN1
FlagW[1] => FlagWrite.IN1
PCS => PCSrc.IN1
RegW => RegWrite.IN1
MemW => MemWrite.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|registro:reg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|registro:reg0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|unidadControl:unitControl|logic_Condicion:logCond|condcheck:cc
Flags[0] => ge.IN0
Flags[0] => Mux0.IN18
Flags[0] => Mux0.IN5
Flags[1] => CondEx.IN0
Flags[1] => Mux0.IN17
Flags[1] => Mux0.IN3
Flags[2] => Mux0.IN16
Flags[2] => CondEx.IN1
Flags[2] => CondEx.IN1
Flags[2] => Mux0.IN8
Flags[3] => ge.IN1
Flags[3] => Mux0.IN15
Flags[3] => Mux0.IN4
Cond[0] => Mux0.IN14
Cond[1] => Mux0.IN13
Cond[2] => Mux0.IN12
Cond[3] => Mux0.IN11
CondEx <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|mux_:pcMux
selectCase => Decoder0.IN0
value0[0] => out.DATAA
value0[1] => out.DATAA
value0[2] => out.DATAA
value0[3] => out.DATAA
value0[4] => out.DATAA
value0[5] => out.DATAA
value0[6] => out.DATAA
value0[7] => out.DATAA
value0[8] => out.DATAA
value0[9] => out.DATAA
value0[10] => out.DATAA
value0[11] => out.DATAA
value0[12] => out.DATAA
value0[13] => out.DATAA
value0[14] => out.DATAA
value0[15] => out.DATAA
value0[16] => out.DATAA
value0[17] => out.DATAA
value0[18] => out.DATAA
value0[19] => out.DATAA
value0[20] => out.DATAA
value0[21] => out.DATAA
value0[22] => out.DATAA
value0[23] => out.DATAA
value0[24] => out.DATAA
value0[25] => out.DATAA
value0[26] => out.DATAA
value0[27] => out.DATAA
value0[28] => out.DATAA
value0[29] => out.DATAA
value0[30] => out.DATAA
value0[31] => out.DATAA
value1[0] => out.DATAB
value1[1] => out.DATAB
value1[2] => out.DATAB
value1[3] => out.DATAB
value1[4] => out.DATAB
value1[5] => out.DATAB
value1[6] => out.DATAB
value1[7] => out.DATAB
value1[8] => out.DATAB
value1[9] => out.DATAB
value1[10] => out.DATAB
value1[11] => out.DATAB
value1[12] => out.DATAB
value1[13] => out.DATAB
value1[14] => out.DATAB
value1[15] => out.DATAB
value1[16] => out.DATAB
value1[17] => out.DATAB
value1[18] => out.DATAB
value1[19] => out.DATAB
value1[20] => out.DATAB
value1[21] => out.DATAB
value1[22] => out.DATAB
value1[23] => out.DATAB
value1[24] => out.DATAB
value1[25] => out.DATAB
value1[26] => out.DATAB
value1[27] => out.DATAB
value1[28] => out.DATAB
value1[29] => out.DATAB
value1[30] => out.DATAB
value1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|programCounter:program_Counter
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|sumador:AdderPlus4
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
C[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|sumador:AdderPlus8
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
C[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|mux_:MemRegMux1
selectCase => Decoder0.IN0
value0[0] => out.DATAA
value0[1] => out.DATAA
value0[2] => out.DATAA
value0[3] => out.DATAA
value1[0] => out.DATAB
value1[1] => out.DATAB
value1[2] => out.DATAB
value1[3] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|mux_:MemRegMux2
selectCase => Decoder0.IN0
value0[0] => out.DATAA
value0[1] => out.DATAA
value0[2] => out.DATAA
value0[3] => out.DATAA
value1[0] => out.DATAB
value1[1] => out.DATAB
value1[2] => out.DATAB
value1[3] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|bancoRegistros:regFile
clk => regFile[0][0].CLK
clk => regFile[0][1].CLK
clk => regFile[0][2].CLK
clk => regFile[0][3].CLK
clk => regFile[0][4].CLK
clk => regFile[0][5].CLK
clk => regFile[0][6].CLK
clk => regFile[0][7].CLK
clk => regFile[0][8].CLK
clk => regFile[0][9].CLK
clk => regFile[0][10].CLK
clk => regFile[0][11].CLK
clk => regFile[0][12].CLK
clk => regFile[0][13].CLK
clk => regFile[0][14].CLK
clk => regFile[0][15].CLK
clk => regFile[0][16].CLK
clk => regFile[0][17].CLK
clk => regFile[0][18].CLK
clk => regFile[0][19].CLK
clk => regFile[0][20].CLK
clk => regFile[0][21].CLK
clk => regFile[0][22].CLK
clk => regFile[0][23].CLK
clk => regFile[0][24].CLK
clk => regFile[0][25].CLK
clk => regFile[0][26].CLK
clk => regFile[0][27].CLK
clk => regFile[0][28].CLK
clk => regFile[0][29].CLK
clk => regFile[0][30].CLK
clk => regFile[0][31].CLK
clk => regFile[1][0].CLK
clk => regFile[1][1].CLK
clk => regFile[1][2].CLK
clk => regFile[1][3].CLK
clk => regFile[1][4].CLK
clk => regFile[1][5].CLK
clk => regFile[1][6].CLK
clk => regFile[1][7].CLK
clk => regFile[1][8].CLK
clk => regFile[1][9].CLK
clk => regFile[1][10].CLK
clk => regFile[1][11].CLK
clk => regFile[1][12].CLK
clk => regFile[1][13].CLK
clk => regFile[1][14].CLK
clk => regFile[1][15].CLK
clk => regFile[1][16].CLK
clk => regFile[1][17].CLK
clk => regFile[1][18].CLK
clk => regFile[1][19].CLK
clk => regFile[1][20].CLK
clk => regFile[1][21].CLK
clk => regFile[1][22].CLK
clk => regFile[1][23].CLK
clk => regFile[1][24].CLK
clk => regFile[1][25].CLK
clk => regFile[1][26].CLK
clk => regFile[1][27].CLK
clk => regFile[1][28].CLK
clk => regFile[1][29].CLK
clk => regFile[1][30].CLK
clk => regFile[1][31].CLK
clk => regFile[2][0].CLK
clk => regFile[2][1].CLK
clk => regFile[2][2].CLK
clk => regFile[2][3].CLK
clk => regFile[2][4].CLK
clk => regFile[2][5].CLK
clk => regFile[2][6].CLK
clk => regFile[2][7].CLK
clk => regFile[2][8].CLK
clk => regFile[2][9].CLK
clk => regFile[2][10].CLK
clk => regFile[2][11].CLK
clk => regFile[2][12].CLK
clk => regFile[2][13].CLK
clk => regFile[2][14].CLK
clk => regFile[2][15].CLK
clk => regFile[2][16].CLK
clk => regFile[2][17].CLK
clk => regFile[2][18].CLK
clk => regFile[2][19].CLK
clk => regFile[2][20].CLK
clk => regFile[2][21].CLK
clk => regFile[2][22].CLK
clk => regFile[2][23].CLK
clk => regFile[2][24].CLK
clk => regFile[2][25].CLK
clk => regFile[2][26].CLK
clk => regFile[2][27].CLK
clk => regFile[2][28].CLK
clk => regFile[2][29].CLK
clk => regFile[2][30].CLK
clk => regFile[2][31].CLK
clk => regFile[3][0].CLK
clk => regFile[3][1].CLK
clk => regFile[3][2].CLK
clk => regFile[3][3].CLK
clk => regFile[3][4].CLK
clk => regFile[3][5].CLK
clk => regFile[3][6].CLK
clk => regFile[3][7].CLK
clk => regFile[3][8].CLK
clk => regFile[3][9].CLK
clk => regFile[3][10].CLK
clk => regFile[3][11].CLK
clk => regFile[3][12].CLK
clk => regFile[3][13].CLK
clk => regFile[3][14].CLK
clk => regFile[3][15].CLK
clk => regFile[3][16].CLK
clk => regFile[3][17].CLK
clk => regFile[3][18].CLK
clk => regFile[3][19].CLK
clk => regFile[3][20].CLK
clk => regFile[3][21].CLK
clk => regFile[3][22].CLK
clk => regFile[3][23].CLK
clk => regFile[3][24].CLK
clk => regFile[3][25].CLK
clk => regFile[3][26].CLK
clk => regFile[3][27].CLK
clk => regFile[3][28].CLK
clk => regFile[3][29].CLK
clk => regFile[3][30].CLK
clk => regFile[3][31].CLK
clk => regFile[4][0].CLK
clk => regFile[4][1].CLK
clk => regFile[4][2].CLK
clk => regFile[4][3].CLK
clk => regFile[4][4].CLK
clk => regFile[4][5].CLK
clk => regFile[4][6].CLK
clk => regFile[4][7].CLK
clk => regFile[4][8].CLK
clk => regFile[4][9].CLK
clk => regFile[4][10].CLK
clk => regFile[4][11].CLK
clk => regFile[4][12].CLK
clk => regFile[4][13].CLK
clk => regFile[4][14].CLK
clk => regFile[4][15].CLK
clk => regFile[4][16].CLK
clk => regFile[4][17].CLK
clk => regFile[4][18].CLK
clk => regFile[4][19].CLK
clk => regFile[4][20].CLK
clk => regFile[4][21].CLK
clk => regFile[4][22].CLK
clk => regFile[4][23].CLK
clk => regFile[4][24].CLK
clk => regFile[4][25].CLK
clk => regFile[4][26].CLK
clk => regFile[4][27].CLK
clk => regFile[4][28].CLK
clk => regFile[4][29].CLK
clk => regFile[4][30].CLK
clk => regFile[4][31].CLK
clk => regFile[5][0].CLK
clk => regFile[5][1].CLK
clk => regFile[5][2].CLK
clk => regFile[5][3].CLK
clk => regFile[5][4].CLK
clk => regFile[5][5].CLK
clk => regFile[5][6].CLK
clk => regFile[5][7].CLK
clk => regFile[5][8].CLK
clk => regFile[5][9].CLK
clk => regFile[5][10].CLK
clk => regFile[5][11].CLK
clk => regFile[5][12].CLK
clk => regFile[5][13].CLK
clk => regFile[5][14].CLK
clk => regFile[5][15].CLK
clk => regFile[5][16].CLK
clk => regFile[5][17].CLK
clk => regFile[5][18].CLK
clk => regFile[5][19].CLK
clk => regFile[5][20].CLK
clk => regFile[5][21].CLK
clk => regFile[5][22].CLK
clk => regFile[5][23].CLK
clk => regFile[5][24].CLK
clk => regFile[5][25].CLK
clk => regFile[5][26].CLK
clk => regFile[5][27].CLK
clk => regFile[5][28].CLK
clk => regFile[5][29].CLK
clk => regFile[5][30].CLK
clk => regFile[5][31].CLK
clk => regFile[6][0].CLK
clk => regFile[6][1].CLK
clk => regFile[6][2].CLK
clk => regFile[6][3].CLK
clk => regFile[6][4].CLK
clk => regFile[6][5].CLK
clk => regFile[6][6].CLK
clk => regFile[6][7].CLK
clk => regFile[6][8].CLK
clk => regFile[6][9].CLK
clk => regFile[6][10].CLK
clk => regFile[6][11].CLK
clk => regFile[6][12].CLK
clk => regFile[6][13].CLK
clk => regFile[6][14].CLK
clk => regFile[6][15].CLK
clk => regFile[6][16].CLK
clk => regFile[6][17].CLK
clk => regFile[6][18].CLK
clk => regFile[6][19].CLK
clk => regFile[6][20].CLK
clk => regFile[6][21].CLK
clk => regFile[6][22].CLK
clk => regFile[6][23].CLK
clk => regFile[6][24].CLK
clk => regFile[6][25].CLK
clk => regFile[6][26].CLK
clk => regFile[6][27].CLK
clk => regFile[6][28].CLK
clk => regFile[6][29].CLK
clk => regFile[6][30].CLK
clk => regFile[6][31].CLK
clk => regFile[7][0].CLK
clk => regFile[7][1].CLK
clk => regFile[7][2].CLK
clk => regFile[7][3].CLK
clk => regFile[7][4].CLK
clk => regFile[7][5].CLK
clk => regFile[7][6].CLK
clk => regFile[7][7].CLK
clk => regFile[7][8].CLK
clk => regFile[7][9].CLK
clk => regFile[7][10].CLK
clk => regFile[7][11].CLK
clk => regFile[7][12].CLK
clk => regFile[7][13].CLK
clk => regFile[7][14].CLK
clk => regFile[7][15].CLK
clk => regFile[7][16].CLK
clk => regFile[7][17].CLK
clk => regFile[7][18].CLK
clk => regFile[7][19].CLK
clk => regFile[7][20].CLK
clk => regFile[7][21].CLK
clk => regFile[7][22].CLK
clk => regFile[7][23].CLK
clk => regFile[7][24].CLK
clk => regFile[7][25].CLK
clk => regFile[7][26].CLK
clk => regFile[7][27].CLK
clk => regFile[7][28].CLK
clk => regFile[7][29].CLK
clk => regFile[7][30].CLK
clk => regFile[7][31].CLK
clk => regFile[8][0].CLK
clk => regFile[8][1].CLK
clk => regFile[8][2].CLK
clk => regFile[8][3].CLK
clk => regFile[8][4].CLK
clk => regFile[8][5].CLK
clk => regFile[8][6].CLK
clk => regFile[8][7].CLK
clk => regFile[8][8].CLK
clk => regFile[8][9].CLK
clk => regFile[8][10].CLK
clk => regFile[8][11].CLK
clk => regFile[8][12].CLK
clk => regFile[8][13].CLK
clk => regFile[8][14].CLK
clk => regFile[8][15].CLK
clk => regFile[8][16].CLK
clk => regFile[8][17].CLK
clk => regFile[8][18].CLK
clk => regFile[8][19].CLK
clk => regFile[8][20].CLK
clk => regFile[8][21].CLK
clk => regFile[8][22].CLK
clk => regFile[8][23].CLK
clk => regFile[8][24].CLK
clk => regFile[8][25].CLK
clk => regFile[8][26].CLK
clk => regFile[8][27].CLK
clk => regFile[8][28].CLK
clk => regFile[8][29].CLK
clk => regFile[8][30].CLK
clk => regFile[8][31].CLK
clk => regFile[9][0].CLK
clk => regFile[9][1].CLK
clk => regFile[9][2].CLK
clk => regFile[9][3].CLK
clk => regFile[9][4].CLK
clk => regFile[9][5].CLK
clk => regFile[9][6].CLK
clk => regFile[9][7].CLK
clk => regFile[9][8].CLK
clk => regFile[9][9].CLK
clk => regFile[9][10].CLK
clk => regFile[9][11].CLK
clk => regFile[9][12].CLK
clk => regFile[9][13].CLK
clk => regFile[9][14].CLK
clk => regFile[9][15].CLK
clk => regFile[9][16].CLK
clk => regFile[9][17].CLK
clk => regFile[9][18].CLK
clk => regFile[9][19].CLK
clk => regFile[9][20].CLK
clk => regFile[9][21].CLK
clk => regFile[9][22].CLK
clk => regFile[9][23].CLK
clk => regFile[9][24].CLK
clk => regFile[9][25].CLK
clk => regFile[9][26].CLK
clk => regFile[9][27].CLK
clk => regFile[9][28].CLK
clk => regFile[9][29].CLK
clk => regFile[9][30].CLK
clk => regFile[9][31].CLK
clk => regFile[10][0].CLK
clk => regFile[10][1].CLK
clk => regFile[10][2].CLK
clk => regFile[10][3].CLK
clk => regFile[10][4].CLK
clk => regFile[10][5].CLK
clk => regFile[10][6].CLK
clk => regFile[10][7].CLK
clk => regFile[10][8].CLK
clk => regFile[10][9].CLK
clk => regFile[10][10].CLK
clk => regFile[10][11].CLK
clk => regFile[10][12].CLK
clk => regFile[10][13].CLK
clk => regFile[10][14].CLK
clk => regFile[10][15].CLK
clk => regFile[10][16].CLK
clk => regFile[10][17].CLK
clk => regFile[10][18].CLK
clk => regFile[10][19].CLK
clk => regFile[10][20].CLK
clk => regFile[10][21].CLK
clk => regFile[10][22].CLK
clk => regFile[10][23].CLK
clk => regFile[10][24].CLK
clk => regFile[10][25].CLK
clk => regFile[10][26].CLK
clk => regFile[10][27].CLK
clk => regFile[10][28].CLK
clk => regFile[10][29].CLK
clk => regFile[10][30].CLK
clk => regFile[10][31].CLK
clk => regFile[11][0].CLK
clk => regFile[11][1].CLK
clk => regFile[11][2].CLK
clk => regFile[11][3].CLK
clk => regFile[11][4].CLK
clk => regFile[11][5].CLK
clk => regFile[11][6].CLK
clk => regFile[11][7].CLK
clk => regFile[11][8].CLK
clk => regFile[11][9].CLK
clk => regFile[11][10].CLK
clk => regFile[11][11].CLK
clk => regFile[11][12].CLK
clk => regFile[11][13].CLK
clk => regFile[11][14].CLK
clk => regFile[11][15].CLK
clk => regFile[11][16].CLK
clk => regFile[11][17].CLK
clk => regFile[11][18].CLK
clk => regFile[11][19].CLK
clk => regFile[11][20].CLK
clk => regFile[11][21].CLK
clk => regFile[11][22].CLK
clk => regFile[11][23].CLK
clk => regFile[11][24].CLK
clk => regFile[11][25].CLK
clk => regFile[11][26].CLK
clk => regFile[11][27].CLK
clk => regFile[11][28].CLK
clk => regFile[11][29].CLK
clk => regFile[11][30].CLK
clk => regFile[11][31].CLK
clk => regFile[12][0].CLK
clk => regFile[12][1].CLK
clk => regFile[12][2].CLK
clk => regFile[12][3].CLK
clk => regFile[12][4].CLK
clk => regFile[12][5].CLK
clk => regFile[12][6].CLK
clk => regFile[12][7].CLK
clk => regFile[12][8].CLK
clk => regFile[12][9].CLK
clk => regFile[12][10].CLK
clk => regFile[12][11].CLK
clk => regFile[12][12].CLK
clk => regFile[12][13].CLK
clk => regFile[12][14].CLK
clk => regFile[12][15].CLK
clk => regFile[12][16].CLK
clk => regFile[12][17].CLK
clk => regFile[12][18].CLK
clk => regFile[12][19].CLK
clk => regFile[12][20].CLK
clk => regFile[12][21].CLK
clk => regFile[12][22].CLK
clk => regFile[12][23].CLK
clk => regFile[12][24].CLK
clk => regFile[12][25].CLK
clk => regFile[12][26].CLK
clk => regFile[12][27].CLK
clk => regFile[12][28].CLK
clk => regFile[12][29].CLK
clk => regFile[12][30].CLK
clk => regFile[12][31].CLK
clk => regFile[13][0].CLK
clk => regFile[13][1].CLK
clk => regFile[13][2].CLK
clk => regFile[13][3].CLK
clk => regFile[13][4].CLK
clk => regFile[13][5].CLK
clk => regFile[13][6].CLK
clk => regFile[13][7].CLK
clk => regFile[13][8].CLK
clk => regFile[13][9].CLK
clk => regFile[13][10].CLK
clk => regFile[13][11].CLK
clk => regFile[13][12].CLK
clk => regFile[13][13].CLK
clk => regFile[13][14].CLK
clk => regFile[13][15].CLK
clk => regFile[13][16].CLK
clk => regFile[13][17].CLK
clk => regFile[13][18].CLK
clk => regFile[13][19].CLK
clk => regFile[13][20].CLK
clk => regFile[13][21].CLK
clk => regFile[13][22].CLK
clk => regFile[13][23].CLK
clk => regFile[13][24].CLK
clk => regFile[13][25].CLK
clk => regFile[13][26].CLK
clk => regFile[13][27].CLK
clk => regFile[13][28].CLK
clk => regFile[13][29].CLK
clk => regFile[13][30].CLK
clk => regFile[13][31].CLK
clk => regFile[14][0].CLK
clk => regFile[14][1].CLK
clk => regFile[14][2].CLK
clk => regFile[14][3].CLK
clk => regFile[14][4].CLK
clk => regFile[14][5].CLK
clk => regFile[14][6].CLK
clk => regFile[14][7].CLK
clk => regFile[14][8].CLK
clk => regFile[14][9].CLK
clk => regFile[14][10].CLK
clk => regFile[14][11].CLK
clk => regFile[14][12].CLK
clk => regFile[14][13].CLK
clk => regFile[14][14].CLK
clk => regFile[14][15].CLK
clk => regFile[14][16].CLK
clk => regFile[14][17].CLK
clk => regFile[14][18].CLK
clk => regFile[14][19].CLK
clk => regFile[14][20].CLK
clk => regFile[14][21].CLK
clk => regFile[14][22].CLK
clk => regFile[14][23].CLK
clk => regFile[14][24].CLK
clk => regFile[14][25].CLK
clk => regFile[14][26].CLK
clk => regFile[14][27].CLK
clk => regFile[14][28].CLK
clk => regFile[14][29].CLK
clk => regFile[14][30].CLK
clk => regFile[14][31].CLK
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
rst => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
WE3 => regFile.OUTPUTSELECT
A1[0] => Mux0.IN4
A1[0] => Mux1.IN4
A1[0] => Mux2.IN4
A1[0] => Mux3.IN4
A1[0] => Mux4.IN4
A1[0] => Mux5.IN4
A1[0] => Mux6.IN4
A1[0] => Mux7.IN4
A1[0] => Mux8.IN4
A1[0] => Mux9.IN4
A1[0] => Mux10.IN4
A1[0] => Mux11.IN4
A1[0] => Mux12.IN4
A1[0] => Mux13.IN4
A1[0] => Mux14.IN4
A1[0] => Mux15.IN4
A1[0] => Mux16.IN4
A1[0] => Mux17.IN4
A1[0] => Mux18.IN4
A1[0] => Mux19.IN4
A1[0] => Mux20.IN4
A1[0] => Mux21.IN4
A1[0] => Mux22.IN4
A1[0] => Mux23.IN4
A1[0] => Mux24.IN4
A1[0] => Mux25.IN4
A1[0] => Mux26.IN4
A1[0] => Mux27.IN4
A1[0] => Mux28.IN4
A1[0] => Mux29.IN4
A1[0] => Mux30.IN4
A1[0] => Mux31.IN4
A1[0] => Equal0.IN3
A1[1] => Mux0.IN3
A1[1] => Mux1.IN3
A1[1] => Mux2.IN3
A1[1] => Mux3.IN3
A1[1] => Mux4.IN3
A1[1] => Mux5.IN3
A1[1] => Mux6.IN3
A1[1] => Mux7.IN3
A1[1] => Mux8.IN3
A1[1] => Mux9.IN3
A1[1] => Mux10.IN3
A1[1] => Mux11.IN3
A1[1] => Mux12.IN3
A1[1] => Mux13.IN3
A1[1] => Mux14.IN3
A1[1] => Mux15.IN3
A1[1] => Mux16.IN3
A1[1] => Mux17.IN3
A1[1] => Mux18.IN3
A1[1] => Mux19.IN3
A1[1] => Mux20.IN3
A1[1] => Mux21.IN3
A1[1] => Mux22.IN3
A1[1] => Mux23.IN3
A1[1] => Mux24.IN3
A1[1] => Mux25.IN3
A1[1] => Mux26.IN3
A1[1] => Mux27.IN3
A1[1] => Mux28.IN3
A1[1] => Mux29.IN3
A1[1] => Mux30.IN3
A1[1] => Mux31.IN3
A1[1] => Equal0.IN2
A1[2] => Mux0.IN2
A1[2] => Mux1.IN2
A1[2] => Mux2.IN2
A1[2] => Mux3.IN2
A1[2] => Mux4.IN2
A1[2] => Mux5.IN2
A1[2] => Mux6.IN2
A1[2] => Mux7.IN2
A1[2] => Mux8.IN2
A1[2] => Mux9.IN2
A1[2] => Mux10.IN2
A1[2] => Mux11.IN2
A1[2] => Mux12.IN2
A1[2] => Mux13.IN2
A1[2] => Mux14.IN2
A1[2] => Mux15.IN2
A1[2] => Mux16.IN2
A1[2] => Mux17.IN2
A1[2] => Mux18.IN2
A1[2] => Mux19.IN2
A1[2] => Mux20.IN2
A1[2] => Mux21.IN2
A1[2] => Mux22.IN2
A1[2] => Mux23.IN2
A1[2] => Mux24.IN2
A1[2] => Mux25.IN2
A1[2] => Mux26.IN2
A1[2] => Mux27.IN2
A1[2] => Mux28.IN2
A1[2] => Mux29.IN2
A1[2] => Mux30.IN2
A1[2] => Mux31.IN2
A1[2] => Equal0.IN1
A1[3] => Mux0.IN1
A1[3] => Mux1.IN1
A1[3] => Mux2.IN1
A1[3] => Mux3.IN1
A1[3] => Mux4.IN1
A1[3] => Mux5.IN1
A1[3] => Mux6.IN1
A1[3] => Mux7.IN1
A1[3] => Mux8.IN1
A1[3] => Mux9.IN1
A1[3] => Mux10.IN1
A1[3] => Mux11.IN1
A1[3] => Mux12.IN1
A1[3] => Mux13.IN1
A1[3] => Mux14.IN1
A1[3] => Mux15.IN1
A1[3] => Mux16.IN1
A1[3] => Mux17.IN1
A1[3] => Mux18.IN1
A1[3] => Mux19.IN1
A1[3] => Mux20.IN1
A1[3] => Mux21.IN1
A1[3] => Mux22.IN1
A1[3] => Mux23.IN1
A1[3] => Mux24.IN1
A1[3] => Mux25.IN1
A1[3] => Mux26.IN1
A1[3] => Mux27.IN1
A1[3] => Mux28.IN1
A1[3] => Mux29.IN1
A1[3] => Mux30.IN1
A1[3] => Mux31.IN1
A1[3] => Equal0.IN0
A2[0] => Mux32.IN4
A2[0] => Mux33.IN4
A2[0] => Mux34.IN4
A2[0] => Mux35.IN4
A2[0] => Mux36.IN4
A2[0] => Mux37.IN4
A2[0] => Mux38.IN4
A2[0] => Mux39.IN4
A2[0] => Mux40.IN4
A2[0] => Mux41.IN4
A2[0] => Mux42.IN4
A2[0] => Mux43.IN4
A2[0] => Mux44.IN4
A2[0] => Mux45.IN4
A2[0] => Mux46.IN4
A2[0] => Mux47.IN4
A2[0] => Mux48.IN4
A2[0] => Mux49.IN4
A2[0] => Mux50.IN4
A2[0] => Mux51.IN4
A2[0] => Mux52.IN4
A2[0] => Mux53.IN4
A2[0] => Mux54.IN4
A2[0] => Mux55.IN4
A2[0] => Mux56.IN4
A2[0] => Mux57.IN4
A2[0] => Mux58.IN4
A2[0] => Mux59.IN4
A2[0] => Mux60.IN4
A2[0] => Mux61.IN4
A2[0] => Mux62.IN4
A2[0] => Mux63.IN4
A2[0] => Equal1.IN3
A2[1] => Mux32.IN3
A2[1] => Mux33.IN3
A2[1] => Mux34.IN3
A2[1] => Mux35.IN3
A2[1] => Mux36.IN3
A2[1] => Mux37.IN3
A2[1] => Mux38.IN3
A2[1] => Mux39.IN3
A2[1] => Mux40.IN3
A2[1] => Mux41.IN3
A2[1] => Mux42.IN3
A2[1] => Mux43.IN3
A2[1] => Mux44.IN3
A2[1] => Mux45.IN3
A2[1] => Mux46.IN3
A2[1] => Mux47.IN3
A2[1] => Mux48.IN3
A2[1] => Mux49.IN3
A2[1] => Mux50.IN3
A2[1] => Mux51.IN3
A2[1] => Mux52.IN3
A2[1] => Mux53.IN3
A2[1] => Mux54.IN3
A2[1] => Mux55.IN3
A2[1] => Mux56.IN3
A2[1] => Mux57.IN3
A2[1] => Mux58.IN3
A2[1] => Mux59.IN3
A2[1] => Mux60.IN3
A2[1] => Mux61.IN3
A2[1] => Mux62.IN3
A2[1] => Mux63.IN3
A2[1] => Equal1.IN2
A2[2] => Mux32.IN2
A2[2] => Mux33.IN2
A2[2] => Mux34.IN2
A2[2] => Mux35.IN2
A2[2] => Mux36.IN2
A2[2] => Mux37.IN2
A2[2] => Mux38.IN2
A2[2] => Mux39.IN2
A2[2] => Mux40.IN2
A2[2] => Mux41.IN2
A2[2] => Mux42.IN2
A2[2] => Mux43.IN2
A2[2] => Mux44.IN2
A2[2] => Mux45.IN2
A2[2] => Mux46.IN2
A2[2] => Mux47.IN2
A2[2] => Mux48.IN2
A2[2] => Mux49.IN2
A2[2] => Mux50.IN2
A2[2] => Mux51.IN2
A2[2] => Mux52.IN2
A2[2] => Mux53.IN2
A2[2] => Mux54.IN2
A2[2] => Mux55.IN2
A2[2] => Mux56.IN2
A2[2] => Mux57.IN2
A2[2] => Mux58.IN2
A2[2] => Mux59.IN2
A2[2] => Mux60.IN2
A2[2] => Mux61.IN2
A2[2] => Mux62.IN2
A2[2] => Mux63.IN2
A2[2] => Equal1.IN1
A2[3] => Mux32.IN1
A2[3] => Mux33.IN1
A2[3] => Mux34.IN1
A2[3] => Mux35.IN1
A2[3] => Mux36.IN1
A2[3] => Mux37.IN1
A2[3] => Mux38.IN1
A2[3] => Mux39.IN1
A2[3] => Mux40.IN1
A2[3] => Mux41.IN1
A2[3] => Mux42.IN1
A2[3] => Mux43.IN1
A2[3] => Mux44.IN1
A2[3] => Mux45.IN1
A2[3] => Mux46.IN1
A2[3] => Mux47.IN1
A2[3] => Mux48.IN1
A2[3] => Mux49.IN1
A2[3] => Mux50.IN1
A2[3] => Mux51.IN1
A2[3] => Mux52.IN1
A2[3] => Mux53.IN1
A2[3] => Mux54.IN1
A2[3] => Mux55.IN1
A2[3] => Mux56.IN1
A2[3] => Mux57.IN1
A2[3] => Mux58.IN1
A2[3] => Mux59.IN1
A2[3] => Mux60.IN1
A2[3] => Mux61.IN1
A2[3] => Mux62.IN1
A2[3] => Mux63.IN1
A2[3] => Equal1.IN0
A3[0] => Decoder0.IN3
A3[1] => Decoder0.IN2
A3[2] => Decoder0.IN1
A3[3] => Decoder0.IN0
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[0] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[1] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[2] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[3] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[4] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[5] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[6] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[7] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[8] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[9] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[10] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[11] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[12] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[13] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[14] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[15] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[16] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[17] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[18] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[19] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[20] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[21] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[22] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[23] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[24] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[25] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[26] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[27] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[28] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[29] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[30] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
WD3[31] => regFile.DATAB
R15[0] => RD1.DATAB
R15[0] => RD2.DATAB
R15[1] => RD1.DATAB
R15[1] => RD2.DATAB
R15[2] => RD1.DATAB
R15[2] => RD2.DATAB
R15[3] => RD1.DATAB
R15[3] => RD2.DATAB
R15[4] => RD1.DATAB
R15[4] => RD2.DATAB
R15[5] => RD1.DATAB
R15[5] => RD2.DATAB
R15[6] => RD1.DATAB
R15[6] => RD2.DATAB
R15[7] => RD1.DATAB
R15[7] => RD2.DATAB
R15[8] => RD1.DATAB
R15[8] => RD2.DATAB
R15[9] => RD1.DATAB
R15[9] => RD2.DATAB
R15[10] => RD1.DATAB
R15[10] => RD2.DATAB
R15[11] => RD1.DATAB
R15[11] => RD2.DATAB
R15[12] => RD1.DATAB
R15[12] => RD2.DATAB
R15[13] => RD1.DATAB
R15[13] => RD2.DATAB
R15[14] => RD1.DATAB
R15[14] => RD2.DATAB
R15[15] => RD1.DATAB
R15[15] => RD2.DATAB
R15[16] => RD1.DATAB
R15[16] => RD2.DATAB
R15[17] => RD1.DATAB
R15[17] => RD2.DATAB
R15[18] => RD1.DATAB
R15[18] => RD2.DATAB
R15[19] => RD1.DATAB
R15[19] => RD2.DATAB
R15[20] => RD1.DATAB
R15[20] => RD2.DATAB
R15[21] => RD1.DATAB
R15[21] => RD2.DATAB
R15[22] => RD1.DATAB
R15[22] => RD2.DATAB
R15[23] => RD1.DATAB
R15[23] => RD2.DATAB
R15[24] => RD1.DATAB
R15[24] => RD2.DATAB
R15[25] => RD1.DATAB
R15[25] => RD2.DATAB
R15[26] => RD1.DATAB
R15[26] => RD2.DATAB
R15[27] => RD1.DATAB
R15[27] => RD2.DATAB
R15[28] => RD1.DATAB
R15[28] => RD2.DATAB
R15[29] => RD1.DATAB
R15[29] => RD2.DATAB
R15[30] => RD1.DATAB
R15[30] => RD2.DATAB
R15[31] => RD1.DATAB
R15[31] => RD2.DATAB
RD1[0] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= RD2.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|mux_:outMemDataMux
selectCase => Decoder0.IN0
value0[0] => out.DATAA
value0[1] => out.DATAA
value0[2] => out.DATAA
value0[3] => out.DATAA
value0[4] => out.DATAA
value0[5] => out.DATAA
value0[6] => out.DATAA
value0[7] => out.DATAA
value0[8] => out.DATAA
value0[9] => out.DATAA
value0[10] => out.DATAA
value0[11] => out.DATAA
value0[12] => out.DATAA
value0[13] => out.DATAA
value0[14] => out.DATAA
value0[15] => out.DATAA
value0[16] => out.DATAA
value0[17] => out.DATAA
value0[18] => out.DATAA
value0[19] => out.DATAA
value0[20] => out.DATAA
value0[21] => out.DATAA
value0[22] => out.DATAA
value0[23] => out.DATAA
value0[24] => out.DATAA
value0[25] => out.DATAA
value0[26] => out.DATAA
value0[27] => out.DATAA
value0[28] => out.DATAA
value0[29] => out.DATAA
value0[30] => out.DATAA
value0[31] => out.DATAA
value1[0] => out.DATAB
value1[1] => out.DATAB
value1[2] => out.DATAB
value1[3] => out.DATAB
value1[4] => out.DATAB
value1[5] => out.DATAB
value1[6] => out.DATAB
value1[7] => out.DATAB
value1[8] => out.DATAB
value1[9] => out.DATAB
value1[10] => out.DATAB
value1[11] => out.DATAB
value1[12] => out.DATAB
value1[13] => out.DATAB
value1[14] => out.DATAB
value1[15] => out.DATAB
value1[16] => out.DATAB
value1[17] => out.DATAB
value1[18] => out.DATAB
value1[19] => out.DATAB
value1[20] => out.DATAB
value1[21] => out.DATAB
value1[22] => out.DATAB
value1[23] => out.DATAB
value1[24] => out.DATAB
value1[25] => out.DATAB
value1[26] => out.DATAB
value1[27] => out.DATAB
value1[28] => out.DATAB
value1[29] => out.DATAB
value1[30] => out.DATAB
value1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|Sign_Extend:extend
ImmSrc[0] => Mux0.IN3
ImmSrc[0] => Mux1.IN3
ImmSrc[0] => Mux2.IN3
ImmSrc[0] => Mux3.IN3
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => Mux0.IN2
ImmSrc[1] => Mux1.IN2
ImmSrc[1] => Mux2.IN2
ImmSrc[1] => Mux3.IN2
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
ImmSrc[1] => B.OUTPUTSELECT
A[0] => B.DATAB
A[0] => B.DATAA
A[1] => B.DATAB
A[1] => B.DATAA
A[2] => B.DATAB
A[2] => B.DATAA
A[3] => B.DATAB
A[3] => B.DATAA
A[4] => B.DATAB
A[4] => B.DATAA
A[5] => B.DATAB
A[5] => B.DATAA
A[6] => Mux3.IN5
A[6] => B.DATAA
A[7] => Mux2.IN5
A[7] => B.DATAA
A[8] => Mux1.IN5
A[8] => Mux3.IN4
A[9] => Mux0.IN5
A[9] => Mux2.IN4
A[10] => B.DATAB
A[10] => Mux1.IN4
A[11] => B.DATAB
A[11] => Mux0.IN4
A[12] => B.DATAB
A[13] => B.DATAB
A[14] => B.DATAB
A[15] => B.DATAB
A[16] => B.DATAB
A[17] => B.DATAB
A[18] => B.DATAB
A[19] => B.DATAB
A[20] => B.DATAB
A[21] => B.DATAB
A[22] => B.DATAB
A[23] => B.DATAB
A[23] => B.DATAB
A[23] => B.DATAB
A[23] => B.DATAB
A[23] => B.DATAB
A[23] => B.DATAB
A[23] => B.DATAB
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= B.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|mux_:muxInputALU
selectCase => Decoder0.IN0
value0[0] => out.DATAA
value0[1] => out.DATAA
value0[2] => out.DATAA
value0[3] => out.DATAA
value0[4] => out.DATAA
value0[5] => out.DATAA
value0[6] => out.DATAA
value0[7] => out.DATAA
value0[8] => out.DATAA
value0[9] => out.DATAA
value0[10] => out.DATAA
value0[11] => out.DATAA
value0[12] => out.DATAA
value0[13] => out.DATAA
value0[14] => out.DATAA
value0[15] => out.DATAA
value0[16] => out.DATAA
value0[17] => out.DATAA
value0[18] => out.DATAA
value0[19] => out.DATAA
value0[20] => out.DATAA
value0[21] => out.DATAA
value0[22] => out.DATAA
value0[23] => out.DATAA
value0[24] => out.DATAA
value0[25] => out.DATAA
value0[26] => out.DATAA
value0[27] => out.DATAA
value0[28] => out.DATAA
value0[29] => out.DATAA
value0[30] => out.DATAA
value0[31] => out.DATAA
value1[0] => out.DATAB
value1[1] => out.DATAB
value1[2] => out.DATAB
value1[3] => out.DATAB
value1[4] => out.DATAB
value1[5] => out.DATAB
value1[6] => out.DATAB
value1[7] => out.DATAB
value1[8] => out.DATAB
value1[9] => out.DATAB
value1[10] => out.DATAB
value1[11] => out.DATAB
value1[12] => out.DATAB
value1[13] => out.DATAB
value1[14] => out.DATAB
value1[15] => out.DATAB
value1[16] => out.DATAB
value1[17] => out.DATAB
value1[18] => out.DATAB
value1[19] => out.DATAB
value1[20] => out.DATAB
value1[21] => out.DATAB
value1[22] => out.DATAB
value1[23] => out.DATAB
value1[24] => out.DATAB
value1[25] => out.DATAB
value1[26] => out.DATAB
value1[27] => out.DATAB
value1[28] => out.DATAB
value1[29] => out.DATAB
value1[30] => out.DATAB
value1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu
selectCase[0] => selectCase[0].IN3
selectCase[1] => selectCase[1].IN2
selectCase[2] => selectCase[2].IN2
selectCase[3] => selectCase[3].IN2
a[0] => a[0].IN10
a[1] => a[1].IN10
a[2] => a[2].IN10
a[3] => a[3].IN10
a[4] => a[4].IN10
a[5] => a[5].IN10
a[6] => a[6].IN10
a[7] => a[7].IN10
a[8] => a[8].IN10
a[9] => a[9].IN10
a[10] => a[10].IN10
a[11] => a[11].IN10
a[12] => a[12].IN10
a[13] => a[13].IN10
a[14] => a[14].IN10
a[15] => a[15].IN10
a[16] => a[16].IN10
a[17] => a[17].IN10
a[18] => a[18].IN10
a[19] => a[19].IN10
a[20] => a[20].IN10
a[21] => a[21].IN10
a[22] => a[22].IN10
a[23] => a[23].IN10
a[24] => a[24].IN10
a[25] => a[25].IN10
a[26] => a[26].IN10
a[27] => a[27].IN10
a[28] => a[28].IN10
a[29] => a[29].IN10
a[30] => a[30].IN10
a[31] => a[31].IN10
b[0] => b[0].IN9
b[1] => b[1].IN9
b[2] => b[2].IN9
b[3] => b[3].IN9
b[4] => b[4].IN8
b[5] => b[5].IN8
b[6] => b[6].IN8
b[7] => b[7].IN8
b[8] => b[8].IN8
b[9] => b[9].IN8
b[10] => b[10].IN8
b[11] => b[11].IN8
b[12] => b[12].IN8
b[13] => b[13].IN8
b[14] => b[14].IN8
b[15] => b[15].IN8
b[16] => b[16].IN8
b[17] => b[17].IN8
b[18] => b[18].IN8
b[19] => b[19].IN8
b[20] => b[20].IN8
b[21] => b[21].IN8
b[22] => b[22].IN8
b[23] => b[23].IN8
b[24] => b[24].IN8
b[25] => b[25].IN8
b[26] => b[26].IN8
b[27] => b[27].IN8
b[28] => b[28].IN8
b[29] => b[29].IN8
b[30] => b[30].IN8
b[31] => b[31].IN8
outALU[0] <= mux_ALU:mux_NALU.port10
outALU[1] <= mux_ALU:mux_NALU.port10
outALU[2] <= mux_ALU:mux_NALU.port10
outALU[3] <= mux_ALU:mux_NALU.port10
outALU[4] <= mux_ALU:mux_NALU.port10
outALU[5] <= mux_ALU:mux_NALU.port10
outALU[6] <= mux_ALU:mux_NALU.port10
outALU[7] <= mux_ALU:mux_NALU.port10
outALU[8] <= mux_ALU:mux_NALU.port10
outALU[9] <= mux_ALU:mux_NALU.port10
outALU[10] <= mux_ALU:mux_NALU.port10
outALU[11] <= mux_ALU:mux_NALU.port10
outALU[12] <= mux_ALU:mux_NALU.port10
outALU[13] <= mux_ALU:mux_NALU.port10
outALU[14] <= mux_ALU:mux_NALU.port10
outALU[15] <= mux_ALU:mux_NALU.port10
outALU[16] <= mux_ALU:mux_NALU.port10
outALU[17] <= mux_ALU:mux_NALU.port10
outALU[18] <= mux_ALU:mux_NALU.port10
outALU[19] <= mux_ALU:mux_NALU.port10
outALU[20] <= mux_ALU:mux_NALU.port10
outALU[21] <= mux_ALU:mux_NALU.port10
outALU[22] <= mux_ALU:mux_NALU.port10
outALU[23] <= mux_ALU:mux_NALU.port10
outALU[24] <= mux_ALU:mux_NALU.port10
outALU[25] <= mux_ALU:mux_NALU.port10
outALU[26] <= mux_ALU:mux_NALU.port10
outALU[27] <= mux_ALU:mux_NALU.port10
outALU[28] <= mux_ALU:mux_NALU.port10
outALU[29] <= mux_ALU:mux_NALU.port10
outALU[30] <= mux_ALU:mux_NALU.port10
outALU[31] <= mux_ALU:mux_NALU.port10
outFlag[0] <= flag_Overflow:flagO.port4
outFlag[1] <= sum_rest:srALU.port4
outFlag[2] <= flag_Zero:flagZ.port1
outFlag[3] <= flag_Negativo:flagN.port1


|testbench|general:DUT|armv4:arm|ALU:alu|sum_rest:srALU
a[0] => _.DATAD
a[1] => _.DATAD
a[2] => _.DATAD
a[3] => _.DATAD
a[4] => _.DATAD
a[5] => _.DATAD
a[6] => _.DATAD
a[7] => _.DATAD
a[8] => _.DATAD
a[9] => _.DATAD
a[10] => _.DATAD
a[11] => _.DATAD
a[12] => _.DATAD
a[13] => _.DATAD
a[14] => _.DATAD
a[15] => _.DATAD
a[16] => _.DATAD
a[17] => _.DATAD
a[18] => _.DATAD
a[19] => _.DATAD
a[20] => _.DATAD
a[21] => _.DATAD
a[22] => _.DATAD
a[23] => _.DATAD
a[24] => _.DATAD
a[25] => _.DATAD
a[26] => _.DATAD
a[27] => _.DATAD
a[28] => _.DATAD
a[29] => _.DATAD
a[30] => _.DATAD
a[31] => _.DATAD
b[0] => bAux[0].DATAA
b[0] => bAux[0].DATAB
b[1] => bAux[1].DATAA
b[1] => bAux[1].DATAB
b[2] => bAux[2].DATAA
b[2] => bAux[2].DATAB
b[3] => bAux[3].DATAA
b[3] => bAux[3].DATAB
b[4] => bAux[4].DATAA
b[4] => bAux[4].DATAB
b[5] => bAux[5].DATAA
b[5] => bAux[5].DATAB
b[6] => bAux[6].DATAA
b[6] => bAux[6].DATAB
b[7] => bAux[7].DATAA
b[7] => bAux[7].DATAB
b[8] => bAux[8].DATAA
b[8] => bAux[8].DATAB
b[9] => bAux[9].DATAA
b[9] => bAux[9].DATAB
b[10] => bAux[10].DATAA
b[10] => bAux[10].DATAB
b[11] => bAux[11].DATAA
b[11] => bAux[11].DATAB
b[12] => bAux[12].DATAA
b[12] => bAux[12].DATAB
b[13] => bAux[13].DATAA
b[13] => bAux[13].DATAB
b[14] => bAux[14].DATAA
b[14] => bAux[14].DATAB
b[15] => bAux[15].DATAA
b[15] => bAux[15].DATAB
b[16] => bAux[16].DATAA
b[16] => bAux[16].DATAB
b[17] => bAux[17].DATAA
b[17] => bAux[17].DATAB
b[18] => bAux[18].DATAA
b[18] => bAux[18].DATAB
b[19] => bAux[19].DATAA
b[19] => bAux[19].DATAB
b[20] => bAux[20].DATAA
b[20] => bAux[20].DATAB
b[21] => bAux[21].DATAA
b[21] => bAux[21].DATAB
b[22] => bAux[22].DATAA
b[22] => bAux[22].DATAB
b[23] => bAux[23].DATAA
b[23] => bAux[23].DATAB
b[24] => bAux[24].DATAA
b[24] => bAux[24].DATAB
b[25] => bAux[25].DATAA
b[25] => bAux[25].DATAB
b[26] => bAux[26].DATAA
b[26] => bAux[26].DATAB
b[27] => bAux[27].DATAA
b[27] => bAux[27].DATAB
b[28] => bAux[28].DATAA
b[28] => bAux[28].DATAB
b[29] => bAux[29].DATAA
b[29] => bAux[29].DATAB
b[30] => bAux[30].DATAA
b[30] => bAux[30].DATAB
b[31] => bAux[31].DATAA
b[31] => bAux[31].DATAB
ALUSelect => Decoder0.IN0
ALUSelect => _.DATAB
result[0] <= _.SUM_OUT
result[1] <= _.SUM_OUT
result[2] <= _.SUM_OUT
result[3] <= _.SUM_OUT
result[4] <= _.SUM_OUT
result[5] <= _.SUM_OUT
result[6] <= _.SUM_OUT
result[7] <= _.SUM_OUT
result[8] <= _.SUM_OUT
result[9] <= _.SUM_OUT
result[10] <= _.SUM_OUT
result[11] <= _.SUM_OUT
result[12] <= _.SUM_OUT
result[13] <= _.SUM_OUT
result[14] <= _.SUM_OUT
result[15] <= _.SUM_OUT
result[16] <= _.SUM_OUT
result[17] <= _.SUM_OUT
result[18] <= _.SUM_OUT
result[19] <= _.SUM_OUT
result[20] <= _.SUM_OUT
result[21] <= _.SUM_OUT
result[22] <= _.SUM_OUT
result[23] <= _.SUM_OUT
result[24] <= _.SUM_OUT
result[25] <= _.SUM_OUT
result[26] <= _.SUM_OUT
result[27] <= _.SUM_OUT
result[28] <= _.SUM_OUT
result[29] <= _.SUM_OUT
result[30] <= _.SUM_OUT
result[31] <= _.SUM_OUT
cout <= _.SUM_OUT


|testbench|general:DUT|armv4:arm|ALU:alu|and_:andALU
a[0] => c.IN0
a[1] => c.IN0
a[2] => c.IN0
a[3] => c.IN0
a[4] => c.IN0
a[5] => c.IN0
a[6] => c.IN0
a[7] => c.IN0
a[8] => c.IN0
a[9] => c.IN0
a[10] => c.IN0
a[11] => c.IN0
a[12] => c.IN0
a[13] => c.IN0
a[14] => c.IN0
a[15] => c.IN0
a[16] => c.IN0
a[17] => c.IN0
a[18] => c.IN0
a[19] => c.IN0
a[20] => c.IN0
a[21] => c.IN0
a[22] => c.IN0
a[23] => c.IN0
a[24] => c.IN0
a[25] => c.IN0
a[26] => c.IN0
a[27] => c.IN0
a[28] => c.IN0
a[29] => c.IN0
a[30] => c.IN0
a[31] => c.IN0
b[0] => c.IN1
b[1] => c.IN1
b[2] => c.IN1
b[3] => c.IN1
b[4] => c.IN1
b[5] => c.IN1
b[6] => c.IN1
b[7] => c.IN1
b[8] => c.IN1
b[9] => c.IN1
b[10] => c.IN1
b[11] => c.IN1
b[12] => c.IN1
b[13] => c.IN1
b[14] => c.IN1
b[15] => c.IN1
b[16] => c.IN1
b[17] => c.IN1
b[18] => c.IN1
b[19] => c.IN1
b[20] => c.IN1
b[21] => c.IN1
b[22] => c.IN1
b[23] => c.IN1
b[24] => c.IN1
b[25] => c.IN1
b[26] => c.IN1
b[27] => c.IN1
b[28] => c.IN1
b[29] => c.IN1
b[30] => c.IN1
b[31] => c.IN1
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|or_:orALU
a[0] => c.IN0
a[1] => c.IN0
a[2] => c.IN0
a[3] => c.IN0
a[4] => c.IN0
a[5] => c.IN0
a[6] => c.IN0
a[7] => c.IN0
a[8] => c.IN0
a[9] => c.IN0
a[10] => c.IN0
a[11] => c.IN0
a[12] => c.IN0
a[13] => c.IN0
a[14] => c.IN0
a[15] => c.IN0
a[16] => c.IN0
a[17] => c.IN0
a[18] => c.IN0
a[19] => c.IN0
a[20] => c.IN0
a[21] => c.IN0
a[22] => c.IN0
a[23] => c.IN0
a[24] => c.IN0
a[25] => c.IN0
a[26] => c.IN0
a[27] => c.IN0
a[28] => c.IN0
a[29] => c.IN0
a[30] => c.IN0
a[31] => c.IN0
b[0] => c.IN1
b[1] => c.IN1
b[2] => c.IN1
b[3] => c.IN1
b[4] => c.IN1
b[5] => c.IN1
b[6] => c.IN1
b[7] => c.IN1
b[8] => c.IN1
b[9] => c.IN1
b[10] => c.IN1
b[11] => c.IN1
b[12] => c.IN1
b[13] => c.IN1
b[14] => c.IN1
b[15] => c.IN1
b[16] => c.IN1
b[17] => c.IN1
b[18] => c.IN1
b[19] => c.IN1
b[20] => c.IN1
b[21] => c.IN1
b[22] => c.IN1
b[23] => c.IN1
b[24] => c.IN1
b[25] => c.IN1
b[26] => c.IN1
b[27] => c.IN1
b[28] => c.IN1
b[29] => c.IN1
b[30] => c.IN1
b[31] => c.IN1
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|xor_:xorALU
a[0] => c.IN0
a[1] => c.IN0
a[2] => c.IN0
a[3] => c.IN0
a[4] => c.IN0
a[5] => c.IN0
a[6] => c.IN0
a[7] => c.IN0
a[8] => c.IN0
a[9] => c.IN0
a[10] => c.IN0
a[11] => c.IN0
a[12] => c.IN0
a[13] => c.IN0
a[14] => c.IN0
a[15] => c.IN0
a[16] => c.IN0
a[17] => c.IN0
a[18] => c.IN0
a[19] => c.IN0
a[20] => c.IN0
a[21] => c.IN0
a[22] => c.IN0
a[23] => c.IN0
a[24] => c.IN0
a[25] => c.IN0
a[26] => c.IN0
a[27] => c.IN0
a[28] => c.IN0
a[29] => c.IN0
a[30] => c.IN0
a[31] => c.IN0
b[0] => c.IN1
b[1] => c.IN1
b[2] => c.IN1
b[3] => c.IN1
b[4] => c.IN1
b[5] => c.IN1
b[6] => c.IN1
b[7] => c.IN1
b[8] => c.IN1
b[9] => c.IN1
b[10] => c.IN1
b[11] => c.IN1
b[12] => c.IN1
b[13] => c.IN1
b[14] => c.IN1
b[15] => c.IN1
b[16] => c.IN1
b[17] => c.IN1
b[18] => c.IN1
b[19] => c.IN1
b[20] => c.IN1
b[21] => c.IN1
b[22] => c.IN1
b[23] => c.IN1
b[24] => c.IN1
b[25] => c.IN1
b[26] => c.IN1
b[27] => c.IN1
b[28] => c.IN1
b[29] => c.IN1
b[30] => c.IN1
b[31] => c.IN1
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|not_:notALU
a[0] => c[0].DATAIN
a[1] => c[1].DATAIN
a[2] => c[2].DATAIN
a[3] => c[3].DATAIN
a[4] => c[4].DATAIN
a[5] => c[5].DATAIN
a[6] => c[6].DATAIN
a[7] => c[7].DATAIN
a[8] => c[8].DATAIN
a[9] => c[9].DATAIN
a[10] => c[10].DATAIN
a[11] => c[11].DATAIN
a[12] => c[12].DATAIN
a[13] => c[13].DATAIN
a[14] => c[14].DATAIN
a[15] => c[15].DATAIN
a[16] => c[16].DATAIN
a[17] => c[17].DATAIN
a[18] => c[18].DATAIN
a[19] => c[19].DATAIN
a[20] => c[20].DATAIN
a[21] => c[21].DATAIN
a[22] => c[22].DATAIN
a[23] => c[23].DATAIN
a[24] => c[24].DATAIN
a[25] => c[25].DATAIN
a[26] => c[26].DATAIN
a[27] => c[27].DATAIN
a[28] => c[28].DATAIN
a[29] => c[29].DATAIN
a[30] => c[30].DATAIN
a[31] => c[31].DATAIN
c[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
c[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
c[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
c[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
c[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
c[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
c[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
c[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
c[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
c[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
c[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
c[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
c[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
c[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
c[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
c[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
c[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
c[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
c[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
c[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
c[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
c[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
c[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
c[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
c[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|corrimiento_Circular:cC
a[0] => Mux0.IN15
a[0] => Mux1.IN15
a[0] => Mux2.IN15
a[0] => Mux3.IN15
a[0] => Mux4.IN15
a[0] => Mux5.IN15
a[0] => Mux6.IN15
a[0] => Mux7.IN7
a[0] => Mux7.IN8
a[0] => Mux7.IN9
a[0] => Mux7.IN10
a[0] => Mux7.IN11
a[0] => Mux7.IN12
a[0] => Mux7.IN13
a[0] => Mux7.IN14
a[0] => Mux7.IN15
a[1] => Mux0.IN14
a[1] => Mux1.IN14
a[1] => Mux2.IN14
a[1] => Mux3.IN14
a[1] => Mux4.IN14
a[1] => Mux5.IN14
a[1] => Mux6.IN6
a[1] => Mux6.IN7
a[1] => Mux6.IN8
a[1] => Mux6.IN9
a[1] => Mux6.IN10
a[1] => Mux6.IN11
a[1] => Mux6.IN12
a[1] => Mux6.IN13
a[1] => Mux6.IN14
a[1] => Mux7.IN6
a[2] => Mux0.IN13
a[2] => Mux1.IN13
a[2] => Mux2.IN13
a[2] => Mux3.IN13
a[2] => Mux4.IN13
a[2] => Mux5.IN5
a[2] => Mux5.IN6
a[2] => Mux5.IN7
a[2] => Mux5.IN8
a[2] => Mux5.IN9
a[2] => Mux5.IN10
a[2] => Mux5.IN11
a[2] => Mux5.IN12
a[2] => Mux5.IN13
a[2] => Mux6.IN5
a[2] => Mux7.IN5
a[3] => Mux0.IN12
a[3] => Mux1.IN12
a[3] => Mux2.IN12
a[3] => Mux3.IN12
a[3] => Mux4.IN4
a[3] => Mux4.IN5
a[3] => Mux4.IN6
a[3] => Mux4.IN7
a[3] => Mux4.IN8
a[3] => Mux4.IN9
a[3] => Mux4.IN10
a[3] => Mux4.IN11
a[3] => Mux4.IN12
a[3] => Mux5.IN4
a[3] => Mux6.IN4
a[3] => Mux7.IN4
a[4] => Mux0.IN11
a[4] => Mux1.IN11
a[4] => Mux2.IN11
a[4] => Mux3.IN3
a[4] => Mux3.IN4
a[4] => Mux3.IN5
a[4] => Mux3.IN6
a[4] => Mux3.IN7
a[4] => Mux3.IN8
a[4] => Mux3.IN9
a[4] => Mux3.IN10
a[4] => Mux3.IN11
a[4] => Mux4.IN3
a[4] => Mux5.IN3
a[4] => Mux6.IN3
a[4] => Mux7.IN3
a[5] => Mux0.IN10
a[5] => Mux1.IN10
a[5] => Mux2.IN2
a[5] => Mux2.IN3
a[5] => Mux2.IN4
a[5] => Mux2.IN5
a[5] => Mux2.IN6
a[5] => Mux2.IN7
a[5] => Mux2.IN8
a[5] => Mux2.IN9
a[5] => Mux2.IN10
a[5] => Mux3.IN2
a[5] => Mux4.IN2
a[5] => Mux5.IN2
a[5] => Mux6.IN2
a[5] => Mux7.IN2
a[6] => Mux0.IN9
a[6] => Mux1.IN1
a[6] => Mux1.IN2
a[6] => Mux1.IN3
a[6] => Mux1.IN4
a[6] => Mux1.IN5
a[6] => Mux1.IN6
a[6] => Mux1.IN7
a[6] => Mux1.IN8
a[6] => Mux1.IN9
a[6] => Mux2.IN1
a[6] => Mux3.IN1
a[6] => Mux4.IN1
a[6] => Mux5.IN1
a[6] => Mux6.IN1
a[6] => Mux7.IN1
a[7] => Mux0.IN0
a[7] => Mux0.IN1
a[7] => Mux0.IN2
a[7] => Mux0.IN3
a[7] => Mux0.IN4
a[7] => Mux0.IN5
a[7] => Mux0.IN6
a[7] => Mux0.IN7
a[7] => Mux0.IN8
a[7] => Mux1.IN0
a[7] => Mux2.IN0
a[7] => Mux3.IN0
a[7] => Mux4.IN0
a[7] => Mux5.IN0
a[7] => Mux6.IN0
a[7] => Mux7.IN0
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
a[24] => z.DATAA
a[25] => z.DATAA
a[26] => z.DATAA
a[27] => z.DATAA
a[28] => z.DATAA
a[29] => z.DATAA
a[30] => z.DATAA
a[31] => z.DATAA
b[0] => Decoder0.IN3
b[0] => Mux0.IN19
b[0] => Mux1.IN19
b[0] => Mux2.IN19
b[0] => Mux3.IN19
b[0] => Mux4.IN19
b[0] => Mux5.IN19
b[0] => Mux6.IN19
b[0] => Mux7.IN19
b[1] => Decoder0.IN2
b[1] => Mux0.IN18
b[1] => Mux1.IN18
b[1] => Mux2.IN18
b[1] => Mux3.IN18
b[1] => Mux4.IN18
b[1] => Mux5.IN18
b[1] => Mux6.IN18
b[1] => Mux7.IN18
b[2] => Decoder0.IN1
b[2] => Mux0.IN17
b[2] => Mux1.IN17
b[2] => Mux2.IN17
b[2] => Mux3.IN17
b[2] => Mux4.IN17
b[2] => Mux5.IN17
b[2] => Mux6.IN17
b[2] => Mux7.IN17
b[3] => Decoder0.IN0
b[3] => Mux0.IN16
b[3] => Mux1.IN16
b[3] => Mux2.IN16
b[3] => Mux3.IN16
b[3] => Mux4.IN16
b[3] => Mux5.IN16
b[3] => Mux6.IN16
b[3] => Mux7.IN16
z[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= z.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|shift_left_logical:sll
num[0] => ShiftLeft0.IN32
num[1] => ShiftLeft0.IN31
num[2] => ShiftLeft0.IN30
num[3] => ShiftLeft0.IN29
num[4] => ShiftLeft0.IN28
num[5] => ShiftLeft0.IN27
num[6] => ShiftLeft0.IN26
num[7] => ShiftLeft0.IN25
num[8] => ShiftLeft0.IN24
num[9] => ShiftLeft0.IN23
num[10] => ShiftLeft0.IN22
num[11] => ShiftLeft0.IN21
num[12] => ShiftLeft0.IN20
num[13] => ShiftLeft0.IN19
num[14] => ShiftLeft0.IN18
num[15] => ShiftLeft0.IN17
num[16] => ShiftLeft0.IN16
num[17] => ShiftLeft0.IN15
num[18] => ShiftLeft0.IN14
num[19] => ShiftLeft0.IN13
num[20] => ShiftLeft0.IN12
num[21] => ShiftLeft0.IN11
num[22] => ShiftLeft0.IN10
num[23] => ShiftLeft0.IN9
num[24] => ShiftLeft0.IN8
num[25] => ShiftLeft0.IN7
num[26] => ShiftLeft0.IN6
num[27] => ShiftLeft0.IN5
num[28] => ShiftLeft0.IN4
num[29] => ShiftLeft0.IN3
num[30] => ShiftLeft0.IN2
num[31] => ShiftLeft0.IN1
nBits[0] => ShiftLeft0.IN64
nBits[1] => ShiftLeft0.IN63
nBits[2] => ShiftLeft0.IN62
nBits[3] => ShiftLeft0.IN61
nBits[4] => ShiftLeft0.IN60
nBits[5] => ShiftLeft0.IN59
nBits[6] => ShiftLeft0.IN58
nBits[7] => ShiftLeft0.IN57
nBits[8] => ShiftLeft0.IN56
nBits[9] => ShiftLeft0.IN55
nBits[10] => ShiftLeft0.IN54
nBits[11] => ShiftLeft0.IN53
nBits[12] => ShiftLeft0.IN52
nBits[13] => ShiftLeft0.IN51
nBits[14] => ShiftLeft0.IN50
nBits[15] => ShiftLeft0.IN49
nBits[16] => ShiftLeft0.IN48
nBits[17] => ShiftLeft0.IN47
nBits[18] => ShiftLeft0.IN46
nBits[19] => ShiftLeft0.IN45
nBits[20] => ShiftLeft0.IN44
nBits[21] => ShiftLeft0.IN43
nBits[22] => ShiftLeft0.IN42
nBits[23] => ShiftLeft0.IN41
nBits[24] => ShiftLeft0.IN40
nBits[25] => ShiftLeft0.IN39
nBits[26] => ShiftLeft0.IN38
nBits[27] => ShiftLeft0.IN37
nBits[28] => ShiftLeft0.IN36
nBits[29] => ShiftLeft0.IN35
nBits[30] => ShiftLeft0.IN34
nBits[31] => ShiftLeft0.IN33
out[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|shift_right_logical:srl
num[0] => ShiftRight0.IN32
num[1] => ShiftRight0.IN31
num[2] => ShiftRight0.IN30
num[3] => ShiftRight0.IN29
num[4] => ShiftRight0.IN28
num[5] => ShiftRight0.IN27
num[6] => ShiftRight0.IN26
num[7] => ShiftRight0.IN25
num[8] => ShiftRight0.IN24
num[9] => ShiftRight0.IN23
num[10] => ShiftRight0.IN22
num[11] => ShiftRight0.IN21
num[12] => ShiftRight0.IN20
num[13] => ShiftRight0.IN19
num[14] => ShiftRight0.IN18
num[15] => ShiftRight0.IN17
num[16] => ShiftRight0.IN16
num[17] => ShiftRight0.IN15
num[18] => ShiftRight0.IN14
num[19] => ShiftRight0.IN13
num[20] => ShiftRight0.IN12
num[21] => ShiftRight0.IN11
num[22] => ShiftRight0.IN10
num[23] => ShiftRight0.IN9
num[24] => ShiftRight0.IN8
num[25] => ShiftRight0.IN7
num[26] => ShiftRight0.IN6
num[27] => ShiftRight0.IN5
num[28] => ShiftRight0.IN4
num[29] => ShiftRight0.IN3
num[30] => ShiftRight0.IN2
num[31] => ShiftRight0.IN1
nBits[0] => ShiftRight0.IN64
nBits[1] => ShiftRight0.IN63
nBits[2] => ShiftRight0.IN62
nBits[3] => ShiftRight0.IN61
nBits[4] => ShiftRight0.IN60
nBits[5] => ShiftRight0.IN59
nBits[6] => ShiftRight0.IN58
nBits[7] => ShiftRight0.IN57
nBits[8] => ShiftRight0.IN56
nBits[9] => ShiftRight0.IN55
nBits[10] => ShiftRight0.IN54
nBits[11] => ShiftRight0.IN53
nBits[12] => ShiftRight0.IN52
nBits[13] => ShiftRight0.IN51
nBits[14] => ShiftRight0.IN50
nBits[15] => ShiftRight0.IN49
nBits[16] => ShiftRight0.IN48
nBits[17] => ShiftRight0.IN47
nBits[18] => ShiftRight0.IN46
nBits[19] => ShiftRight0.IN45
nBits[20] => ShiftRight0.IN44
nBits[21] => ShiftRight0.IN43
nBits[22] => ShiftRight0.IN42
nBits[23] => ShiftRight0.IN41
nBits[24] => ShiftRight0.IN40
nBits[25] => ShiftRight0.IN39
nBits[26] => ShiftRight0.IN38
nBits[27] => ShiftRight0.IN37
nBits[28] => ShiftRight0.IN36
nBits[29] => ShiftRight0.IN35
nBits[30] => ShiftRight0.IN34
nBits[31] => ShiftRight0.IN33
out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|aritm_shift_right:asr
num[0] => ShiftRight0.IN32
num[1] => ShiftRight0.IN31
num[2] => ShiftRight0.IN30
num[3] => ShiftRight0.IN29
num[4] => ShiftRight0.IN28
num[5] => ShiftRight0.IN27
num[6] => ShiftRight0.IN26
num[7] => ShiftRight0.IN25
num[8] => ShiftRight0.IN24
num[9] => ShiftRight0.IN23
num[10] => ShiftRight0.IN22
num[11] => ShiftRight0.IN21
num[12] => ShiftRight0.IN20
num[13] => ShiftRight0.IN19
num[14] => ShiftRight0.IN18
num[15] => ShiftRight0.IN17
num[16] => ShiftRight0.IN16
num[17] => ShiftRight0.IN15
num[18] => ShiftRight0.IN14
num[19] => ShiftRight0.IN13
num[20] => ShiftRight0.IN12
num[21] => ShiftRight0.IN11
num[22] => ShiftRight0.IN10
num[23] => ShiftRight0.IN9
num[24] => ShiftRight0.IN8
num[25] => ShiftRight0.IN7
num[26] => ShiftRight0.IN6
num[27] => ShiftRight0.IN5
num[28] => ShiftRight0.IN4
num[29] => ShiftRight0.IN3
num[30] => ShiftRight0.IN2
num[31] => ShiftRight0.IN0
num[31] => ShiftRight0.IN1
nBits[0] => ShiftRight0.IN64
nBits[1] => ShiftRight0.IN63
nBits[2] => ShiftRight0.IN62
nBits[3] => ShiftRight0.IN61
nBits[4] => ShiftRight0.IN60
nBits[5] => ShiftRight0.IN59
nBits[6] => ShiftRight0.IN58
nBits[7] => ShiftRight0.IN57
nBits[8] => ShiftRight0.IN56
nBits[9] => ShiftRight0.IN55
nBits[10] => ShiftRight0.IN54
nBits[11] => ShiftRight0.IN53
nBits[12] => ShiftRight0.IN52
nBits[13] => ShiftRight0.IN51
nBits[14] => ShiftRight0.IN50
nBits[15] => ShiftRight0.IN49
nBits[16] => ShiftRight0.IN48
nBits[17] => ShiftRight0.IN47
nBits[18] => ShiftRight0.IN46
nBits[19] => ShiftRight0.IN45
nBits[20] => ShiftRight0.IN44
nBits[21] => ShiftRight0.IN43
nBits[22] => ShiftRight0.IN42
nBits[23] => ShiftRight0.IN41
nBits[24] => ShiftRight0.IN40
nBits[25] => ShiftRight0.IN39
nBits[26] => ShiftRight0.IN38
nBits[27] => ShiftRight0.IN37
nBits[28] => ShiftRight0.IN36
nBits[29] => ShiftRight0.IN35
nBits[30] => ShiftRight0.IN34
nBits[31] => ShiftRight0.IN33
out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|flag_Zero:flagZ
result[0] => Equal0.IN31
result[1] => Equal0.IN30
result[2] => Equal0.IN29
result[3] => Equal0.IN28
result[4] => Equal0.IN27
result[5] => Equal0.IN26
result[6] => Equal0.IN25
result[7] => Equal0.IN24
result[8] => Equal0.IN23
result[9] => Equal0.IN22
result[10] => Equal0.IN21
result[11] => Equal0.IN20
result[12] => Equal0.IN19
result[13] => Equal0.IN18
result[14] => Equal0.IN17
result[15] => Equal0.IN16
result[16] => Equal0.IN15
result[17] => Equal0.IN14
result[18] => Equal0.IN13
result[19] => Equal0.IN12
result[20] => Equal0.IN11
result[21] => Equal0.IN10
result[22] => Equal0.IN9
result[23] => Equal0.IN8
result[24] => Equal0.IN7
result[25] => Equal0.IN6
result[26] => Equal0.IN5
result[27] => Equal0.IN4
result[28] => Equal0.IN3
result[29] => Equal0.IN2
result[30] => Equal0.IN1
result[31] => Equal0.IN0
outFlag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|flag_Negativo:flagN
result[0] => ~NO_FANOUT~
result[1] => ~NO_FANOUT~
result[2] => ~NO_FANOUT~
result[3] => ~NO_FANOUT~
result[4] => ~NO_FANOUT~
result[5] => ~NO_FANOUT~
result[6] => ~NO_FANOUT~
result[7] => ~NO_FANOUT~
result[8] => ~NO_FANOUT~
result[9] => ~NO_FANOUT~
result[10] => ~NO_FANOUT~
result[11] => ~NO_FANOUT~
result[12] => ~NO_FANOUT~
result[13] => ~NO_FANOUT~
result[14] => ~NO_FANOUT~
result[15] => ~NO_FANOUT~
result[16] => ~NO_FANOUT~
result[17] => ~NO_FANOUT~
result[18] => ~NO_FANOUT~
result[19] => ~NO_FANOUT~
result[20] => ~NO_FANOUT~
result[21] => ~NO_FANOUT~
result[22] => ~NO_FANOUT~
result[23] => ~NO_FANOUT~
result[24] => ~NO_FANOUT~
result[25] => ~NO_FANOUT~
result[26] => ~NO_FANOUT~
result[27] => ~NO_FANOUT~
result[28] => ~NO_FANOUT~
result[29] => ~NO_FANOUT~
result[30] => ~NO_FANOUT~
result[31] => outFlag.DATAIN
outFlag <= result[31].DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|flag_Overflow:flagO
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => ~NO_FANOUT~
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => signOpuesto.IN0
a[31] => verif3.IN0
b[0] => ~NO_FANOUT~
b[1] => ~NO_FANOUT~
b[2] => ~NO_FANOUT~
b[3] => ~NO_FANOUT~
b[4] => ~NO_FANOUT~
b[5] => ~NO_FANOUT~
b[6] => ~NO_FANOUT~
b[7] => ~NO_FANOUT~
b[8] => ~NO_FANOUT~
b[9] => ~NO_FANOUT~
b[10] => ~NO_FANOUT~
b[11] => ~NO_FANOUT~
b[12] => ~NO_FANOUT~
b[13] => ~NO_FANOUT~
b[14] => ~NO_FANOUT~
b[15] => ~NO_FANOUT~
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
b[19] => ~NO_FANOUT~
b[20] => ~NO_FANOUT~
b[21] => ~NO_FANOUT~
b[22] => ~NO_FANOUT~
b[23] => ~NO_FANOUT~
b[24] => ~NO_FANOUT~
b[25] => ~NO_FANOUT~
b[26] => ~NO_FANOUT~
b[27] => ~NO_FANOUT~
b[28] => ~NO_FANOUT~
b[29] => ~NO_FANOUT~
b[30] => ~NO_FANOUT~
b[31] => verif3.IN1
result[0] => ~NO_FANOUT~
result[1] => ~NO_FANOUT~
result[2] => ~NO_FANOUT~
result[3] => ~NO_FANOUT~
result[4] => ~NO_FANOUT~
result[5] => ~NO_FANOUT~
result[6] => ~NO_FANOUT~
result[7] => ~NO_FANOUT~
result[8] => ~NO_FANOUT~
result[9] => ~NO_FANOUT~
result[10] => ~NO_FANOUT~
result[11] => ~NO_FANOUT~
result[12] => ~NO_FANOUT~
result[13] => ~NO_FANOUT~
result[14] => ~NO_FANOUT~
result[15] => ~NO_FANOUT~
result[16] => ~NO_FANOUT~
result[17] => ~NO_FANOUT~
result[18] => ~NO_FANOUT~
result[19] => ~NO_FANOUT~
result[20] => ~NO_FANOUT~
result[21] => ~NO_FANOUT~
result[22] => ~NO_FANOUT~
result[23] => ~NO_FANOUT~
result[24] => ~NO_FANOUT~
result[25] => ~NO_FANOUT~
result[26] => ~NO_FANOUT~
result[27] => ~NO_FANOUT~
result[28] => ~NO_FANOUT~
result[29] => ~NO_FANOUT~
result[30] => ~NO_FANOUT~
result[31] => signOpuesto.IN1
ALUSelect => Decoder0.IN0
outFlag <= outFlag.DB_MAX_OUTPUT_PORT_TYPE


|testbench|general:DUT|armv4:arm|ALU:alu|mux_ALU:mux_NALU
selectCase[0] => Mux0.IN3
selectCase[0] => Mux1.IN3
selectCase[0] => Mux2.IN3
selectCase[0] => Mux3.IN3
selectCase[0] => Mux4.IN3
selectCase[0] => Mux5.IN3
selectCase[0] => Mux6.IN3
selectCase[0] => Mux7.IN3
selectCase[0] => Mux8.IN3
selectCase[0] => Mux9.IN3
selectCase[0] => Mux10.IN3
selectCase[0] => Mux11.IN3
selectCase[0] => Mux12.IN3
selectCase[0] => Mux13.IN3
selectCase[0] => Mux14.IN3
selectCase[0] => Mux15.IN3
selectCase[0] => Mux16.IN3
selectCase[0] => Mux17.IN3
selectCase[0] => Mux18.IN3
selectCase[0] => Mux19.IN3
selectCase[0] => Mux20.IN3
selectCase[0] => Mux21.IN3
selectCase[0] => Mux22.IN3
selectCase[0] => Mux23.IN3
selectCase[0] => Mux24.IN3
selectCase[0] => Mux25.IN3
selectCase[0] => Mux26.IN3
selectCase[0] => Mux27.IN3
selectCase[0] => Mux28.IN3
selectCase[0] => Mux29.IN3
selectCase[0] => Mux30.IN3
selectCase[0] => Mux31.IN3
selectCase[1] => Mux0.IN2
selectCase[1] => Mux1.IN2
selectCase[1] => Mux2.IN2
selectCase[1] => Mux3.IN2
selectCase[1] => Mux4.IN2
selectCase[1] => Mux5.IN2
selectCase[1] => Mux6.IN2
selectCase[1] => Mux7.IN2
selectCase[1] => Mux8.IN2
selectCase[1] => Mux9.IN2
selectCase[1] => Mux10.IN2
selectCase[1] => Mux11.IN2
selectCase[1] => Mux12.IN2
selectCase[1] => Mux13.IN2
selectCase[1] => Mux14.IN2
selectCase[1] => Mux15.IN2
selectCase[1] => Mux16.IN2
selectCase[1] => Mux17.IN2
selectCase[1] => Mux18.IN2
selectCase[1] => Mux19.IN2
selectCase[1] => Mux20.IN2
selectCase[1] => Mux21.IN2
selectCase[1] => Mux22.IN2
selectCase[1] => Mux23.IN2
selectCase[1] => Mux24.IN2
selectCase[1] => Mux25.IN2
selectCase[1] => Mux26.IN2
selectCase[1] => Mux27.IN2
selectCase[1] => Mux28.IN2
selectCase[1] => Mux29.IN2
selectCase[1] => Mux30.IN2
selectCase[1] => Mux31.IN2
selectCase[2] => Mux0.IN1
selectCase[2] => Mux1.IN1
selectCase[2] => Mux2.IN1
selectCase[2] => Mux3.IN1
selectCase[2] => Mux4.IN1
selectCase[2] => Mux5.IN1
selectCase[2] => Mux6.IN1
selectCase[2] => Mux7.IN1
selectCase[2] => Mux8.IN1
selectCase[2] => Mux9.IN1
selectCase[2] => Mux10.IN1
selectCase[2] => Mux11.IN1
selectCase[2] => Mux12.IN1
selectCase[2] => Mux13.IN1
selectCase[2] => Mux14.IN1
selectCase[2] => Mux15.IN1
selectCase[2] => Mux16.IN1
selectCase[2] => Mux17.IN1
selectCase[2] => Mux18.IN1
selectCase[2] => Mux19.IN1
selectCase[2] => Mux20.IN1
selectCase[2] => Mux21.IN1
selectCase[2] => Mux22.IN1
selectCase[2] => Mux23.IN1
selectCase[2] => Mux24.IN1
selectCase[2] => Mux25.IN1
selectCase[2] => Mux26.IN1
selectCase[2] => Mux27.IN1
selectCase[2] => Mux28.IN1
selectCase[2] => Mux29.IN1
selectCase[2] => Mux30.IN1
selectCase[2] => Mux31.IN1
selectCase[3] => Mux0.IN0
selectCase[3] => Mux1.IN0
selectCase[3] => Mux2.IN0
selectCase[3] => Mux3.IN0
selectCase[3] => Mux4.IN0
selectCase[3] => Mux5.IN0
selectCase[3] => Mux6.IN0
selectCase[3] => Mux7.IN0
selectCase[3] => Mux8.IN0
selectCase[3] => Mux9.IN0
selectCase[3] => Mux10.IN0
selectCase[3] => Mux11.IN0
selectCase[3] => Mux12.IN0
selectCase[3] => Mux13.IN0
selectCase[3] => Mux14.IN0
selectCase[3] => Mux15.IN0
selectCase[3] => Mux16.IN0
selectCase[3] => Mux17.IN0
selectCase[3] => Mux18.IN0
selectCase[3] => Mux19.IN0
selectCase[3] => Mux20.IN0
selectCase[3] => Mux21.IN0
selectCase[3] => Mux22.IN0
selectCase[3] => Mux23.IN0
selectCase[3] => Mux24.IN0
selectCase[3] => Mux25.IN0
selectCase[3] => Mux26.IN0
selectCase[3] => Mux27.IN0
selectCase[3] => Mux28.IN0
selectCase[3] => Mux29.IN0
selectCase[3] => Mux30.IN0
selectCase[3] => Mux31.IN0
value0[0] => Mux31.IN4
value0[0] => Mux31.IN5
value0[0] => Mux31.IN6
value0[0] => Mux31.IN7
value0[0] => Mux31.IN8
value0[0] => Mux31.IN9
value0[0] => Mux31.IN10
value0[0] => Mux31.IN11
value0[1] => Mux30.IN4
value0[1] => Mux30.IN5
value0[1] => Mux30.IN6
value0[1] => Mux30.IN7
value0[1] => Mux30.IN8
value0[1] => Mux30.IN9
value0[1] => Mux30.IN10
value0[1] => Mux30.IN11
value0[2] => Mux29.IN4
value0[2] => Mux29.IN5
value0[2] => Mux29.IN6
value0[2] => Mux29.IN7
value0[2] => Mux29.IN8
value0[2] => Mux29.IN9
value0[2] => Mux29.IN10
value0[2] => Mux29.IN11
value0[3] => Mux28.IN4
value0[3] => Mux28.IN5
value0[3] => Mux28.IN6
value0[3] => Mux28.IN7
value0[3] => Mux28.IN8
value0[3] => Mux28.IN9
value0[3] => Mux28.IN10
value0[3] => Mux28.IN11
value0[4] => Mux27.IN4
value0[4] => Mux27.IN5
value0[4] => Mux27.IN6
value0[4] => Mux27.IN7
value0[4] => Mux27.IN8
value0[4] => Mux27.IN9
value0[4] => Mux27.IN10
value0[4] => Mux27.IN11
value0[5] => Mux26.IN4
value0[5] => Mux26.IN5
value0[5] => Mux26.IN6
value0[5] => Mux26.IN7
value0[5] => Mux26.IN8
value0[5] => Mux26.IN9
value0[5] => Mux26.IN10
value0[5] => Mux26.IN11
value0[6] => Mux25.IN4
value0[6] => Mux25.IN5
value0[6] => Mux25.IN6
value0[6] => Mux25.IN7
value0[6] => Mux25.IN8
value0[6] => Mux25.IN9
value0[6] => Mux25.IN10
value0[6] => Mux25.IN11
value0[7] => Mux24.IN4
value0[7] => Mux24.IN5
value0[7] => Mux24.IN6
value0[7] => Mux24.IN7
value0[7] => Mux24.IN8
value0[7] => Mux24.IN9
value0[7] => Mux24.IN10
value0[7] => Mux24.IN11
value0[8] => Mux23.IN4
value0[8] => Mux23.IN5
value0[8] => Mux23.IN6
value0[8] => Mux23.IN7
value0[8] => Mux23.IN8
value0[8] => Mux23.IN9
value0[8] => Mux23.IN10
value0[8] => Mux23.IN11
value0[9] => Mux22.IN4
value0[9] => Mux22.IN5
value0[9] => Mux22.IN6
value0[9] => Mux22.IN7
value0[9] => Mux22.IN8
value0[9] => Mux22.IN9
value0[9] => Mux22.IN10
value0[9] => Mux22.IN11
value0[10] => Mux21.IN4
value0[10] => Mux21.IN5
value0[10] => Mux21.IN6
value0[10] => Mux21.IN7
value0[10] => Mux21.IN8
value0[10] => Mux21.IN9
value0[10] => Mux21.IN10
value0[10] => Mux21.IN11
value0[11] => Mux20.IN4
value0[11] => Mux20.IN5
value0[11] => Mux20.IN6
value0[11] => Mux20.IN7
value0[11] => Mux20.IN8
value0[11] => Mux20.IN9
value0[11] => Mux20.IN10
value0[11] => Mux20.IN11
value0[12] => Mux19.IN4
value0[12] => Mux19.IN5
value0[12] => Mux19.IN6
value0[12] => Mux19.IN7
value0[12] => Mux19.IN8
value0[12] => Mux19.IN9
value0[12] => Mux19.IN10
value0[12] => Mux19.IN11
value0[13] => Mux18.IN4
value0[13] => Mux18.IN5
value0[13] => Mux18.IN6
value0[13] => Mux18.IN7
value0[13] => Mux18.IN8
value0[13] => Mux18.IN9
value0[13] => Mux18.IN10
value0[13] => Mux18.IN11
value0[14] => Mux17.IN4
value0[14] => Mux17.IN5
value0[14] => Mux17.IN6
value0[14] => Mux17.IN7
value0[14] => Mux17.IN8
value0[14] => Mux17.IN9
value0[14] => Mux17.IN10
value0[14] => Mux17.IN11
value0[15] => Mux16.IN4
value0[15] => Mux16.IN5
value0[15] => Mux16.IN6
value0[15] => Mux16.IN7
value0[15] => Mux16.IN8
value0[15] => Mux16.IN9
value0[15] => Mux16.IN10
value0[15] => Mux16.IN11
value0[16] => Mux15.IN4
value0[16] => Mux15.IN5
value0[16] => Mux15.IN6
value0[16] => Mux15.IN7
value0[16] => Mux15.IN8
value0[16] => Mux15.IN9
value0[16] => Mux15.IN10
value0[16] => Mux15.IN11
value0[17] => Mux14.IN4
value0[17] => Mux14.IN5
value0[17] => Mux14.IN6
value0[17] => Mux14.IN7
value0[17] => Mux14.IN8
value0[17] => Mux14.IN9
value0[17] => Mux14.IN10
value0[17] => Mux14.IN11
value0[18] => Mux13.IN4
value0[18] => Mux13.IN5
value0[18] => Mux13.IN6
value0[18] => Mux13.IN7
value0[18] => Mux13.IN8
value0[18] => Mux13.IN9
value0[18] => Mux13.IN10
value0[18] => Mux13.IN11
value0[19] => Mux12.IN4
value0[19] => Mux12.IN5
value0[19] => Mux12.IN6
value0[19] => Mux12.IN7
value0[19] => Mux12.IN8
value0[19] => Mux12.IN9
value0[19] => Mux12.IN10
value0[19] => Mux12.IN11
value0[20] => Mux11.IN4
value0[20] => Mux11.IN5
value0[20] => Mux11.IN6
value0[20] => Mux11.IN7
value0[20] => Mux11.IN8
value0[20] => Mux11.IN9
value0[20] => Mux11.IN10
value0[20] => Mux11.IN11
value0[21] => Mux10.IN4
value0[21] => Mux10.IN5
value0[21] => Mux10.IN6
value0[21] => Mux10.IN7
value0[21] => Mux10.IN8
value0[21] => Mux10.IN9
value0[21] => Mux10.IN10
value0[21] => Mux10.IN11
value0[22] => Mux9.IN4
value0[22] => Mux9.IN5
value0[22] => Mux9.IN6
value0[22] => Mux9.IN7
value0[22] => Mux9.IN8
value0[22] => Mux9.IN9
value0[22] => Mux9.IN10
value0[22] => Mux9.IN11
value0[23] => Mux8.IN4
value0[23] => Mux8.IN5
value0[23] => Mux8.IN6
value0[23] => Mux8.IN7
value0[23] => Mux8.IN8
value0[23] => Mux8.IN9
value0[23] => Mux8.IN10
value0[23] => Mux8.IN11
value0[24] => Mux7.IN4
value0[24] => Mux7.IN5
value0[24] => Mux7.IN6
value0[24] => Mux7.IN7
value0[24] => Mux7.IN8
value0[24] => Mux7.IN9
value0[24] => Mux7.IN10
value0[24] => Mux7.IN11
value0[25] => Mux6.IN4
value0[25] => Mux6.IN5
value0[25] => Mux6.IN6
value0[25] => Mux6.IN7
value0[25] => Mux6.IN8
value0[25] => Mux6.IN9
value0[25] => Mux6.IN10
value0[25] => Mux6.IN11
value0[26] => Mux5.IN4
value0[26] => Mux5.IN5
value0[26] => Mux5.IN6
value0[26] => Mux5.IN7
value0[26] => Mux5.IN8
value0[26] => Mux5.IN9
value0[26] => Mux5.IN10
value0[26] => Mux5.IN11
value0[27] => Mux4.IN4
value0[27] => Mux4.IN5
value0[27] => Mux4.IN6
value0[27] => Mux4.IN7
value0[27] => Mux4.IN8
value0[27] => Mux4.IN9
value0[27] => Mux4.IN10
value0[27] => Mux4.IN11
value0[28] => Mux3.IN4
value0[28] => Mux3.IN5
value0[28] => Mux3.IN6
value0[28] => Mux3.IN7
value0[28] => Mux3.IN8
value0[28] => Mux3.IN9
value0[28] => Mux3.IN10
value0[28] => Mux3.IN11
value0[29] => Mux2.IN4
value0[29] => Mux2.IN5
value0[29] => Mux2.IN6
value0[29] => Mux2.IN7
value0[29] => Mux2.IN8
value0[29] => Mux2.IN9
value0[29] => Mux2.IN10
value0[29] => Mux2.IN11
value0[30] => Mux1.IN4
value0[30] => Mux1.IN5
value0[30] => Mux1.IN6
value0[30] => Mux1.IN7
value0[30] => Mux1.IN8
value0[30] => Mux1.IN9
value0[30] => Mux1.IN10
value0[30] => Mux1.IN11
value0[31] => Mux0.IN4
value0[31] => Mux0.IN5
value0[31] => Mux0.IN6
value0[31] => Mux0.IN7
value0[31] => Mux0.IN8
value0[31] => Mux0.IN9
value0[31] => Mux0.IN10
value0[31] => Mux0.IN11
value1[0] => Mux31.IN12
value1[1] => Mux30.IN12
value1[2] => Mux29.IN12
value1[3] => Mux28.IN12
value1[4] => Mux27.IN12
value1[5] => Mux26.IN12
value1[6] => Mux25.IN12
value1[7] => Mux24.IN12
value1[8] => Mux23.IN12
value1[9] => Mux22.IN12
value1[10] => Mux21.IN12
value1[11] => Mux20.IN12
value1[12] => Mux19.IN12
value1[13] => Mux18.IN12
value1[14] => Mux17.IN12
value1[15] => Mux16.IN12
value1[16] => Mux15.IN12
value1[17] => Mux14.IN12
value1[18] => Mux13.IN12
value1[19] => Mux12.IN12
value1[20] => Mux11.IN12
value1[21] => Mux10.IN12
value1[22] => Mux9.IN12
value1[23] => Mux8.IN12
value1[24] => Mux7.IN12
value1[25] => Mux6.IN12
value1[26] => Mux5.IN12
value1[27] => Mux4.IN12
value1[28] => Mux3.IN12
value1[29] => Mux2.IN12
value1[30] => Mux1.IN12
value1[31] => Mux0.IN12
value2[0] => Mux31.IN13
value2[1] => Mux30.IN13
value2[2] => Mux29.IN13
value2[3] => Mux28.IN13
value2[4] => Mux27.IN13
value2[5] => Mux26.IN13
value2[6] => Mux25.IN13
value2[7] => Mux24.IN13
value2[8] => Mux23.IN13
value2[9] => Mux22.IN13
value2[10] => Mux21.IN13
value2[11] => Mux20.IN13
value2[12] => Mux19.IN13
value2[13] => Mux18.IN13
value2[14] => Mux17.IN13
value2[15] => Mux16.IN13
value2[16] => Mux15.IN13
value2[17] => Mux14.IN13
value2[18] => Mux13.IN13
value2[19] => Mux12.IN13
value2[20] => Mux11.IN13
value2[21] => Mux10.IN13
value2[22] => Mux9.IN13
value2[23] => Mux8.IN13
value2[24] => Mux7.IN13
value2[25] => Mux6.IN13
value2[26] => Mux5.IN13
value2[27] => Mux4.IN13
value2[28] => Mux3.IN13
value2[29] => Mux2.IN13
value2[30] => Mux1.IN13
value2[31] => Mux0.IN13
value3[0] => Mux31.IN14
value3[1] => Mux30.IN14
value3[2] => Mux29.IN14
value3[3] => Mux28.IN14
value3[4] => Mux27.IN14
value3[5] => Mux26.IN14
value3[6] => Mux25.IN14
value3[7] => Mux24.IN14
value3[8] => Mux23.IN14
value3[9] => Mux22.IN14
value3[10] => Mux21.IN14
value3[11] => Mux20.IN14
value3[12] => Mux19.IN14
value3[13] => Mux18.IN14
value3[14] => Mux17.IN14
value3[15] => Mux16.IN14
value3[16] => Mux15.IN14
value3[17] => Mux14.IN14
value3[18] => Mux13.IN14
value3[19] => Mux12.IN14
value3[20] => Mux11.IN14
value3[21] => Mux10.IN14
value3[22] => Mux9.IN14
value3[23] => Mux8.IN14
value3[24] => Mux7.IN14
value3[25] => Mux6.IN14
value3[26] => Mux5.IN14
value3[27] => Mux4.IN14
value3[28] => Mux3.IN14
value3[29] => Mux2.IN14
value3[30] => Mux1.IN14
value3[31] => Mux0.IN14
value4[0] => Mux31.IN15
value4[1] => Mux30.IN15
value4[2] => Mux29.IN15
value4[3] => Mux28.IN15
value4[4] => Mux27.IN15
value4[5] => Mux26.IN15
value4[6] => Mux25.IN15
value4[7] => Mux24.IN15
value4[8] => Mux23.IN15
value4[9] => Mux22.IN15
value4[10] => Mux21.IN15
value4[11] => Mux20.IN15
value4[12] => Mux19.IN15
value4[13] => Mux18.IN15
value4[14] => Mux17.IN15
value4[15] => Mux16.IN15
value4[16] => Mux15.IN15
value4[17] => Mux14.IN15
value4[18] => Mux13.IN15
value4[19] => Mux12.IN15
value4[20] => Mux11.IN15
value4[21] => Mux10.IN15
value4[22] => Mux9.IN15
value4[23] => Mux8.IN15
value4[24] => Mux7.IN15
value4[25] => Mux6.IN15
value4[26] => Mux5.IN15
value4[27] => Mux4.IN15
value4[28] => Mux3.IN15
value4[29] => Mux2.IN15
value4[30] => Mux1.IN15
value4[31] => Mux0.IN15
value5[0] => Mux31.IN16
value5[1] => Mux30.IN16
value5[2] => Mux29.IN16
value5[3] => Mux28.IN16
value5[4] => Mux27.IN16
value5[5] => Mux26.IN16
value5[6] => Mux25.IN16
value5[7] => Mux24.IN16
value5[8] => Mux23.IN16
value5[9] => Mux22.IN16
value5[10] => Mux21.IN16
value5[11] => Mux20.IN16
value5[12] => Mux19.IN16
value5[13] => Mux18.IN16
value5[14] => Mux17.IN16
value5[15] => Mux16.IN16
value5[16] => Mux15.IN16
value5[17] => Mux14.IN16
value5[18] => Mux13.IN16
value5[19] => Mux12.IN16
value5[20] => Mux11.IN16
value5[21] => Mux10.IN16
value5[22] => Mux9.IN16
value5[23] => Mux8.IN16
value5[24] => Mux7.IN16
value5[25] => Mux6.IN16
value5[26] => Mux5.IN16
value5[27] => Mux4.IN16
value5[28] => Mux3.IN16
value5[29] => Mux2.IN16
value5[30] => Mux1.IN16
value5[31] => Mux0.IN16
value6[0] => Mux31.IN17
value6[1] => Mux30.IN17
value6[2] => Mux29.IN17
value6[3] => Mux28.IN17
value6[4] => Mux27.IN17
value6[5] => Mux26.IN17
value6[6] => Mux25.IN17
value6[7] => Mux24.IN17
value6[8] => Mux23.IN17
value6[9] => Mux22.IN17
value6[10] => Mux21.IN17
value6[11] => Mux20.IN17
value6[12] => Mux19.IN17
value6[13] => Mux18.IN17
value6[14] => Mux17.IN17
value6[15] => Mux16.IN17
value6[16] => Mux15.IN17
value6[17] => Mux14.IN17
value6[18] => Mux13.IN17
value6[19] => Mux12.IN17
value6[20] => Mux11.IN17
value6[21] => Mux10.IN17
value6[22] => Mux9.IN17
value6[23] => Mux8.IN17
value6[24] => Mux7.IN17
value6[25] => Mux6.IN17
value6[26] => Mux5.IN17
value6[27] => Mux4.IN17
value6[28] => Mux3.IN17
value6[29] => Mux2.IN17
value6[30] => Mux1.IN17
value6[31] => Mux0.IN17
value7[0] => Mux31.IN18
value7[1] => Mux30.IN18
value7[2] => Mux29.IN18
value7[3] => Mux28.IN18
value7[4] => Mux27.IN18
value7[5] => Mux26.IN18
value7[6] => Mux25.IN18
value7[7] => Mux24.IN18
value7[8] => Mux23.IN18
value7[9] => Mux22.IN18
value7[10] => Mux21.IN18
value7[11] => Mux20.IN18
value7[12] => Mux19.IN18
value7[13] => Mux18.IN18
value7[14] => Mux17.IN18
value7[15] => Mux16.IN18
value7[16] => Mux15.IN18
value7[17] => Mux14.IN18
value7[18] => Mux13.IN18
value7[19] => Mux12.IN18
value7[20] => Mux11.IN18
value7[21] => Mux10.IN18
value7[22] => Mux9.IN18
value7[23] => Mux8.IN18
value7[24] => Mux7.IN18
value7[25] => Mux6.IN18
value7[26] => Mux5.IN18
value7[27] => Mux4.IN18
value7[28] => Mux3.IN18
value7[29] => Mux2.IN18
value7[30] => Mux1.IN18
value7[31] => Mux0.IN18
value8[0] => Mux31.IN19
value8[1] => Mux30.IN19
value8[2] => Mux29.IN19
value8[3] => Mux28.IN19
value8[4] => Mux27.IN19
value8[5] => Mux26.IN19
value8[6] => Mux25.IN19
value8[7] => Mux24.IN19
value8[8] => Mux23.IN19
value8[9] => Mux22.IN19
value8[10] => Mux21.IN19
value8[11] => Mux20.IN19
value8[12] => Mux19.IN19
value8[13] => Mux18.IN19
value8[14] => Mux17.IN19
value8[15] => Mux16.IN19
value8[16] => Mux15.IN19
value8[17] => Mux14.IN19
value8[18] => Mux13.IN19
value8[19] => Mux12.IN19
value8[20] => Mux11.IN19
value8[21] => Mux10.IN19
value8[22] => Mux9.IN19
value8[23] => Mux8.IN19
value8[24] => Mux7.IN19
value8[25] => Mux6.IN19
value8[26] => Mux5.IN19
value8[27] => Mux4.IN19
value8[28] => Mux3.IN19
value8[29] => Mux2.IN19
value8[30] => Mux1.IN19
value8[31] => Mux0.IN19
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


