Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  6 21:53:17 2022
| Host         : Barfie running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 27
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 18         |
| TIMING-20 | Warning  | Non-clocked latch            | 9          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[1]_C/CLR, SP0/hsprite_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[2]_C/CLR, SP0/hsprite_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[3]_C/CLR, SP0/hsprite_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[4]_C/CLR, SP0/hsprite_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[5]_C/CLR, SP0/hsprite_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[6]_C/CLR, SP0/hsprite_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[7]_C/CLR, SP0/hsprite_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[8]_C/CLR, SP0/hsprite_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell SP0/hsprite_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SP0/hsprite_reg[9]_C/CLR, SP0/hsprite_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[1]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[2]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[3]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[4]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[5]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[6]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[7]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[8]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch SP0/hsprite_reg[9]_LDC cannot be properly analyzed as its control pin SP0/hsprite_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


