// Seed: 3563852509
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    output logic id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output tri0 id_13,
    input supply0 id_14,
    input wire id_15,
    input tri1 id_16,
    input wand id_17,
    output wand id_18,
    output supply0 id_19,
    input wor id_20,
    input wand id_21,
    input supply1 id_22,
    input tri1 id_23,
    output uwire id_24,
    output wand id_25,
    input tri1 id_26,
    input wor id_27,
    output uwire id_28,
    output supply1 id_29,
    input tri id_30,
    output wor id_31,
    input tri0 id_32,
    input supply1 id_33,
    input wor id_34,
    input wor id_35,
    output supply1 id_36,
    input wire id_37,
    input tri1 id_38,
    input uwire id_39,
    input supply1 id_40,
    output uwire id_41,
    output wor id_42,
    input tri0 id_43,
    output tri1 id_44,
    input wand id_45,
    output tri0 id_46
);
  wire id_48;
  wire id_49;
  module_0(
      id_48
  );
  initial begin
    id_9 <= 1;
  end
endmodule
