

================================================================
== Vitis HLS Report for 'wedgePatch_init'
================================================================
* Date:           Tue Jul 30 23:06:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.682 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      219|      220|  2.190 us|  2.200 us|  219|  220|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getParallelograms_fu_232      |getParallelograms      |       27|       27|  0.270 us|  0.270 us|   27|   27|     none|
        |grp_get_acceptanceCorners_fu_242  |get_acceptanceCorners  |       24|       25|  0.240 us|  0.250 us|   24|   25|     none|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter  |      160|      160|         2|          1|          1|   160|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      151|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|      724|     1810|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      361|    -|
|Register             |        -|     -|       55|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      779|     2322|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+----+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+----+-----+------+-----+
    |grp_getParallelograms_fu_232      |getParallelograms      |        0|   0|  399|  1011|    0|
    |grp_get_acceptanceCorners_fu_242  |get_acceptanceCorners  |        0|   0|  325|   799|    0|
    +----------------------------------+-----------------------+---------+----+-----+------+-----+
    |Total                             |                       |        0|   0|  724|  1810|    0|
    +----------------------------------+-----------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_377_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln103_1_fu_366_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln103_fu_350_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln94_fu_248_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln98_1_fu_383_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln98_fu_318_p2       |         +|   0|  0|  12|           5|           1|
    |i_2_fu_260_p2            |         +|   0|  0|  10|           3|           1|
    |and_ln94_fu_312_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_306_p2     |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln94_fu_254_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln98_fu_266_p2      |      icmp|   0|  0|  10|           7|           6|
    |or_ln98_fu_324_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln94_1_fu_280_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln94_fu_272_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln98_1_fu_338_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln98_2_fu_389_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln98_fu_330_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |xor_ln94_fu_300_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 151|          69|          56|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |a_reg_210                   |   9|          2|    5|         10|
    |ap_NS_fsm                   |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1     |  14|          3|    1|          3|
    |ap_phi_mux_a_phi_fu_214_p4  |   9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_192_p4  |   9|          2|    3|          6|
    |b_reg_221                   |   9|          2|    2|          4|
    |i_reg_188                   |   9|          2|    3|          6|
    |indvar_flatten13_reg_177    |   9|          2|    8|         16|
    |indvar_flatten_reg_199      |   9|          2|    7|         14|
    |wp_parameters_address0      |  31|          6|    7|         42|
    |wp_parameters_address1      |  31|          6|    7|         42|
    |wp_parameters_ce0           |  20|          4|    1|          4|
    |wp_parameters_ce1           |  20|          4|    1|          4|
    |wp_parameters_d0            |  20|          4|   32|        128|
    |wp_parameters_d1            |  31|          6|   32|        192|
    |wp_parameters_we0           |  20|          4|    1|          4|
    |wp_parameters_we1           |  20|          4|    1|          4|
    |wp_superpoints_address0     |  14|          3|    8|         24|
    |wp_superpoints_ce0          |  14|          3|    1|          3|
    |wp_superpoints_ce1          |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 361|         73|  127|        528|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |a_reg_210                                      |  5|   0|    5|          0|
    |ap_CS_fsm                                      |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |  1|   0|    1|          0|
    |b_reg_221                                      |  2|   0|    2|          0|
    |grp_getParallelograms_fu_232_ap_start_reg      |  1|   0|    1|          0|
    |grp_get_acceptanceCorners_fu_242_ap_start_reg  |  1|   0|    1|          0|
    |i_reg_188                                      |  3|   0|    3|          0|
    |icmp_ln94_reg_407                              |  1|   0|    1|          0|
    |indvar_flatten13_reg_177                       |  8|   0|    8|          0|
    |indvar_flatten_reg_199                         |  7|   0|    7|          0|
    |select_ln94_1_reg_411                          |  3|   0|    3|          0|
    |select_ln98_1_reg_416                          |  5|   0|    5|          0|
    |zext_ln103_2_reg_421                           |  8|   0|   64|         56|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 55|   0|  111|         56|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  wedgePatch_init|  return value|
|wp_superpoints_address0  |  out|    8|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_ce0       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_we0       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_d0        |  out|   32|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_q0        |   in|   32|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_address1  |  out|    8|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_ce1       |  out|    1|   ap_memory|   wp_superpoints|         array|
|wp_superpoints_q1        |   in|   32|   ap_memory|   wp_superpoints|         array|
|wp_parameters_address0   |  out|    7|   ap_memory|    wp_parameters|         array|
|wp_parameters_ce0        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_we0        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_d0         |  out|   32|   ap_memory|    wp_parameters|         array|
|wp_parameters_q0         |   in|   32|   ap_memory|    wp_parameters|         array|
|wp_parameters_address1   |  out|    7|   ap_memory|    wp_parameters|         array|
|wp_parameters_ce1        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_we1        |  out|    1|   ap_memory|    wp_parameters|         array|
|wp_parameters_d1         |  out|   32|   ap_memory|    wp_parameters|         array|
|wp_parameters_q1         |   in|   32|   ap_memory|    wp_parameters|         array|
|superpointsI_address0    |  out|    8|   ap_memory|     superpointsI|         array|
|superpointsI_ce0         |  out|    1|   ap_memory|     superpointsI|         array|
|superpointsI_q0          |   in|   32|   ap_memory|     superpointsI|         array|
+-------------------------+-----+-----+------------+-----------------+--------------+

