Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "btn_clk_divider.v" in library work
Compiling verilog file "servo_pwm.v" in library work
Module <btn_clk_divider> compiled
Compiling verilog file "contador_8bits.v" in library work
Module <servo_pwm> compiled
Compiling verilog file "btn_controller.v" in library work
Module <contador_8bits> compiled
Compiling verilog file "servo_controller.v" in library work
Module <btn_controller> compiled
Compiling verilog file "serial_mov.v" in library work
Module <servo_controller> compiled
Compiling verilog file "main.v" in library work
Module <serial_mov> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <servo_controller> in library <work> with parameters.
	uno = "00000000000000000000000000000001"

Analyzing hierarchy for module <serial_mov> in library <work> with parameters.
	add = "01"
	point1_1 = "01010101"
	point1_2 = "11010101"
	point1_3 = "01001110"
	point1_4 = "11011011"
	point2_1 = "01001100"
	point2_2 = "11011101"
	point2_3 = "00100000"
	point2_4 = "11111111"
	point3_1 = "10110010"
	point3_2 = "10110110"
	point3_3 = "10010110"
	point3_4 = "10000000"
	point4_1 = "10110010"
	point4_2 = "11001010"
	point4_3 = "11010001"
	point4_4 = "01111111"
	pos_gripper = "10000000"
	sub = "10"
	zero = "00"

Analyzing hierarchy for module <btn_controller> in library <work>.

Analyzing hierarchy for module <contador_8bits> in library <work>.

Analyzing hierarchy for module <servo_pwm> in library <work> with parameters.
	ClkDiv = "00000000000000000000000011000011"
	init = "000010001100"

Analyzing hierarchy for module <btn_clk_divider> in library <work> with parameters.
	cfinal = "00000000000001011111010111100001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <servo_controller> in library <work>.
	uno = 32'sb00000000000000000000000000000001
Module <servo_controller> is correct for synthesis.
 
Analyzing module <btn_controller> in library <work>.
Module <btn_controller> is correct for synthesis.
 
Analyzing module <contador_8bits> in library <work>.
Module <contador_8bits> is correct for synthesis.
 
Analyzing module <servo_pwm> in library <work>.
	ClkDiv = 32'sb00000000000000000000000011000011
	init = 12'b000010001100
Module <servo_pwm> is correct for synthesis.
 
Analyzing module <btn_clk_divider> in library <work>.
	cfinal = 32'sb00000000000001011111010111100001
Module <btn_clk_divider> is correct for synthesis.
 
Analyzing module <serial_mov> in library <work>.
	add = 2'b01
	point1_1 = 8'b01010101
	point1_2 = 8'b11010101
	point1_3 = 8'b01001110
	point1_4 = 8'b11011011
	point2_1 = 8'b01001100
	point2_2 = 8'b11011101
	point2_3 = 8'b00100000
	point2_4 = 8'b11111111
	point3_1 = 8'b10110010
	point3_2 = 8'b10110110
	point3_3 = 8'b10010110
	point3_4 = 8'b10000000
	point4_1 = 8'b10110010
	point4_2 = 8'b11001010
	point4_3 = 8'b11010001
	point4_4 = 8'b01111111
	pos_gripper = 8'b10000000
	sub = 2'b10
	zero = 2'b00
Module <serial_mov> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <serial_mov>.
    Related source file is "serial_mov.v".
INFO:Xst:1799 - State 110 is never reached in FSM <EST>.
INFO:Xst:1799 - State 111 is never reached in FSM <EST>.
    Found finite state machine <FSM_0> for signal <EST>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 36                                             |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | sw                        (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <btn1>.
    Found 2-bit register for signal <btn2>.
    Found 2-bit register for signal <btn3>.
    Found 2-bit register for signal <btn4>.
    Found 2-bit register for signal <btn5>.
    Found 8-bit comparator greater for signal <btn1$cmp_gt0000> created at line 156.
    Found 8-bit comparator less for signal <btn1$cmp_lt0000> created at line 153.
    Found 8-bit comparator greater for signal <btn2$cmp_gt0000> created at line 166.
    Found 8-bit comparator less for signal <btn2$cmp_lt0000> created at line 163.
    Found 8-bit comparator greater for signal <btn3$cmp_gt0000> created at line 176.
    Found 8-bit comparator less for signal <btn3$cmp_lt0000> created at line 173.
    Found 8-bit comparator greater for signal <btn4$cmp_gt0000> created at line 186.
    Found 8-bit comparator less for signal <btn4$cmp_lt0000> created at line 183.
    Found 8-bit comparator greater for signal <btn5$cmp_gt0000> created at line 196.
    Found 8-bit comparator less for signal <btn5$cmp_lt0000> created at line 193.
    Found 8-bit register for signal <point_s1>.
    Found 8-bit register for signal <point_s2>.
    Found 8-bit register for signal <point_s3>.
    Found 8-bit register for signal <point_s4>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  42 D-type flip-flop(s).
	inferred  10 Comparator(s).
Unit <serial_mov> synthesized.


Synthesizing Unit <contador_8bits>.
    Related source file is "contador_8bits.v".
    Found 8-bit updown counter for signal <pos>.
    Found 8-bit comparator greater for signal <pos$cmp_gt0000> created at line 51.
    Found 8-bit comparator less for signal <pos$cmp_lt0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <contador_8bits> synthesized.


Synthesizing Unit <servo_pwm>.
    Related source file is "servo_pwm.v".
WARNING:Xst:646 - Signal <count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <servo_pulse>.
    Found 8-bit up counter for signal <ClkCount>.
    Found 1-bit register for signal <ClkTick>.
    Found 12-bit adder for signal <old_count_3$addsub0000> created at line 36.
    Found 13-bit up counter for signal <PulseCount>.
    Found 13-bit comparator less for signal <servo_pulse$cmp_lt0000> created at line 37.
    Summary:
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <servo_pwm> synthesized.


Synthesizing Unit <btn_clk_divider>.
    Related source file is "btn_clk_divider.v".
    Found 1-bit register for signal <out>.
    Found 19-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <btn_clk_divider> synthesized.


Synthesizing Unit <btn_controller>.
    Related source file is "btn_controller.v".
Unit <btn_controller> synthesized.


Synthesizing Unit <servo_controller>.
    Related source file is "servo_controller.v".
Unit <servo_controller> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 12-bit adder                                          : 10
# Counters                                             : 30
 13-bit up counter                                     : 5
 19-bit up counter                                     : 15
 8-bit up counter                                      : 5
 8-bit updown counter                                  : 5
# Registers                                            : 34
 1-bit register                                        : 20
 2-bit register                                        : 5
 8-bit register                                        : 9
# Comparators                                          : 25
 13-bit comparator less                                : 5
 8-bit comparator greater                              : 10
 8-bit comparator less                                 : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <serial_mov/EST/FSM> on signal <EST[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | unreached
 111   | unreached
-------------------
INFO:Xst:2261 - The FF/Latch <servo_pulse_1> in Unit <servo_pwm> is equivalent to the following 6 FFs/Latches, which will be removed : <servo_pulse_2> <servo_pulse_3> <servo_pulse_4> <servo_pulse_5> <servo_pulse_6> <servo_pulse_7> 
INFO:Xst:2261 - The FF/Latch <servo_pulse_1> in Unit <servo_pwm> is equivalent to the following 6 FFs/Latches, which will be removed : <servo_pulse_2> <servo_pulse_3> <servo_pulse_4> <servo_pulse_5> <servo_pulse_6> <servo_pulse_7> 
INFO:Xst:2261 - The FF/Latch <servo_pulse_1> in Unit <servo_pwm> is equivalent to the following 6 FFs/Latches, which will be removed : <servo_pulse_2> <servo_pulse_3> <servo_pulse_4> <servo_pulse_5> <servo_pulse_6> <servo_pulse_7> 
INFO:Xst:2261 - The FF/Latch <servo_pulse_1> in Unit <servo_pwm> is equivalent to the following 6 FFs/Latches, which will be removed : <servo_pulse_2> <servo_pulse_3> <servo_pulse_4> <servo_pulse_5> <servo_pulse_6> <servo_pulse_7> 
INFO:Xst:2261 - The FF/Latch <servo_pulse_1> in Unit <servo_pwm> is equivalent to the following 6 FFs/Latches, which will be removed : <servo_pulse_2> <servo_pulse_3> <servo_pulse_4> <servo_pulse_5> <servo_pulse_6> <servo_pulse_7> 
WARNING:Xst:2677 - Node <servo_pulse_1> of sequential type is unconnected in block <servo_pwm>.
WARNING:Xst:2677 - Node <servo_pulse_1> of sequential type is unconnected in block <servo_pwm>.
WARNING:Xst:2677 - Node <servo_pulse_1> of sequential type is unconnected in block <servo_pwm>.
WARNING:Xst:2677 - Node <servo_pulse_1> of sequential type is unconnected in block <servo_pwm>.
WARNING:Xst:2677 - Node <servo_pulse_1> of sequential type is unconnected in block <servo_pwm>.
WARNING:Xst:2404 -  FFs/Latches <servo_pulse<7:1>> (without init value) have a constant value of 0 in block <servo_pwm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 10
 12-bit adder                                          : 10
# Counters                                             : 30
 13-bit up counter                                     : 5
 19-bit up counter                                     : 15
 8-bit up counter                                      : 5
 8-bit updown counter                                  : 5
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 25
 13-bit comparator less                                : 5
 8-bit comparator greater                              : 10
 8-bit comparator less                                 : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <serial_mov> ...
WARNING:Xst:1293 - FF/Latch <point_s2_7> has a constant value of 1 in block <serial_mov>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <point_s2_7> has a constant value of 1 in block <serial_mov>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <servo_pwm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 50.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 468
 Flip-Flops                                            : 468

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 1885
#      GND                         : 1
#      INV                         : 61
#      LUT1                        : 367
#      LUT2                        : 71
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 40
#      LUT3_L                      : 5
#      LUT4                        : 299
#      LUT4_D                      : 6
#      LUT4_L                      : 2
#      MUXCY                       : 594
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 430
# FlipFlops/Latches                : 468
#      FD                          : 5
#      FDE                         : 43
#      FDR                         : 340
#      FDRE                        : 80
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      448  out of    960    46%  
 Number of Slice Flip Flops:            468  out of   1920    24%  
 Number of 4 input LUTs:                853  out of   1920    44%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of     83     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+---------------------------------------------+-------+
Clock Signal                          | Clock buffer(FF name)                       | Load  |
--------------------------------------+---------------------------------------------+-------+
clk                                   | BUFGP                                       | 428   |
servo_controller5/btn_clk_dividerP/out| NONE(servo_controller5/contador_8bits/pos_0)| 8     |
servo_controller4/btn_clk_dividerP/out| NONE(servo_controller4/contador_8bits/pos_0)| 8     |
servo_controller3/btn_clk_dividerP/out| NONE(servo_controller3/contador_8bits/pos_0)| 8     |
servo_controller2/btn_clk_dividerP/out| NONE(servo_controller2/contador_8bits/pos_0)| 8     |
servo_controller1/btn_clk_dividerP/out| NONE(servo_controller1/contador_8bits/pos_0)| 8     |
--------------------------------------+---------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.610ns (Maximum Frequency: 116.147MHz)
   Minimum input arrival time before clock: 3.762ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.610ns (frequency: 116.147MHz)
  Total number of paths / destination ports: 12253 / 906
-------------------------------------------------------------------------
Delay:               8.610ns (Levels of Logic = 9)
  Source:            serial_mov/EST_FSM_FFd1 (FF)
  Destination:       serial_mov/btn1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: serial_mov/EST_FSM_FFd1 to serial_mov/btn1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.568  serial_mov/EST_FSM_FFd1 (serial_mov/EST_FSM_FFd1)
     LUT4:I2->O            1   0.612   0.360  serial_mov/EST_FSM_FFd3-In233 (serial_mov/EST_FSM_FFd3-In233)
     LUT4:I3->O           24   0.612   1.094  serial_mov/EST_FSM_FFd3-In260 (serial_mov/EST_FSM_FFd3-In260)
     LUT3:I2->O           29   0.612   1.102  serial_mov/EST_FSM_FFd3-In406_2 (serial_mov/EST_FSM_FFd3-In4061)
     LUT3:I2->O            1   0.612   0.000  serial_mov/Mcompar_btn1_cmp_lt0000_lut<4> (serial_mov/Mcompar_btn1_cmp_lt0000_lut<4>)
     MUXCY:S->O            1   0.404   0.000  serial_mov/Mcompar_btn1_cmp_lt0000_cy<4> (serial_mov/Mcompar_btn1_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  serial_mov/Mcompar_btn1_cmp_lt0000_cy<5> (serial_mov/Mcompar_btn1_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  serial_mov/Mcompar_btn1_cmp_lt0000_cy<6> (serial_mov/Mcompar_btn1_cmp_lt0000_cy<6>)
     MUXCY:CI->O           2   0.399   0.380  serial_mov/Mcompar_btn1_cmp_lt0000_cy<7> (serial_mov/Mcompar_btn1_cmp_lt0000_cy<7>)
     INV:I->O              1   0.612   0.357  serial_mov/Mcompar_btn1_cmp_lt0000_cy<7>_inv_INV_0 (serial_mov/N02)
     FDR:D                     0.268          serial_mov/btn1_0
    ----------------------------------------
    Total                      8.610ns (4.748ns logic, 3.861ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'servo_controller5/btn_clk_dividerP/out'
  Clock period: 5.252ns (frequency: 190.422MHz)
  Total number of paths / destination ports: 544 / 16
-------------------------------------------------------------------------
Delay:               5.252ns (Levels of Logic = 3)
  Source:            servo_controller5/contador_8bits/pos_2 (FF)
  Destination:       servo_controller5/contador_8bits/pos_0 (FF)
  Source Clock:      servo_controller5/btn_clk_dividerP/out rising
  Destination Clock: servo_controller5/btn_clk_dividerP/out rising

  Data Path: servo_controller5/contador_8bits/pos_2 to servo_controller5/contador_8bits/pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.945  servo_controller5/contador_8bits/pos_2 (servo_controller5/contador_8bits/pos_2)
     LUT4_D:I0->O          9   0.612   0.727  servo_controller5/contador_8bits/pos_and000025 (servo_controller5/contador_8bits/pos_and000025)
     LUT3_L:I2->LO         1   0.612   0.103  servo_controller5/contador_8bits/pos_and000038 (servo_controller5/contador_8bits/pos_and0000)
     LUT4:I3->O            8   0.612   0.643  servo_controller5/contador_8bits/pos_not000127 (servo_controller5/contador_8bits/pos_not0001)
     FDE:CE                    0.483          servo_controller5/contador_8bits/pos_0
    ----------------------------------------
    Total                      5.252ns (2.833ns logic, 2.418ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'servo_controller4/btn_clk_dividerP/out'
  Clock period: 5.343ns (frequency: 187.154MHz)
  Total number of paths / destination ports: 544 / 16
-------------------------------------------------------------------------
Delay:               5.343ns (Levels of Logic = 3)
  Source:            servo_controller4/contador_8bits/pos_5 (FF)
  Destination:       servo_controller4/contador_8bits/pos_0 (FF)
  Source Clock:      servo_controller4/btn_clk_dividerP/out rising
  Destination Clock: servo_controller4/btn_clk_dividerP/out rising

  Data Path: servo_controller4/contador_8bits/pos_5 to servo_controller4/contador_8bits/pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.945  servo_controller4/contador_8bits/pos_5 (servo_controller4/contador_8bits/pos_5)
     LUT4:I0->O           10   0.612   0.819  servo_controller4/contador_8bits/pos_and000012 (servo_controller4/contador_8bits/pos_and000012)
     LUT3_L:I1->LO         1   0.612   0.103  servo_controller4/contador_8bits/pos_and000038 (servo_controller4/contador_8bits/pos_and0000)
     LUT4:I3->O            8   0.612   0.643  servo_controller4/contador_8bits/pos_not000127 (servo_controller4/contador_8bits/pos_not0001)
     FDE:CE                    0.483          servo_controller4/contador_8bits/pos_0
    ----------------------------------------
    Total                      5.343ns (2.833ns logic, 2.510ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'servo_controller3/btn_clk_dividerP/out'
  Clock period: 5.367ns (frequency: 186.324MHz)
  Total number of paths / destination ports: 544 / 16
-------------------------------------------------------------------------
Delay:               5.367ns (Levels of Logic = 3)
  Source:            servo_controller3/contador_8bits/pos_5 (FF)
  Destination:       servo_controller3/contador_8bits/pos_0 (FF)
  Source Clock:      servo_controller3/btn_clk_dividerP/out rising
  Destination Clock: servo_controller3/btn_clk_dividerP/out rising

  Data Path: servo_controller3/contador_8bits/pos_5 to servo_controller3/contador_8bits/pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.514   0.969  servo_controller3/contador_8bits/pos_5 (servo_controller3/contador_8bits/pos_5)
     LUT4:I0->O           10   0.612   0.819  servo_controller3/contador_8bits/pos_and000012 (servo_controller3/contador_8bits/pos_and000012)
     LUT3_L:I1->LO         1   0.612   0.103  servo_controller3/contador_8bits/pos_and000038 (servo_controller3/contador_8bits/pos_and0000)
     LUT4:I3->O            8   0.612   0.643  servo_controller3/contador_8bits/pos_not000127 (servo_controller3/contador_8bits/pos_not0001)
     FDE:CE                    0.483          servo_controller3/contador_8bits/pos_0
    ----------------------------------------
    Total                      5.367ns (2.833ns logic, 2.534ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'servo_controller2/btn_clk_dividerP/out'
  Clock period: 5.323ns (frequency: 187.868MHz)
  Total number of paths / destination ports: 544 / 16
-------------------------------------------------------------------------
Delay:               5.323ns (Levels of Logic = 3)
  Source:            servo_controller2/contador_8bits/pos_2 (FF)
  Destination:       servo_controller2/contador_8bits/pos_0 (FF)
  Source Clock:      servo_controller2/btn_clk_dividerP/out rising
  Destination Clock: servo_controller2/btn_clk_dividerP/out rising

  Data Path: servo_controller2/contador_8bits/pos_2 to servo_controller2/contador_8bits/pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.514   1.016  servo_controller2/contador_8bits/pos_2 (servo_controller2/contador_8bits/pos_2)
     LUT4_D:I0->O          9   0.612   0.727  servo_controller2/contador_8bits/pos_and000025 (servo_controller2/contador_8bits/pos_and000025)
     LUT3_L:I2->LO         1   0.612   0.103  servo_controller2/contador_8bits/pos_and000038 (servo_controller2/contador_8bits/pos_and0000)
     LUT4:I3->O            8   0.612   0.643  servo_controller2/contador_8bits/pos_not000127 (servo_controller2/contador_8bits/pos_not0001)
     FDE:CE                    0.483          servo_controller2/contador_8bits/pos_0
    ----------------------------------------
    Total                      5.323ns (2.833ns logic, 2.490ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'servo_controller1/btn_clk_dividerP/out'
  Clock period: 5.308ns (frequency: 188.379MHz)
  Total number of paths / destination ports: 544 / 16
-------------------------------------------------------------------------
Delay:               5.308ns (Levels of Logic = 3)
  Source:            servo_controller1/contador_8bits/pos_2 (FF)
  Destination:       servo_controller1/contador_8bits/pos_0 (FF)
  Source Clock:      servo_controller1/btn_clk_dividerP/out rising
  Destination Clock: servo_controller1/btn_clk_dividerP/out rising

  Data Path: servo_controller1/contador_8bits/pos_2 to servo_controller1/contador_8bits/pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.514   1.002  servo_controller1/contador_8bits/pos_2 (servo_controller1/contador_8bits/pos_2)
     LUT4_D:I0->O          9   0.612   0.727  servo_controller1/contador_8bits/pos_and000025 (servo_controller1/contador_8bits/pos_and000025)
     LUT3_L:I2->LO         1   0.612   0.103  servo_controller1/contador_8bits/pos_and000038 (servo_controller1/contador_8bits/pos_and0000)
     LUT4:I3->O            8   0.612   0.643  servo_controller1/contador_8bits/pos_not000127 (servo_controller1/contador_8bits/pos_not0001)
     FDE:CE                    0.483          servo_controller1/contador_8bits/pos_0
    ----------------------------------------
    Total                      5.308ns (2.833ns logic, 2.475ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 2)
  Source:            sw (PAD)
  Destination:       serial_mov/btn5_1 (FF)
  Destination Clock: clk rising

  Data Path: sw to serial_mov/btn5_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.499  sw_IBUF (sw_IBUF)
     INV:I->O             10   0.612   0.750  serial_mov/sw_inv1_INV_0 (serial_mov/sw_inv)
     FDR:R                     0.795          serial_mov/btn3_0
    ----------------------------------------
    Total                      3.762ns (2.513ns logic, 1.249ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            servo_controller1/servo_pwm/servo_pulse (FF)
  Destination:       servo1 (PAD)
  Source Clock:      clk rising

  Data Path: servo_controller1/servo_pwm/servo_pulse to servo1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  servo_controller1/servo_pwm/servo_pulse (servo_controller1/servo_pwm/servo_pulse)
     OBUF:I->O                 3.169          servo1_OBUF (servo1)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.24 secs
 
--> 

Total memory usage is 275736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    8 (   0 filtered)

