{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 14:17:47 2016 " "Info: Processing started: Wed May 18 14:17:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabDigitalProject -c LabDigitalProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LabDigitalProject -c LabDigitalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../frequencyDivider/frequencyDivider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../frequencyDivider/frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Info: Found entity 1: frequencyDivider" {  } { { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../seven_Segment/seven_Segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../seven_Segment/seven_Segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_Segment " "Info: Found entity 1: seven_Segment" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ret Ret VendingMachine.v(2) " "Info (10281): Verilog HDL Declaration information at VendingMachine.v(2): object \"ret\" differs only in case from object \"Ret\" in the same scope" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../VendingMachine/VendingMachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../VendingMachine/VendingMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LabDigitalProject.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LabDigitalProject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LabDigitalProject " "Info: Found entity 1: LabDigitalProject" {  } { { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "inputs packed seven_Segment.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at seven_Segment.v(5): data type declaration for \"inputs\" declares packed dimensions but the port declaration declaration does not" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "inputs seven_Segment.v(2) " "Info (10151): Verilog HDL Declaration information at seven_Segment.v(2): \"inputs\" is declared here" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 2 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed seven_Segment.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at seven_Segment.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "out seven_Segment.v(3) " "Info (10151): Verilog HDL Declaration information at seven_Segment.v(3): \"out\" is declared here" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "cr packed VendingMachine.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at VendingMachine.v(6): data type declaration for \"cr\" declares packed dimensions but the port declaration declaration does not" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "cr VendingMachine.v(3) " "Info (10151): Verilog HDL Declaration information at VendingMachine.v(3): \"cr\" is declared here" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "itm packed VendingMachine.v(7) " "Warning (10227): Verilog HDL Port Declaration warning at VendingMachine.v(7): data type declaration for \"itm\" declares packed dimensions but the port declaration declaration does not" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "itm VendingMachine.v(3) " "Info (10151): Verilog HDL Declaration information at VendingMachine.v(3): \"itm\" is declared here" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "chng packed VendingMachine.v(8) " "Warning (10227): Verilog HDL Port Declaration warning at VendingMachine.v(8): data type declaration for \"chng\" declares packed dimensions but the port declaration declaration does not" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "chng VendingMachine.v(3) " "Info (10151): Verilog HDL Declaration information at VendingMachine.v(3): \"chng\" is declared here" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LabDigitalProject " "Info: Elaborating entity \"LabDigitalProject\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_Segment seven_Segment:inst3 " "Info: Elaborating entity \"seven_Segment\" for hierarchy \"seven_Segment:inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_Segment.v(10) " "Warning (10270): Verilog HDL Case Statement warning at seven_Segment.v(10): incomplete case statement has no default case item" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out seven_Segment.v(8) " "Warning (10240): Verilog HDL Always Construct warning at seven_Segment.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] seven_Segment.v(8) " "Info (10041): Inferred latch for \"out\[0\]\" at seven_Segment.v(8)" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] seven_Segment.v(8) " "Info (10041): Inferred latch for \"out\[1\]\" at seven_Segment.v(8)" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] seven_Segment.v(8) " "Info (10041): Inferred latch for \"out\[2\]\" at seven_Segment.v(8)" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] seven_Segment.v(8) " "Info (10041): Inferred latch for \"out\[3\]\" at seven_Segment.v(8)" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] seven_Segment.v(8) " "Info (10041): Inferred latch for \"out\[4\]\" at seven_Segment.v(8)" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] seven_Segment.v(8) " "Info (10041): Inferred latch for \"out\[5\]\" at seven_Segment.v(8)" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] seven_Segment.v(8) " "Info (10041): Inferred latch for \"out\[6\]\" at seven_Segment.v(8)" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VendingMachine VendingMachine:inst " "Info: Elaborating entity \"VendingMachine\" for hierarchy \"VendingMachine:inst\"" {  } { { "LabDigitalProject.bdf" "inst" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 200 248 384 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VendingMachine.v(39) " "Warning (10230): Verilog HDL assignment warning at VendingMachine.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VendingMachine.v(46) " "Warning (10230): Verilog HDL assignment warning at VendingMachine.v(46): truncated value with size 32 to match size of target (4)" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VendingMachine.v(61) " "Warning (10230): Verilog HDL assignment warning at VendingMachine.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VendingMachine.v(72) " "Warning (10230): Verilog HDL assignment warning at VendingMachine.v(72): truncated value with size 32 to match size of target (4)" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VendingMachine.v(83) " "Warning (10230): Verilog HDL assignment warning at VendingMachine.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:inst1 " "Info: Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:inst1\"" {  } { { "LabDigitalProject.bdf" "inst1" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 48 0 128 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 frequencyDivider.v(22) " "Warning (10230): Verilog HDL assignment warning at frequencyDivider.v(22): truncated value with size 32 to match size of target (25)" {  } { { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[0\] inst2 " "Error: Port \"outputs\[0\]\" does not exist in macrofunction \"inst2\"" {  } { { "LabDigitalProject.bdf" "inst2" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 352 496 664 448 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[1\] inst2 " "Error: Port \"outputs\[1\]\" does not exist in macrofunction \"inst2\"" {  } { { "LabDigitalProject.bdf" "inst2" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 352 496 664 448 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[2\] inst2 " "Error: Port \"outputs\[2\]\" does not exist in macrofunction \"inst2\"" {  } { { "LabDigitalProject.bdf" "inst2" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 352 496 664 448 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[3\] inst2 " "Error: Port \"outputs\[3\]\" does not exist in macrofunction \"inst2\"" {  } { { "LabDigitalProject.bdf" "inst2" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 352 496 664 448 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[4\] inst2 " "Error: Port \"outputs\[4\]\" does not exist in macrofunction \"inst2\"" {  } { { "LabDigitalProject.bdf" "inst2" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 352 496 664 448 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[5\] inst2 " "Error: Port \"outputs\[5\]\" does not exist in macrofunction \"inst2\"" {  } { { "LabDigitalProject.bdf" "inst2" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 352 496 664 448 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[6\] inst2 " "Error: Port \"outputs\[6\]\" does not exist in macrofunction \"inst2\"" {  } { { "LabDigitalProject.bdf" "inst2" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 352 496 664 448 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[0\] inst4 " "Error: Port \"outputs\[0\]\" does not exist in macrofunction \"inst4\"" {  } { { "LabDigitalProject.bdf" "inst4" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 64 496 664 160 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[1\] inst4 " "Error: Port \"outputs\[1\]\" does not exist in macrofunction \"inst4\"" {  } { { "LabDigitalProject.bdf" "inst4" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 64 496 664 160 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[2\] inst4 " "Error: Port \"outputs\[2\]\" does not exist in macrofunction \"inst4\"" {  } { { "LabDigitalProject.bdf" "inst4" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 64 496 664 160 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[3\] inst4 " "Error: Port \"outputs\[3\]\" does not exist in macrofunction \"inst4\"" {  } { { "LabDigitalProject.bdf" "inst4" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 64 496 664 160 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[4\] inst4 " "Error: Port \"outputs\[4\]\" does not exist in macrofunction \"inst4\"" {  } { { "LabDigitalProject.bdf" "inst4" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 64 496 664 160 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[5\] inst4 " "Error: Port \"outputs\[5\]\" does not exist in macrofunction \"inst4\"" {  } { { "LabDigitalProject.bdf" "inst4" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 64 496 664 160 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[6\] inst4 " "Error: Port \"outputs\[6\]\" does not exist in macrofunction \"inst4\"" {  } { { "LabDigitalProject.bdf" "inst4" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 64 496 664 160 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[0\] inst3 " "Error: Port \"outputs\[0\]\" does not exist in macrofunction \"inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[1\] inst3 " "Error: Port \"outputs\[1\]\" does not exist in macrofunction \"inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[2\] inst3 " "Error: Port \"outputs\[2\]\" does not exist in macrofunction \"inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[3\] inst3 " "Error: Port \"outputs\[3\]\" does not exist in macrofunction \"inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[4\] inst3 " "Error: Port \"outputs\[4\]\" does not exist in macrofunction \"inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[5\] inst3 " "Error: Port \"outputs\[5\]\" does not exist in macrofunction \"inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputs\[6\] inst3 " "Error: Port \"outputs\[6\]\" does not exist in macrofunction \"inst3\"" {  } { { "LabDigitalProject.bdf" "inst3" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 216 496 664 312 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/New/LabDigitalProject/LabDigitalProject.map.smsg " "Info: Generated suppressed messages file G:/New/LabDigitalProject/LabDigitalProject.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 13 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 21 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Error: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 14:17:48 2016 " "Error: Processing ended: Wed May 18 14:17:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
