5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param17.vcd) 2 -o (param17.cdd) 2 -v (param17.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param17.v 10 28 1 
1 a 1 12 7000a 1 0 3 0 4 17 0 f 0 1 0 0
3 0 foo "main.f" 0 param17.v 31 41 1 
1 a 2 37 13 1 0 3 0 4 17 f f 0 1 0 0
1 SIZE 3 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
3 1 main.u$0 "main.u$0" 0 param17.v 16 26 1 
