{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "project_1_enc_add_keep_0",
    "cell_name": "enc_add_keep",
    "component_reference": "xilinx.com:hls:add_keep_128:1.0",
    "ip_revision": "1802122325",
    "gen_directory": "../../../../../../project_1.gen/sources_1/bd/project_1/ip/project_1_enc_add_keep_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "project_1_enc_add_keep_0", "resolve_type": "user", "usage": "all" } ],
        "clk_period": [ { "value": "2.5", "enabled": false, "usage": "all" } ],
        "machine": [ { "value": "64", "enabled": false, "usage": "all" } ],
        "combinational": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "latency": [ { "value": "undef", "enabled": false, "usage": "all" } ],
        "II": [ { "value": "x", "enabled": false, "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplusRFSOC" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:zcu111:part0:1.4" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu28dr" } ],
        "PACKAGE": [ { "value": "ffvg1517" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1802122325" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../project_1.gen/sources_1/bd/project_1/ip/project_1_enc_add_keep_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "ap_clk": [ { "direction": "in" } ],
        "ap_rst_n": [ { "direction": "in" } ],
        "ctrl_V_V_TVALID": [ { "direction": "in" } ],
        "ctrl_V_V_TREADY": [ { "direction": "out" } ],
        "ctrl_V_V_TDATA": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "din_TVALID": [ { "direction": "in" } ],
        "din_TREADY": [ { "direction": "out" } ],
        "din_TDATA": [ { "direction": "in", "size_left": "127", "size_right": "0" } ],
        "din_TLAST": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "dout_TVALID": [ { "direction": "out" } ],
        "dout_TREADY": [ { "direction": "in" } ],
        "dout_TDATA": [ { "direction": "out", "size_left": "127", "size_right": "0" } ],
        "dout_TLAST": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "dout_TKEEP": [ { "direction": "out", "size_left": "15", "size_right": "0" } ]
      },
      "interfaces": {
        "ap_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "ctrl_V_V:din:dout", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "ap_rst_n", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "300000000", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "project_1_clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ap_clk" } ]
          }
        },
        "ap_rst_n": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ap_rst_n" } ]
          }
        },
        "ctrl_V_V": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "2", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "300000000", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "project_1_clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TVALID": [ { "physical_name": "ctrl_V_V_TVALID" } ],
            "TREADY": [ { "physical_name": "ctrl_V_V_TREADY" } ],
            "TDATA": [ { "physical_name": "ctrl_V_V_TDATA" } ]
          }
        },
        "din": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "16", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "300000000", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "project_1_clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TVALID": [ { "physical_name": "din_TVALID" } ],
            "TREADY": [ { "physical_name": "din_TREADY" } ],
            "TDATA": [ { "physical_name": "din_TDATA" } ],
            "TLAST": [ { "physical_name": "din_TLAST" } ]
          }
        },
        "dout": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "16", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "300000000", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "project_1_clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TVALID": [ { "physical_name": "dout_TVALID" } ],
            "TREADY": [ { "physical_name": "dout_TREADY" } ],
            "TDATA": [ { "physical_name": "dout_TDATA" } ],
            "TLAST": [ { "physical_name": "dout_TLAST" } ],
            "TKEEP": [ { "physical_name": "dout_TKEEP" } ]
          }
        }
      }
    }
  }
}