//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__weight_norm_interface_convolution_8 // -- Begin function triton_poi_fused__weight_norm_interface_convolution_8
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused__weight_norm_interface_convolution_8
.visible .entry triton_poi_fused__weight_norm_interface_convolution_8(
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_8_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_8_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_8_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_8_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_8_param_4,
	.param .u32 triton_poi_fused__weight_norm_interface_convolution_8_param_5,
	.param .u32 triton_poi_fused__weight_norm_interface_convolution_8_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<112>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<26>;
	.loc	1 19 0                          // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:19:0

// %bb.0:
	ld.param.u64 	%rd15, [triton_poi_fused__weight_norm_interface_convolution_8_param_0];
	ld.param.u64 	%rd16, [triton_poi_fused__weight_norm_interface_convolution_8_param_1];
$L__tmp0:
	.loc	1 22 28                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:22:33
	shl.b32 	%r43, %r1, 5;
	ld.param.u64 	%rd17, [triton_poi_fused__weight_norm_interface_convolution_8_param_2];
	.loc	1 23 44                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:23:44
	mov.u32 	%r44, %tid.x;
	ld.param.u64 	%rd18, [triton_poi_fused__weight_norm_interface_convolution_8_param_3];
	shl.b32 	%r46, %r44, 2;
	ld.param.u64 	%rd19, [triton_poi_fused__weight_norm_interface_convolution_8_param_4];
	and.b32  	%r47, %r46, 28;
	bfe.u32 	%r48, %r44, 4, 3;
	.loc	1 23 23                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:23:23
	or.b32  	%r49, %r43, %r47;
	or.b32  	%r50, %r43, %r48;
	or.b32  	%r51, %r50, 8;
	or.b32  	%r52, %r50, 16;
	or.b32  	%r53, %r50, 24;
	.loc	1 25 28                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:25:33
	shl.b32 	%r54, %r2, 4;
	.loc	1 26 44                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:26:44
	bfe.u32 	%r55, %r44, 3, 4;
	and.b32  	%r56, %r44, 15;
	.loc	1 26 23                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:26:23
	or.b32  	%r57, %r54, %r55;
	or.b32  	%r58, %r54, %r56;
	.loc	1 27 21                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:27:21
	setp.lt.s32 	%p1, %r57, 9;
	setp.lt.s32 	%p14, %r58, 9;
	.loc	1 30 19                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:30:19
	bfe.s32 	%r59, %r1, 26, 1;
	shr.u32 	%r60, %r59, 26;
	add.s32 	%r61, %r49, %r60;
	shr.s32 	%r62, %r61, 6;
	.loc	1 29 19                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:29:19
	and.b32  	%r63, %r61, -64;
	sub.s32 	%r64, %r49, %r63;
	.loc	1 32 38                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:32:38
	shl.b32 	%r65, %r57, 6;
	.loc	1 32 35                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:32:35
	add.s32 	%r66, %r65, %r64;
	.loc	1 32 43                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:32:43
	mad.lo.s32 	%r67, %r62, 576, %r66;
	.loc	1 32 30                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:32:30
	mul.wide.s32 	%rd20, %r67, 4;
	add.s64 	%rd1, %rd15, %rd20;
	.loc	1 32 52                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:32:52
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	mov.b32 	%f2, %r4;
	mov.b32 	%f3, %r5;
	mov.b32 	%f4, %r6;
	.loc	1 33 30                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:33:30
	mul.wide.s32 	%rd21, %r62, 4;
	add.s64 	%rd2, %rd16, %rd21;
	mov.pred 	%p2, -1;
	.loc	1 33 35                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:33:35
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r16 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r19 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r22 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r25 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:34:30
	add.s64 	%rd6, %rd17, %rd21;
	.loc	1 34 35                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:34:35
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r17 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r20 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r23 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r26 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 18                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:35:18
	// begin inline asm
	div.full.f32 %r15, %r16, %r17;
	// end inline asm
	mov.b32 	%f5, %r15;
	// begin inline asm
	div.full.f32 %r18, %r19, %r20;
	// end inline asm
	mov.b32 	%f6, %r18;
	// begin inline asm
	div.full.f32 %r21, %r22, %r23;
	// end inline asm
	mov.b32 	%f7, %r21;
	// begin inline asm
	div.full.f32 %r24, %r25, %r26;
	// end inline asm
	mov.b32 	%f8, %r24;
	.loc	1 36 18                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:36:18
	mul.f32 	%f9, %f5, %f1;
	mul.f32 	%f10, %f6, %f2;
	mul.f32 	%f11, %f7, %f3;
	mul.f32 	%f12, %f8, %f4;
	.loc	1 37 30                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:37:30
	mad.lo.s32 	%r68, %r50, 9, %r58;
	mad.lo.s32 	%r69, %r51, 9, %r58;
	mad.lo.s32 	%r70, %r52, 9, %r58;
	mad.lo.s32 	%r71, %r53, 9, %r58;
	.loc	1 37 25                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:37:25
	mul.wide.s32 	%rd22, %r68, 4;
	add.s64 	%rd10, %rd18, %rd22;
	mul.wide.s32 	%rd23, %r69, 4;
	add.s64 	%rd11, %rd18, %rd23;
	mul.wide.s32 	%rd24, %r70, 4;
	add.s64 	%rd12, %rd18, %rd24;
	mul.wide.s32 	%rd25, %r71, 4;
	add.s64 	%rd13, %rd18, %rd25;
	.loc	1 37 43                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:37:43
	shl.b32 	%r72, %r44, 6;
	and.b32  	%r73, %r72, 448;
	or.b32  	%r74, %r73, %r55;
	and.b32  	%r75, %r44, 127;
	shr.u32 	%r76, %r73, 2;
	mov.u32 	%r77, global_smem;
	add.s32 	%r78, %r77, %r76;
	shl.b32 	%r79, %r74, 2;
	add.s32 	%r27, %r78, %r79;
	mov.b32 	%r28, %f9;
	// begin inline asm
	@%p2 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	or.b32  	%r80, %r73, 16;
	shr.u32 	%r81, %r80, 2;
	add.s32 	%r82, %r77, %r81;
	add.s32 	%r83, %r82, %r79;
	add.s32 	%r29, %r83, 64;
	mov.b32 	%r30, %f10;
	// begin inline asm
	@%p2 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	or.b32  	%r84, %r73, 32;
	shr.u32 	%r85, %r84, 2;
	add.s32 	%r86, %r77, %r85;
	add.s32 	%r87, %r86, %r79;
	add.s32 	%r31, %r87, 128;
	mov.b32 	%r32, %f11;
	// begin inline asm
	@%p2 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	or.b32  	%r88, %r73, 48;
	shr.u32 	%r89, %r88, 2;
	add.s32 	%r90, %r77, %r89;
	add.s32 	%r91, %r90, %r79;
	add.s32 	%r33, %r91, 192;
	mov.b32 	%r34, %f12;
	// begin inline asm
	@%p2 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r92, %r44, 2;
	and.b32  	%r93, %r92, 28;
	add.s32 	%r94, %r77, %r93;
	shl.b32 	%r95, %r75, 2;
	add.s32 	%r96, %r94, %r95;
	ld.shared.u32 	%r35, [%r96];
	or.b32  	%r97, %r75, 128;
	shr.u32 	%r98, %r97, 2;
	and.b32  	%r99, %r98, 60;
	add.s32 	%r100, %r77, %r99;
	add.s32 	%r101, %r100, %r95;
	ld.shared.u32 	%r36, [%r101+512];
	or.b32  	%r102, %r75, 256;
	shr.u32 	%r103, %r102, 2;
	and.b32  	%r104, %r103, 92;
	add.s32 	%r105, %r77, %r104;
	add.s32 	%r106, %r105, %r95;
	ld.shared.u32 	%r37, [%r106+1024];
	or.b32  	%r107, %r75, 384;
	shr.u32 	%r108, %r107, 2;
	and.b32  	%r109, %r108, 124;
	add.s32 	%r110, %r77, %r109;
	add.s32 	%r111, %r110, %r95;
	ld.shared.u32 	%r38, [%r111+1536];
	// begin inline asm
	@%p14 st.global.b32 [ %rd10 + 0 ], { %r35 };
	// end inline asm
	// begin inline asm
	@%p14 st.global.b32 [ %rd11 + 0 ], { %r36 };
	// end inline asm
	// begin inline asm
	@%p14 st.global.b32 [ %rd12 + 0 ], { %r37 };
	// end inline asm
	// begin inline asm
	@%p14 st.global.b32 [ %rd13 + 0 ], { %r38 };
	// end inline asm
	.loc	1 38 25                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:38:25
	add.s64 	%rd14, %rd19, %rd20;
	.loc	1 38 53                         // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:38:53
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd14 + 0 ], { %r28, %r30, %r32, %r34 };
	// end inline asm
	.loc	1 38 4                          // cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py:38:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/fd/cfdvculsvi47cxt2secrnlupbugmkxsnhnhraw6mbyjhggbomdjr.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 102
.b8 100
.b8 118
.b8 99
.b8 117
.b8 108
.b8 115
.b8 118
.b8 105
.b8 52
.b8 55
.b8 99
.b8 120
.b8 116
.b8 50
.b8 115
.b8 101
.b8 99
.b8 114
.b8 110
.b8 108
.b8 117
.b8 112
.b8 98
.b8 117
.b8 103
.b8 109
.b8 107
.b8 120
.b8 115
.b8 110
.b8 104
.b8 110
.b8 104
.b8 114
.b8 97
.b8 119
.b8 54
.b8 109
.b8 98
.b8 121
.b8 106
.b8 104
.b8 103
.b8 103
.b8 98
.b8 111
.b8 109
.b8 100
.b8 106
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 100
.b8 0
	}
	.section	.debug_macinfo	{	}
