// Seed: 1185743641
module module_0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output logic id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    input logic id_8
);
  always_ff @(negedge 1 or posedge 1) begin
    id_3 = id_8 == 1;
    if (1) id_4 <= id_8;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  module_0();
endmodule
