// Seed: 703450524
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_13,
    output tri0 id_3,
    output supply1 id_4
    , id_14,
    output tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wand id_9,
    input tri1 id_10,
    output supply1 id_11
);
  wire id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd29,
    parameter id_4 = 32'd0
) (
    input tri1 id_0,
    output tri0 id_1,
    input wand _id_2,
    output supply1 id_3,
    input tri _id_4
);
  logic [id_2 : id_4] id_6 = id_4;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
