

================================================================
== Vitis HLS Report for 'A_IO_L3_in_x1'
================================================================
* Date:           Sun Sep 18 12:11:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2050|     2050|  6.833 us|  6.833 us|  2050|  2050|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L3_in_x1_loop_1  |     2048|     2048|         3|          2|          2|  1024|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %A, void @p_str"   --->   Operation 6 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %A, i32 0, void @p_str"   --->   Operation 7 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_0_x11, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln6483 = br void" [./dut.cpp:6483]   --->   Operation 9 'br' 'br_ln6483' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_5, void %.split2"   --->   Operation 10 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.73ns)   --->   "%i_V_5 = add i11 %i_V, i11 1"   --->   Operation 11 'add' 'i_V_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 12 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln6483 = br i1 %icmp_ln878, void %.split2, void" [./dut.cpp:6483]   --->   Operation 14 'br' 'br_ln6483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 15 'zext' 'zext_ln534' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln534" [./dut.cpp:6486]   --->   Operation 16 'getelementptr' 'A_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.20ns)   --->   "%mem_data_V = load i10 %A_addr" [./dut.cpp:6486]   --->   Operation 17 'load' 'mem_data_V' <Predicate = (!icmp_ln878)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 18 [1/2] (1.20ns)   --->   "%mem_data_V = load i10 %A_addr" [./dut.cpp:6486]   --->   Operation 18 'load' 'mem_data_V' <Predicate = (!icmp_ln878)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i32 %mem_data_V"   --->   Operation 19 'sext' 'sext_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_0_x11, i256 %sext_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mem_data_V, i32 31"   --->   Operation 21 'bitselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln6483 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_448" [./dut.cpp:6483]   --->   Operation 22 'specpipeline' 'specpipeline_ln6483' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln6483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_283" [./dut.cpp:6483]   --->   Operation 23 'specloopname' 'specloopname_ln6483' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln674 = select i1 %tmp, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 0"   --->   Operation 24 'select' 'select_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_0_x11, i256 %select_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'write' 'write_ln174' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln6493 = ret" [./dut.cpp:6493]   --->   Operation 27 'ret' 'ret_ln6493' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V') [8]  (0.387 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [8]  (0 ns)
	'getelementptr' operation ('A_addr', ./dut.cpp:6486) [17]  (0 ns)
	'load' operation ('mem_data.V', ./dut.cpp:6486) on array 'A' [18]  (1.2 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'load' operation ('mem_data.V', ./dut.cpp:6486) on array 'A' [18]  (1.2 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_0_x11' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [20]  (1.22 ns)

 <State 4>: 1.49ns
The critical path consists of the following:
	'select' operation ('select_ln674') [22]  (0.278 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_0_x11' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [23]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
