Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec  1 02:49:30 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rc5_fpga_timing_summary_routed.rpt -pb rc5_fpga_timing_summary_routed.pb -rpx rc5_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rc5_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: disp_clk_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.036        0.000                      0                 2576        0.171        0.000                      0                 2576        9.500        0.000                       0                  1304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.036        0.000                      0                 2576        0.171        0.000                      0                 2576        9.500        0.000                       0                  1304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 5.704ns (36.052%)  route 10.118ns (63.948%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 24.934 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.710    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.023 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_19/O[3]
                         net (fo=4, routed)           1.032    18.056    RC5_uut/KEY_EXP_uut/uut/plusOp[23]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.306    18.362 r  RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6/O
                         net (fo=4, routed)           0.994    19.356    RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.480 r  RC5_uut/KEY_EXP_uut/uut/b_reg[18]_i_3/O
                         net (fo=4, routed)           0.622    20.101    RC5_uut/KEY_EXP_uut/uut_n_5
    SLICE_X29Y85         LUT5 (Prop_lut5_I2_O)        0.124    20.225 r  RC5_uut/KEY_EXP_uut/b_reg[2]_i_1__0/O
                         net (fo=4, routed)           0.833    21.058    RC5_uut/KEY_EXP_uut/b_reg[2]
    SLICE_X34Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.511    24.934    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X34Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[2]/C
                         clock pessimism              0.259    25.193    
                         clock uncertainty           -0.035    25.157    
    SLICE_X34Y82         FDCE (Setup_fdce_C_D)       -0.063    25.094    RC5_uut/KEY_EXP_uut/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.058    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.779ns  (logic 5.704ns (36.149%)  route 10.075ns (63.851%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.710    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.023 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_19/O[3]
                         net (fo=4, routed)           1.032    18.056    RC5_uut/KEY_EXP_uut/uut/plusOp[23]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.306    18.362 r  RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6/O
                         net (fo=4, routed)           0.831    19.192    RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124    19.316 r  RC5_uut/KEY_EXP_uut/uut/b_reg[22]_i_3/O
                         net (fo=4, routed)           0.600    19.916    RC5_uut/KEY_EXP_uut/uut_n_13
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124    20.040 r  RC5_uut/KEY_EXP_uut/b_reg[6]_i_1__0/O
                         net (fo=4, routed)           0.975    21.016    RC5_uut/KEY_EXP_uut/b_reg[6]
    SLICE_X34Y84         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.513    24.936    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[6]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X34Y84         FDCE (Setup_fdce_C_D)       -0.058    25.101    RC5_uut/KEY_EXP_uut/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -21.016    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 5.494ns (34.908%)  route 10.245ns (65.092%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.816 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/O[1]
                         net (fo=4, routed)           0.797    17.613    RC5_uut/KEY_EXP_uut/uut/plusOp[13]
    SLICE_X36Y88         LUT6 (Prop_lut6_I0_O)        0.303    17.916 r  RC5_uut/KEY_EXP_uut/uut/b_reg[28]_i_4/O
                         net (fo=4, routed)           0.977    18.892    RC5_uut/KEY_EXP_uut/uut/b_reg[28]_i_4_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.016 r  RC5_uut/KEY_EXP_uut/uut/b_reg[24]_i_2/O
                         net (fo=4, routed)           0.793    19.809    RC5_uut/KEY_EXP_uut/uut_n_16
    SLICE_X30Y87         LUT5 (Prop_lut5_I4_O)        0.124    19.933 r  RC5_uut/KEY_EXP_uut/b_reg[8]_i_1__0/O
                         net (fo=4, routed)           1.042    20.975    RC5_uut/KEY_EXP_uut/b_reg[8]
    SLICE_X34Y84         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.513    24.936    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[8]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X34Y84         FDCE (Setup_fdce_C_D)       -0.061    25.098    RC5_uut/KEY_EXP_uut/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                         -20.975    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/l_arr_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.687ns  (logic 5.704ns (36.361%)  route 9.983ns (63.639%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.710    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.023 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_19/O[3]
                         net (fo=4, routed)           1.032    18.056    RC5_uut/KEY_EXP_uut/uut/plusOp[23]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.306    18.362 r  RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6/O
                         net (fo=4, routed)           0.831    19.192    RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124    19.316 r  RC5_uut/KEY_EXP_uut/uut/b_reg[22]_i_3/O
                         net (fo=4, routed)           0.600    19.916    RC5_uut/KEY_EXP_uut/uut_n_13
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124    20.040 r  RC5_uut/KEY_EXP_uut/b_reg[6]_i_1__0/O
                         net (fo=4, routed)           0.884    20.924    RC5_uut/KEY_EXP_uut/b_reg[6]
    SLICE_X35Y85         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.514    24.937    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X35Y85         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[2][6]/C
                         clock pessimism              0.259    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X35Y85         FDCE (Setup_fdce_C_D)       -0.103    25.057    RC5_uut/KEY_EXP_uut/l_arr_reg[2][6]
  -------------------------------------------------------------------
                         required time                         25.057    
                         arrival time                         -20.924    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/l_arr_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 5.704ns (36.319%)  route 10.001ns (63.681%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.710    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.023 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_19/O[3]
                         net (fo=4, routed)           1.032    18.056    RC5_uut/KEY_EXP_uut/uut/plusOp[23]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.306    18.362 r  RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6/O
                         net (fo=4, routed)           0.831    19.192    RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124    19.316 r  RC5_uut/KEY_EXP_uut/uut/b_reg[22]_i_3/O
                         net (fo=4, routed)           0.600    19.916    RC5_uut/KEY_EXP_uut/uut_n_13
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124    20.040 r  RC5_uut/KEY_EXP_uut/b_reg[6]_i_1__0/O
                         net (fo=4, routed)           0.902    20.942    RC5_uut/KEY_EXP_uut/b_reg[6]
    SLICE_X34Y85         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.514    24.937    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[1][6]/C
                         clock pessimism              0.259    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X34Y85         FDCE (Setup_fdce_C_D)       -0.059    25.101    RC5_uut/KEY_EXP_uut/l_arr_reg[1][6]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -20.942    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.687ns  (logic 5.590ns (35.635%)  route 10.097ns (64.365%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 24.934 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.909 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/O[3]
                         net (fo=4, routed)           0.835    17.744    RC5_uut/KEY_EXP_uut/uut/plusOp[19]
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.306    18.050 r  RC5_uut/KEY_EXP_uut/uut/b_reg[29]_i_5/O
                         net (fo=4, routed)           0.974    19.024    RC5_uut/KEY_EXP_uut/uut/b_reg[29]_i_5_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.124    19.148 r  RC5_uut/KEY_EXP_uut/uut/b_reg[17]_i_3/O
                         net (fo=4, routed)           0.652    19.800    RC5_uut/KEY_EXP_uut/uut_n_3
    SLICE_X30Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.924 r  RC5_uut/KEY_EXP_uut/b_reg[1]_i_1__0/O
                         net (fo=4, routed)           1.000    20.924    RC5_uut/KEY_EXP_uut/b_reg[1]
    SLICE_X34Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.511    24.934    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X34Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[1]/C
                         clock pessimism              0.259    25.193    
                         clock uncertainty           -0.035    25.157    
    SLICE_X34Y82         FDCE (Setup_fdce_C_D)       -0.059    25.098    RC5_uut/KEY_EXP_uut/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                         -20.924    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/b_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.679ns  (logic 5.476ns (34.925%)  route 10.203ns (65.075%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.795 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/O[3]
                         net (fo=4, routed)           0.841    17.637    RC5_uut/KEY_EXP_uut/uut/plusOp[15]
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.306    17.943 r  RC5_uut/KEY_EXP_uut/uut/b_reg[29]_i_4/O
                         net (fo=4, routed)           1.055    18.997    RC5_uut/KEY_EXP_uut/uut/b_reg[29]_i_4_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124    19.121 r  RC5_uut/KEY_EXP_uut/uut/b_reg[29]_i_2/O
                         net (fo=4, routed)           0.585    19.706    RC5_uut/KEY_EXP_uut/uut_n_26
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124    19.830 r  RC5_uut/KEY_EXP_uut/b_reg[13]_i_1__0/O
                         net (fo=4, routed)           1.086    20.916    RC5_uut/KEY_EXP_uut/b_reg[13]
    SLICE_X34Y86         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.514    24.937    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[13]/C
                         clock pessimism              0.259    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X34Y86         FDCE (Setup_fdce_C_D)       -0.056    25.104    RC5_uut/KEY_EXP_uut/b_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         25.104    
                         arrival time                         -20.916    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/l_arr_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.648ns  (logic 5.704ns (36.453%)  route 9.944ns (63.547%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.710    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.023 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_19/O[3]
                         net (fo=4, routed)           1.032    18.056    RC5_uut/KEY_EXP_uut/uut/plusOp[23]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.306    18.362 r  RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6/O
                         net (fo=4, routed)           0.994    19.356    RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.480 r  RC5_uut/KEY_EXP_uut/uut/b_reg[18]_i_3/O
                         net (fo=4, routed)           0.622    20.101    RC5_uut/KEY_EXP_uut/uut_n_5
    SLICE_X29Y85         LUT5 (Prop_lut5_I2_O)        0.124    20.225 r  RC5_uut/KEY_EXP_uut/b_reg[2]_i_1__0/O
                         net (fo=4, routed)           0.659    20.884    RC5_uut/KEY_EXP_uut/b_reg[2]
    SLICE_X28Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.513    24.936    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[2][2]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)       -0.081    25.078    RC5_uut/KEY_EXP_uut/l_arr_reg[2][2]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -20.884    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/l_arr_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.632ns  (logic 5.590ns (35.760%)  route 10.042ns (64.240%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.909 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/O[3]
                         net (fo=4, routed)           0.835    17.744    RC5_uut/KEY_EXP_uut/uut/plusOp[19]
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.306    18.050 r  RC5_uut/KEY_EXP_uut/uut/b_reg[29]_i_5/O
                         net (fo=4, routed)           0.974    19.024    RC5_uut/KEY_EXP_uut/uut/b_reg[29]_i_5_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.124    19.148 r  RC5_uut/KEY_EXP_uut/uut/b_reg[17]_i_3/O
                         net (fo=4, routed)           0.652    19.800    RC5_uut/KEY_EXP_uut/uut_n_3
    SLICE_X30Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.924 r  RC5_uut/KEY_EXP_uut/b_reg[1]_i_1__0/O
                         net (fo=4, routed)           0.945    20.869    RC5_uut/KEY_EXP_uut/b_reg[1]
    SLICE_X29Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.513    24.936    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X29Y82         FDCE                                         r  RC5_uut/KEY_EXP_uut/l_arr_reg[0][1]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X29Y82         FDCE (Setup_fdce_C_D)       -0.067    25.092    RC5_uut/KEY_EXP_uut/l_arr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -20.869    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/b_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 5.704ns (36.527%)  route 9.912ns (63.473%))
  Logic Levels:           25  (CARRY4=15 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.634     5.237    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  RC5_uut/KEY_EXP_uut/i_cnt_reg[0]/Q
                         net (fo=113, routed)         1.169     6.825    RC5_uut/KEY_EXP_uut/i_cnt_reg_n_0_[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.299     7.124 r  RC5_uut/KEY_EXP_uut/a_reg[31]_i_31/O
                         net (fo=32, routed)          1.716     8.840    RC5_uut/KEY_EXP_uut/a_reg[31]_i_31_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.964 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_13/O
                         net (fo=1, routed)           0.677     9.641    RC5_uut/KEY_EXP_uut/a_reg[6]_i_13_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.765 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_10/O
                         net (fo=2, routed)           0.868    10.633    RC5_uut/KEY_EXP_uut/s_arr_tmp[0]__0[2]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_3/O
                         net (fo=2, routed)           0.644    11.401    RC5_uut/KEY_EXP_uut/a_reg[6]_i_3_n_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.124    11.525 r  RC5_uut/KEY_EXP_uut/a_reg[6]_i_6/O
                         net (fo=1, routed)           0.000    11.525    RC5_uut/KEY_EXP_uut/a_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.926    RC5_uut/KEY_EXP_uut/a_reg_reg[6]_i_2_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    RC5_uut/KEY_EXP_uut/a_reg_reg[10]_i_2_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.154    RC5_uut/KEY_EXP_uut/a_reg_reg[14]_i_2_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.268 r  RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.268    RC5_uut/KEY_EXP_uut/a_reg_reg[18]_i_2_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.382 r  RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.382    RC5_uut/KEY_EXP_uut/a_reg_reg[22]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.496 r  RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.496    RC5_uut/KEY_EXP_uut/a_reg_reg[26]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.610 r  RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.610    RC5_uut/KEY_EXP_uut/a_reg_reg[30]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.944 r  RC5_uut/KEY_EXP_uut/a_reg_reg[31]_i_2/O[1]
                         net (fo=4, routed)           0.792    13.736    RC5_uut/KEY_EXP_uut/a_tmp2[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.303    14.039 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_23/O
                         net (fo=1, routed)           0.000    14.039    RC5_uut/KEY_EXP_uut/b_reg[31]_i_23_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.552 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.552    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_7_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.771 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_3/O[0]
                         net (fo=66, routed)          0.770    15.541    RC5_uut/KEY_EXP_uut/plusOp1_out[4]
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.295    15.836 r  RC5_uut/KEY_EXP_uut/b_reg[31]_i_57/O
                         net (fo=1, routed)           0.000    15.836    RC5_uut/KEY_EXP_uut/b_reg[31]_i_57_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.368 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.368    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_27_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.482    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_28_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.596    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_29_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.710    RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_18_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.023 r  RC5_uut/KEY_EXP_uut/b_reg_reg[31]_i_19/O[3]
                         net (fo=4, routed)           1.032    18.056    RC5_uut/KEY_EXP_uut/uut/plusOp[23]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.306    18.362 r  RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6/O
                         net (fo=4, routed)           0.994    19.356    RC5_uut/KEY_EXP_uut/uut/b_reg[30]_i_6_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.480 r  RC5_uut/KEY_EXP_uut/uut/b_reg[18]_i_3/O
                         net (fo=4, routed)           0.456    19.936    RC5_uut/KEY_EXP_uut/uut_n_5
    SLICE_X29Y88         LUT5 (Prop_lut5_I4_O)        0.124    20.060 r  RC5_uut/KEY_EXP_uut/b_reg[18]_i_1__0/O
                         net (fo=4, routed)           0.793    20.853    RC5_uut/KEY_EXP_uut/b_reg[18]
    SLICE_X34Y87         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.515    24.938    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X34Y87         FDCE                                         r  RC5_uut/KEY_EXP_uut/b_reg_reg[18]/C
                         clock pessimism              0.259    25.197    
                         clock uncertainty           -0.035    25.161    
    SLICE_X34Y87         FDCE (Setup_fdce_C_D)       -0.059    25.102    RC5_uut/KEY_EXP_uut/b_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         25.102    
                         arrival time                         -20.853    
  -------------------------------------------------------------------
                         slack                                  4.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 din_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.181%)  route 0.139ns (42.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  din_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  din_reg[32]/Q
                         net (fo=8, routed)           0.139     1.759    L21_in[32]
    SLICE_X34Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  din[34]_i_1/O
                         net (fo=1, routed)           0.000     1.804    din[34]_i_1_n_0
    SLICE_X34Y73         FDCE                                         r  din_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.826     1.991    clk_IBUF_BUFG
    SLICE_X34Y73         FDCE                                         r  din_reg[34]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X34Y73         FDCE (Hold_fdce_C_D)         0.121     1.632    din_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.558     1.477    RC5_uut/RC5_DEC_uut/clk_IBUF_BUFG
    SLICE_X39Y71         FDCE                                         r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[0]/Q
                         net (fo=72, routed)          0.122     1.741    RC5_uut/RC5_DEC_uut/state[0]
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  RC5_uut/RC5_DEC_uut/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.786    RC5_uut/RC5_DEC_uut/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X38Y71         FDCE                                         r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.993    RC5_uut/RC5_DEC_uut/clk_IBUF_BUFG
    SLICE_X38Y71         FDCE                                         r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.120     1.610    RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 din_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.686%)  route 0.106ns (36.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.558     1.477    clk_IBUF_BUFG
    SLICE_X33Y74         FDCE                                         r  din_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  din_reg[40]/Q
                         net (fo=8, routed)           0.106     1.724    L25_in[40]
    SLICE_X32Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  din[42]_i_1/O
                         net (fo=1, routed)           0.000     1.769    din[42]_i_1_n_0
    SLICE_X32Y74         FDCE                                         r  din_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.826     1.991    clk_IBUF_BUFG
    SLICE_X32Y74         FDCE                                         r  din_reg[42]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X32Y74         FDCE (Hold_fdce_C_D)         0.091     1.581    din_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 RC5_uut/RC5_ENC_uut/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/RC5_ENC_uut/i_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.560     1.479    RC5_uut/RC5_ENC_uut/clk_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  RC5_uut/RC5_ENC_uut/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  RC5_uut/RC5_ENC_uut/FSM_sequential_state_reg[0]/Q
                         net (fo=76, routed)          0.110     1.730    RC5_uut/RC5_ENC_uut/out[0]
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  RC5_uut/RC5_ENC_uut/i_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    RC5_uut/RC5_ENC_uut/i_cnt[0]
    SLICE_X41Y69         FDPE                                         r  RC5_uut/RC5_ENC_uut/i_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.830     1.995    RC5_uut/RC5_ENC_uut/clk_IBUF_BUFG
    SLICE_X41Y69         FDPE                                         r  RC5_uut/RC5_ENC_uut/i_cnt_reg[0]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X41Y69         FDPE (Hold_fdpe_C_D)         0.092     1.584    RC5_uut/RC5_ENC_uut/i_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 din_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  din_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  din_reg[44]/Q
                         net (fo=8, routed)           0.094     1.737    L27_in[44]
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  din[46]_i_1/O
                         net (fo=1, routed)           0.000     1.782    din[46]_i_1_n_0
    SLICE_X31Y76         FDCE                                         r  din_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.827     1.992    clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  din_reg[46]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X31Y76         FDCE (Hold_fdce_C_D)         0.091     1.582    din_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 din_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.288%)  route 0.123ns (39.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  din_reg[24]/Q
                         net (fo=7, routed)           0.123     1.748    L16_in[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  din[27]_i_1/O
                         net (fo=1, routed)           0.000     1.793    din[27]_i_1_n_0
    SLICE_X33Y82         FDCE                                         r  din_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.834     1.999    clk_IBUF_BUFG
    SLICE_X33Y82         FDCE                                         r  din_reg[27]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X33Y82         FDCE (Hold_fdce_C_D)         0.091     1.588    din_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RC5_uut/KEY_EXP_uut/k_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/KEY_EXP_uut/k_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.566     1.485    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X13Y70         FDCE                                         r  RC5_uut/KEY_EXP_uut/k_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  RC5_uut/KEY_EXP_uut/k_cnt_reg[1]/Q
                         net (fo=13, routed)          0.154     1.780    RC5_uut/KEY_EXP_uut/k_cnt_reg_n_0_[1]
    SLICE_X14Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  RC5_uut/KEY_EXP_uut/k_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    RC5_uut/KEY_EXP_uut/k_cnt[2]
    SLICE_X14Y71         FDCE                                         r  RC5_uut/KEY_EXP_uut/k_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.834     1.999    RC5_uut/KEY_EXP_uut/clk_IBUF_BUFG
    SLICE_X14Y71         FDCE                                         r  RC5_uut/KEY_EXP_uut/k_cnt_reg[2]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y71         FDCE (Hold_fdce_C_D)         0.120     1.618    RC5_uut/KEY_EXP_uut/k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.558     1.477    RC5_uut/RC5_DEC_uut/clk_IBUF_BUFG
    SLICE_X38Y71         FDCE                                         r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[1]/Q
                         net (fo=72, routed)          0.105     1.747    RC5_uut/RC5_DEC_uut/state[1]
    SLICE_X39Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.792 r  RC5_uut/RC5_DEC_uut/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.792    RC5_uut/RC5_DEC_uut/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X39Y71         FDCE                                         r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.993    RC5_uut/RC5_DEC_uut/clk_IBUF_BUFG
    SLICE_X39Y71         FDCE                                         r  RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X39Y71         FDCE (Hold_fdce_C_D)         0.091     1.581    RC5_uut/RC5_DEC_uut/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 din_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.719%)  route 0.181ns (49.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.559     1.478    clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  din_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  din_reg[46]/Q
                         net (fo=6, routed)           0.181     1.800    L27_in[46]
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  din[47]_i_1/O
                         net (fo=1, routed)           0.000     1.845    din[47]_i_1_n_0
    SLICE_X34Y76         FDCE                                         r  din_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.826     1.991    clk_IBUF_BUFG
    SLICE_X34Y76         FDCE                                         r  din_reg[47]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X34Y76         FDCE (Hold_fdce_C_D)         0.120     1.631    din_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 din_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.560     1.479    clk_IBUF_BUFG
    SLICE_X35Y77         FDCE                                         r  din_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.128     1.607 r  din_reg[49]/Q
                         net (fo=7, routed)           0.083     1.691    L29_in[49]
    SLICE_X35Y77         LUT6 (Prop_lut6_I4_O)        0.099     1.790 r  din[51]_i_1/O
                         net (fo=1, routed)           0.000     1.790    din[51]_i_1_n_0
    SLICE_X35Y77         FDCE                                         r  din_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.993    clk_IBUF_BUFG
    SLICE_X35Y77         FDCE                                         r  din_reg[51]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X35Y77         FDCE (Hold_fdce_C_D)         0.092     1.571    din_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y72    RC5_uut/KEY_EXP_uut/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y72    RC5_uut/KEY_EXP_uut/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y83    RC5_uut/KEY_EXP_uut/a_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y82    RC5_uut/KEY_EXP_uut/b_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y86    RC5_uut/KEY_EXP_uut/b_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y83    RC5_uut/KEY_EXP_uut/b_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y72    RC5_uut/KEY_EXP_uut/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y72    RC5_uut/KEY_EXP_uut/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y72    RC5_uut/KEY_EXP_uut/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y72    RC5_uut/KEY_EXP_uut/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y83    RC5_uut/KEY_EXP_uut/a_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y83    RC5_uut/KEY_EXP_uut/a_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y82    RC5_uut/KEY_EXP_uut/b_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y84    RC5_uut/KEY_EXP_uut/a_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y86    RC5_uut/KEY_EXP_uut/b_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y90    RC5_uut/KEY_EXP_uut/b_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y86    RC5_uut/KEY_EXP_uut/b_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y90    RC5_uut/KEY_EXP_uut/b_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y89    RC5_uut/KEY_EXP_uut/b_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y87    RC5_uut/KEY_EXP_uut/b_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y86    RC5_uut/KEY_EXP_uut/b_reg_reg[17]/C



