/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:04 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_ASP_ARCSS_CTRL_H__
#define BCHP_ASP_ARCSS_CTRL_H__

/***************************************************************************
 *ASP_ARCSS_CTRL - ASP ARCSS Control Registers
 ***************************************************************************/
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_HOST_IF     0x018f0000 /* [CFG][32] Host I/F */
#define BCHP_ASP_ARCSS_CTRL_SYNC_LOCAL_RBUS      0x018f0004 /* [CFG][32] 32-bit Scratch Register to sync RBUS with ARCSS FW */
#define BCHP_ASP_ARCSS_CTRL_XL_SYNC_LOCAL_RBUS   0x018f0008 /* [CFG][64] 64-bit Scratch Register to sync RBUS with ARCSS FW */
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO      0x018f0014 /* [RO][32] BVCI Hardware Debug Status for BVCI bus */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL       0x018f0090 /* [CFG][32] ARC Processor control */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL2      0x018f0094 /* [CFG][32] ARC Processor control2 */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_START      0x018f0098 /* [RW][32] ARC Processor Start */
#define BCHP_ASP_ARCSS_CTRL_DIAG                 0x018f00a0 /* [RO][32] Diagnostic Register */
#define BCHP_ASP_ARCSS_CTRL_DIAG_CTRL            0x018f00a4 /* [CFG][32] Diagnostic Register select */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_31_0       0x018f0100 /* [WO][32] DDMA1 Transfer Req bits 31:0 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_63_32      0x018f0104 /* [WO][32] DDMA1 Transfer Req bits 63:32 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_95_64      0x018f0108 /* [WO][32] DDMA1 Transfer Req bits 95:64 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_127_96     0x018f010c /* [WO][32] DDMA1 Transfer Req bits 127:96 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_31_0 0x018f0110 /* [RO][32] DDMA1 Req Pending status bits 31:0 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_63_32 0x018f0114 /* [RO][32] DDMA1 Req Pending status bits 63:32 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_95_64 0x018f0118 /* [RO][32] DDMA1 Req Pending status bits 95:64 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_127_96 0x018f011c /* [RO][32] DDMA1 Req Pending status bits 127:96 */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_ACTIVE_CHANNEL 0x018f0120 /* [RO][32] DDMA1 Active Channel */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_CONFIG_LOCAL_ADDR 0x018f0124 /* [CFG][32] DDMA1 Config Local Base Address */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_31_0       0x018f0140 /* [WO][32] DDMA2 Transfer Req bits 31:0 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_63_32      0x018f0144 /* [WO][32] DDMA2 Transfer Req bits 63:32 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_95_64      0x018f0148 /* [WO][32] DDMA2 Transfer Req bits 95:64 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_127_96     0x018f014c /* [WO][32] DDMA2 Transfer Req bits 127:96 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_31_0 0x018f0150 /* [RO][32] DDMA2 Req Pending status bits 31:0 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_63_32 0x018f0154 /* [RO][32] DDMA2 Req Pending status bits 63:32 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_95_64 0x018f0158 /* [RO][32] DDMA2 Req Pending status bits 95:64 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_127_96 0x018f015c /* [RO][32] DDMA2 Req Pending status bits 127:96 */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_ACTIVE_CHANNEL 0x018f0160 /* [RO][32] DDMA2 Active Channel */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_CONFIG_LOCAL_ADDR 0x018f0164 /* [CFG][32] DDMA2 Config Local Base Address */
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ             0x018f0180 /* [WO][32] IDMA Transfer Req bits 1:0 */
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_PENDING     0x018f0184 /* [RO][32] IDMA Req Pending status bits 1:0 */
#define BCHP_ASP_ARCSS_CTRL_IDMA_ACTIVE_CHANNEL  0x018f0188 /* [RO][32] IDMA Active Channel */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR0   0x018f0198 /* [CFG][64] IDMA Source Address lower bits */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR1   0x018f01a0 /* [CFG][64] IDMA Source Address lower bits */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_COUNTER    0x018f01b0 /* [RW][32] Timer0 Counter */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_PERIOD     0x018f01b4 /* [CFG][32] Timer0 Period */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL    0x018f01b8 /* [RW][32] Timer0 Control */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_COUNTER    0x018f01c0 /* [RW][32] Timer1 Counter */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_PERIOD     0x018f01c4 /* [CFG][32] Timer1 Period */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL    0x018f01c8 /* [RW][32] Timer1 Control */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO     0x018f0280 /* [CFG][32] HDR_PUSH RX FIFO */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO     0x018f0284 /* [RO][32] HDR_PUSH RX INFO */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_CNT   0x018f0288 /* [RO][32] HDR_PUSH RX DW COUNT */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_RD    0x018f028c /* [WO][32] HDR_PUSH RX DW READ */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT 0x018f0290 /* [RO][32] HDR_PUSH RX HEADER COUNTER */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_DEC 0x018f0294 /* [WO][32] HDR_PUSH RX HEADER COUNTER DECREMENT */
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_PROC_CNT   0x018f0298 /* [RO][32] Debug Register counting processed headers in DCCM/FW */
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_VALUE 0x018f029c /* [CFG][32] Value to initalize or add to DEBUG_HDR_PROC_CNT */
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC  0x018f02a0 /* [CFG][32] Control bit for adding/increasing value to/by PROC_CNT */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR 0x018f0340 /* [CFG][64] ARCSCB DRAM Offset Address for instruction */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL 0x018f0348 /* [CFG][32] BVCI2SCB bridge ctrl */

/***************************************************************************
 *INIT_SYS_HOST_IF - Host I/F
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: INIT_SYS_HOST_IF :: reserved0 [31:01] */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_HOST_IF_reserved0_MASK        0xfffffffe
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_HOST_IF_reserved0_SHIFT       1

/* ASP_ARCSS_CTRL :: INIT_SYS_HOST_IF :: SEL [00:00] */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_HOST_IF_SEL_MASK              0x00000001
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_HOST_IF_SEL_SHIFT             0
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_HOST_IF_SEL_DEFAULT           0x00000000

/***************************************************************************
 *SYNC_LOCAL_RBUS - 32-bit Scratch Register to sync RBUS with ARCSS FW
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: SYNC_LOCAL_RBUS :: DATA [31:00] */
#define BCHP_ASP_ARCSS_CTRL_SYNC_LOCAL_RBUS_DATA_MASK              0xffffffff
#define BCHP_ASP_ARCSS_CTRL_SYNC_LOCAL_RBUS_DATA_SHIFT             0
#define BCHP_ASP_ARCSS_CTRL_SYNC_LOCAL_RBUS_DATA_DEFAULT           0x00000000

/***************************************************************************
 *XL_SYNC_LOCAL_RBUS - 64-bit Scratch Register to sync RBUS with ARCSS FW
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: XL_SYNC_LOCAL_RBUS :: DATA [63:00] */
#define BCHP_ASP_ARCSS_CTRL_XL_SYNC_LOCAL_RBUS_DATA_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_ASP_ARCSS_CTRL_XL_SYNC_LOCAL_RBUS_DATA_SHIFT          0
#define BCHP_ASP_ARCSS_CTRL_XL_SYNC_LOCAL_RBUS_DATA_DEFAULT        0

/***************************************************************************
 *BVCI_DEBUG_INFO - BVCI Hardware Debug Status for BVCI bus
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: BVCI_DEBUG_INFO :: BVCI_ADDRESS [31:16] */
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_ADDRESS_MASK      0xffff0000
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_ADDRESS_SHIFT     16
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_ADDRESS_DEFAULT   0x00000000

/* ASP_ARCSS_CTRL :: BVCI_DEBUG_INFO :: BVCI_BE [15:12] */
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_BE_MASK           0x0000f000
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_BE_SHIFT          12
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_BE_DEFAULT        0x00000000

/* ASP_ARCSS_CTRL :: BVCI_DEBUG_INFO :: BVCI_CMD [11:10] */
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_CMD_MASK          0x00000c00
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_CMD_SHIFT         10
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_CMD_DEFAULT       0x00000000

/* ASP_ARCSS_CTRL :: BVCI_DEBUG_INFO :: BVCI_EOP [09:09] */
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_EOP_MASK          0x00000200
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_EOP_SHIFT         9
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_EOP_DEFAULT       0x00000000

/* ASP_ARCSS_CTRL :: BVCI_DEBUG_INFO :: BVCI_PLEN [08:00] */
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_PLEN_MASK         0x000001ff
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_PLEN_SHIFT        0
#define BCHP_ASP_ARCSS_CTRL_BVCI_DEBUG_INFO_BVCI_PLEN_DEFAULT      0x00000000

/***************************************************************************
 *INIT_PROC_CTRL - ARC Processor control
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: INIT_PROC_CTRL :: reserved0 [31:08] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_reserved0_MASK          0xffffff00
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_reserved0_SHIFT         8

/* ASP_ARCSS_CTRL :: INIT_PROC_CTRL :: ARC_BLOCK_CNT [07:04] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_ARC_BLOCK_CNT_MASK      0x000000f0
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_ARC_BLOCK_CNT_SHIFT     4
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_ARC_BLOCK_CNT_DEFAULT   0x0000000f

/* ASP_ARCSS_CTRL :: INIT_PROC_CTRL :: reserved1 [03:02] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_reserved1_MASK          0x0000000c
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_reserved1_SHIFT         2

/* ASP_ARCSS_CTRL :: INIT_PROC_CTRL :: MEM_ACCESS [01:01] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_MEM_ACCESS_MASK         0x00000002
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_MEM_ACCESS_SHIFT        1
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_MEM_ACCESS_DEFAULT      0x00000001

/* ASP_ARCSS_CTRL :: INIT_PROC_CTRL :: MEM_ERR [00:00] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_MEM_ERR_MASK            0x00000001
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_MEM_ERR_SHIFT           0
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL_MEM_ERR_DEFAULT         0x00000000

/***************************************************************************
 *INIT_PROC_CTRL2 - ARC Processor control2
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: INIT_PROC_CTRL2 :: reserved0 [31:01] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL2_reserved0_MASK         0xfffffffe
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL2_reserved0_SHIFT        1

/* ASP_ARCSS_CTRL :: INIT_PROC_CTRL2 :: SW_INIT [00:00] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL2_SW_INIT_MASK           0x00000001
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL2_SW_INIT_SHIFT          0
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_CTRL2_SW_INIT_DEFAULT        0x00000000

/***************************************************************************
 *INIT_PROC_START - ARC Processor Start
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: INIT_PROC_START :: reserved0 [31:01] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_START_reserved0_MASK         0xfffffffe
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_START_reserved0_SHIFT        1

/* ASP_ARCSS_CTRL :: INIT_PROC_START :: ENABLE [00:00] */
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_START_ENABLE_MASK            0x00000001
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_START_ENABLE_SHIFT           0
#define BCHP_ASP_ARCSS_CTRL_INIT_PROC_START_ENABLE_DEFAULT         0x00000000

/***************************************************************************
 *DIAG - Diagnostic Register
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DIAG :: OUT [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DIAG_OUT_MASK                          0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DIAG_OUT_SHIFT                         0
#define BCHP_ASP_ARCSS_CTRL_DIAG_OUT_DEFAULT                       0x00000000

/***************************************************************************
 *DIAG_CTRL - Diagnostic Register select
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DIAG_CTRL :: reserved0 [31:03] */
#define BCHP_ASP_ARCSS_CTRL_DIAG_CTRL_reserved0_MASK               0xfffffff8
#define BCHP_ASP_ARCSS_CTRL_DIAG_CTRL_reserved0_SHIFT              3

/* ASP_ARCSS_CTRL :: DIAG_CTRL :: SEL [02:00] */
#define BCHP_ASP_ARCSS_CTRL_DIAG_CTRL_SEL_MASK                     0x00000007
#define BCHP_ASP_ARCSS_CTRL_DIAG_CTRL_SEL_SHIFT                    0
#define BCHP_ASP_ARCSS_CTRL_DIAG_CTRL_SEL_DEFAULT                  0x00000000

/***************************************************************************
 *DDMA1_REQ_31_0 - DDMA1 Transfer Req bits 31:0
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_31_0 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_31_0_REQ_MASK                0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_31_0_REQ_SHIFT               0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_31_0_REQ_DEFAULT             0x00000000

/***************************************************************************
 *DDMA1_REQ_63_32 - DDMA1 Transfer Req bits 63:32
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_63_32 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_63_32_REQ_MASK               0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_63_32_REQ_SHIFT              0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_63_32_REQ_DEFAULT            0x00000000

/***************************************************************************
 *DDMA1_REQ_95_64 - DDMA1 Transfer Req bits 95:64
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_95_64 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_95_64_REQ_MASK               0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_95_64_REQ_SHIFT              0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_95_64_REQ_DEFAULT            0x00000000

/***************************************************************************
 *DDMA1_REQ_127_96 - DDMA1 Transfer Req bits 127:96
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_127_96 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_127_96_REQ_MASK              0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_127_96_REQ_SHIFT             0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_127_96_REQ_DEFAULT           0x00000000

/***************************************************************************
 *DDMA1_REQ_PENDING_31_0 - DDMA1 Req Pending status bits 31:0
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_PENDING_31_0 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_31_0_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_31_0_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_31_0_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA1_REQ_PENDING_63_32 - DDMA1 Req Pending status bits 63:32
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_PENDING_63_32 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_63_32_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_63_32_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_63_32_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA1_REQ_PENDING_95_64 - DDMA1 Req Pending status bits 95:64
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_PENDING_95_64 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_95_64_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_95_64_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_95_64_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA1_REQ_PENDING_127_96 - DDMA1 Req Pending status bits 127:96
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_REQ_PENDING_127_96 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_127_96_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_127_96_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_REQ_PENDING_127_96_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA1_ACTIVE_CHANNEL - DDMA1 Active Channel
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_ACTIVE_CHANNEL :: reserved0 [31:08] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_ACTIVE_CHANNEL_reserved0_MASK    0xffffff00
#define BCHP_ASP_ARCSS_CTRL_DDMA1_ACTIVE_CHANNEL_reserved0_SHIFT   8

/* ASP_ARCSS_CTRL :: DDMA1_ACTIVE_CHANNEL :: CHANNEL [07:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_ACTIVE_CHANNEL_CHANNEL_MASK      0x000000ff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_ACTIVE_CHANNEL_CHANNEL_SHIFT     0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_ACTIVE_CHANNEL_CHANNEL_DEFAULT   0x000000ff

/***************************************************************************
 *DDMA1_CONFIG_LOCAL_ADDR - DDMA1 Config Local Base Address
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA1_CONFIG_LOCAL_ADDR :: reserved0 [31:19] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_CONFIG_LOCAL_ADDR_reserved0_MASK 0xfff80000
#define BCHP_ASP_ARCSS_CTRL_DDMA1_CONFIG_LOCAL_ADDR_reserved0_SHIFT 19

/* ASP_ARCSS_CTRL :: DDMA1_CONFIG_LOCAL_ADDR :: ADDRESS [18:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA1_CONFIG_LOCAL_ADDR_ADDRESS_MASK   0x0007ffff
#define BCHP_ASP_ARCSS_CTRL_DDMA1_CONFIG_LOCAL_ADDR_ADDRESS_SHIFT  0
#define BCHP_ASP_ARCSS_CTRL_DDMA1_CONFIG_LOCAL_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *DDMA2_REQ_31_0 - DDMA2 Transfer Req bits 31:0
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_31_0 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_31_0_REQ_MASK                0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_31_0_REQ_SHIFT               0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_31_0_REQ_DEFAULT             0x00000000

/***************************************************************************
 *DDMA2_REQ_63_32 - DDMA2 Transfer Req bits 63:32
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_63_32 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_63_32_REQ_MASK               0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_63_32_REQ_SHIFT              0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_63_32_REQ_DEFAULT            0x00000000

/***************************************************************************
 *DDMA2_REQ_95_64 - DDMA2 Transfer Req bits 95:64
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_95_64 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_95_64_REQ_MASK               0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_95_64_REQ_SHIFT              0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_95_64_REQ_DEFAULT            0x00000000

/***************************************************************************
 *DDMA2_REQ_127_96 - DDMA2 Transfer Req bits 127:96
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_127_96 :: REQ [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_127_96_REQ_MASK              0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_127_96_REQ_SHIFT             0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_127_96_REQ_DEFAULT           0x00000000

/***************************************************************************
 *DDMA2_REQ_PENDING_31_0 - DDMA2 Req Pending status bits 31:0
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_PENDING_31_0 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_31_0_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_31_0_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_31_0_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA2_REQ_PENDING_63_32 - DDMA2 Req Pending status bits 63:32
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_PENDING_63_32 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_63_32_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_63_32_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_63_32_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA2_REQ_PENDING_95_64 - DDMA2 Req Pending status bits 95:64
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_PENDING_95_64 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_95_64_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_95_64_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_95_64_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA2_REQ_PENDING_127_96 - DDMA2 Req Pending status bits 127:96
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_REQ_PENDING_127_96 :: REQ_PENDING [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_127_96_REQ_PENDING_MASK 0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_127_96_REQ_PENDING_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_REQ_PENDING_127_96_REQ_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *DDMA2_ACTIVE_CHANNEL - DDMA2 Active Channel
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_ACTIVE_CHANNEL :: reserved0 [31:08] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_ACTIVE_CHANNEL_reserved0_MASK    0xffffff00
#define BCHP_ASP_ARCSS_CTRL_DDMA2_ACTIVE_CHANNEL_reserved0_SHIFT   8

/* ASP_ARCSS_CTRL :: DDMA2_ACTIVE_CHANNEL :: CHANNEL [07:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_ACTIVE_CHANNEL_CHANNEL_MASK      0x000000ff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_ACTIVE_CHANNEL_CHANNEL_SHIFT     0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_ACTIVE_CHANNEL_CHANNEL_DEFAULT   0x000000ff

/***************************************************************************
 *DDMA2_CONFIG_LOCAL_ADDR - DDMA2 Config Local Base Address
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DDMA2_CONFIG_LOCAL_ADDR :: reserved0 [31:19] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_CONFIG_LOCAL_ADDR_reserved0_MASK 0xfff80000
#define BCHP_ASP_ARCSS_CTRL_DDMA2_CONFIG_LOCAL_ADDR_reserved0_SHIFT 19

/* ASP_ARCSS_CTRL :: DDMA2_CONFIG_LOCAL_ADDR :: ADDRESS [18:00] */
#define BCHP_ASP_ARCSS_CTRL_DDMA2_CONFIG_LOCAL_ADDR_ADDRESS_MASK   0x0007ffff
#define BCHP_ASP_ARCSS_CTRL_DDMA2_CONFIG_LOCAL_ADDR_ADDRESS_SHIFT  0
#define BCHP_ASP_ARCSS_CTRL_DDMA2_CONFIG_LOCAL_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *IDMA_REQ - IDMA Transfer Req bits 1:0
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: IDMA_REQ :: reserved0 [31:02] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_reserved0_MASK                0xfffffffc
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_reserved0_SHIFT               2

/* ASP_ARCSS_CTRL :: IDMA_REQ :: REQ [01:00] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_REQ_MASK                      0x00000003
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_REQ_SHIFT                     0
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_REQ_DEFAULT                   0x00000000

/***************************************************************************
 *IDMA_REQ_PENDING - IDMA Req Pending status bits 1:0
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: IDMA_REQ_PENDING :: reserved0 [31:02] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_PENDING_reserved0_MASK        0xfffffffc
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_PENDING_reserved0_SHIFT       2

/* ASP_ARCSS_CTRL :: IDMA_REQ_PENDING :: REQ_PENDING [01:00] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_PENDING_REQ_PENDING_MASK      0x00000003
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_PENDING_REQ_PENDING_SHIFT     0
#define BCHP_ASP_ARCSS_CTRL_IDMA_REQ_PENDING_REQ_PENDING_DEFAULT   0x00000000

/***************************************************************************
 *IDMA_ACTIVE_CHANNEL - IDMA Active Channel
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: IDMA_ACTIVE_CHANNEL :: reserved0 [31:08] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_ACTIVE_CHANNEL_reserved0_MASK     0xffffff00
#define BCHP_ASP_ARCSS_CTRL_IDMA_ACTIVE_CHANNEL_reserved0_SHIFT    8

/* ASP_ARCSS_CTRL :: IDMA_ACTIVE_CHANNEL :: CHANNEL [07:00] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_ACTIVE_CHANNEL_CHANNEL_MASK       0x000000ff
#define BCHP_ASP_ARCSS_CTRL_IDMA_ACTIVE_CHANNEL_CHANNEL_SHIFT      0
#define BCHP_ASP_ARCSS_CTRL_IDMA_ACTIVE_CHANNEL_CHANNEL_DEFAULT    0x000000ff

/***************************************************************************
 *IDMA_LOCAL_ADDR%i - IDMA Destination Address
 ***************************************************************************/
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_ARRAY_BASE            0x018f0190
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_ARRAY_START           0
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_ARRAY_END             1
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *IDMA_LOCAL_ADDR%i - IDMA Destination Address
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: IDMA_LOCAL_ADDRi :: reserved0 [31:19] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_reserved0_MASK        0xfff80000
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_reserved0_SHIFT       19

/* ASP_ARCSS_CTRL :: IDMA_LOCAL_ADDRi :: ADDRESS [18:00] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_ADDRESS_MASK          0x0007ffff
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_ADDRESS_SHIFT         0
#define BCHP_ASP_ARCSS_CTRL_IDMA_LOCAL_ADDRi_ADDRESS_DEFAULT       0x00000000


/***************************************************************************
 *XL_IDMA_DRAM_ADDR%i - IDMA Source Address lower bits
 ***************************************************************************/
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_ARRAY_BASE          0x018f0198
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_ARRAY_START         0
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_ARRAY_END           1
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_ARRAY_ELEMENT_SIZE  64

/***************************************************************************
 *XL_IDMA_DRAM_ADDR%i - IDMA Source Address lower bits
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: XL_IDMA_DRAM_ADDRi :: reserved0 [63:40] */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_reserved0_SHIFT     40

/* ASP_ARCSS_CTRL :: XL_IDMA_DRAM_ADDRi :: ADDRESS [39:00] */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_ADDRESS_SHIFT       0
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDRi_ADDRESS_DEFAULT     0


/***************************************************************************
 *XL_IDMA_DRAM_ADDR0 - IDMA Source Address lower bits
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: XL_IDMA_DRAM_ADDR0 :: reserved0 [63:40] */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR0_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR0_reserved0_SHIFT     40

/* ASP_ARCSS_CTRL :: XL_IDMA_DRAM_ADDR0 :: ADDRESS [39:00] */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR0_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR0_ADDRESS_SHIFT       0
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR0_ADDRESS_DEFAULT     0

/***************************************************************************
 *XL_IDMA_DRAM_ADDR1 - IDMA Source Address lower bits
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: XL_IDMA_DRAM_ADDR1 :: reserved0 [63:40] */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR1_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR1_reserved0_SHIFT     40

/* ASP_ARCSS_CTRL :: XL_IDMA_DRAM_ADDR1 :: ADDRESS [39:00] */
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR1_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR1_ADDRESS_SHIFT       0
#define BCHP_ASP_ARCSS_CTRL_XL_IDMA_DRAM_ADDR1_ADDRESS_DEFAULT     0

/***************************************************************************
 *IDMA_TRANSFER_INFO%i - IDMA Transfer length and swap
 ***************************************************************************/
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_ARRAY_BASE         0x018f01a8
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_ARRAY_START        0
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_ARRAY_END          1
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *IDMA_TRANSFER_INFO%i - IDMA Transfer length and swap
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: IDMA_TRANSFER_INFOi :: reserved0 [31:22] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_reserved0_MASK     0xffc00000
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_reserved0_SHIFT    22

/* ASP_ARCSS_CTRL :: IDMA_TRANSFER_INFOi :: SWAP [21:20] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_SWAP_MASK          0x00300000
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_SWAP_SHIFT         20
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_SWAP_DEFAULT       0x00000000

/* ASP_ARCSS_CTRL :: IDMA_TRANSFER_INFOi :: SIZE [19:00] */
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_SIZE_MASK          0x000fffff
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_SIZE_SHIFT         0
#define BCHP_ASP_ARCSS_CTRL_IDMA_TRANSFER_INFOi_SIZE_DEFAULT       0x00000000


/***************************************************************************
 *WD_TIMER0_COUNTER - Timer0 Counter
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: WD_TIMER0_COUNTER :: COUNT [31:00] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_COUNTER_COUNT_MASK           0xffffffff
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_COUNTER_COUNT_SHIFT          0
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_COUNTER_COUNT_DEFAULT        0x00000000

/***************************************************************************
 *WD_TIMER0_PERIOD - Timer0 Period
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: WD_TIMER0_PERIOD :: VALUE [31:00] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_PERIOD_VALUE_MASK            0xffffffff
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_PERIOD_VALUE_SHIFT           0
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_PERIOD_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *WD_TIMER0_CONTROL - Timer0 Control
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: WD_TIMER0_CONTROL :: reserved0 [31:03] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_reserved0_MASK       0xfffffff8
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_reserved0_SHIFT      3

/* ASP_ARCSS_CTRL :: WD_TIMER0_CONTROL :: STATUS [02:02] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_STATUS_MASK          0x00000004
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_STATUS_SHIFT         2
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_STATUS_DEFAULT       0x00000000

/* ASP_ARCSS_CTRL :: WD_TIMER0_CONTROL :: INTRT_EN [01:01] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_INTRT_EN_MASK        0x00000002
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_INTRT_EN_SHIFT       1
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_INTRT_EN_DEFAULT     0x00000000

/* ASP_ARCSS_CTRL :: WD_TIMER0_CONTROL :: COUNT_EN [00:00] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_COUNT_EN_MASK        0x00000001
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_COUNT_EN_SHIFT       0
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER0_CONTROL_COUNT_EN_DEFAULT     0x00000000

/***************************************************************************
 *WD_TIMER1_COUNTER - Timer1 Counter
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: WD_TIMER1_COUNTER :: COUNT [31:00] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_COUNTER_COUNT_MASK           0xffffffff
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_COUNTER_COUNT_SHIFT          0
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_COUNTER_COUNT_DEFAULT        0x00000000

/***************************************************************************
 *WD_TIMER1_PERIOD - Timer1 Period
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: WD_TIMER1_PERIOD :: VALUE [31:00] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_PERIOD_VALUE_MASK            0xffffffff
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_PERIOD_VALUE_SHIFT           0
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_PERIOD_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *WD_TIMER1_CONTROL - Timer1 Control
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: WD_TIMER1_CONTROL :: reserved0 [31:03] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_reserved0_MASK       0xfffffff8
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_reserved0_SHIFT      3

/* ASP_ARCSS_CTRL :: WD_TIMER1_CONTROL :: STATUS [02:02] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_STATUS_MASK          0x00000004
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_STATUS_SHIFT         2
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_STATUS_DEFAULT       0x00000000

/* ASP_ARCSS_CTRL :: WD_TIMER1_CONTROL :: INTRT_EN [01:01] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_INTRT_EN_MASK        0x00000002
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_INTRT_EN_SHIFT       1
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_INTRT_EN_DEFAULT     0x00000000

/* ASP_ARCSS_CTRL :: WD_TIMER1_CONTROL :: COUNT_EN [00:00] */
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_COUNT_EN_MASK        0x00000001
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_COUNT_EN_SHIFT       0
#define BCHP_ASP_ARCSS_CTRL_WD_TIMER1_CONTROL_COUNT_EN_DEFAULT     0x00000000

/***************************************************************************
 *HDR_PUSH_RX_FIFO - HDR_PUSH RX FIFO
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_FIFO :: ADDR_OFFSET [31:16] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_ADDR_OFFSET_MASK      0xffff0000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_ADDR_OFFSET_SHIFT     16
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_ADDR_OFFSET_DEFAULT   0x00000000

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_FIFO :: ENABLE [15:15] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_ENABLE_MASK           0x00008000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_ENABLE_SHIFT          15
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_ENABLE_DEFAULT        0x00000000

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_FIFO :: SIZE [14:00] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_SIZE_MASK             0x00007fff
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_SIZE_SHIFT            0
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_FIFO_SIZE_DEFAULT          0x00000000

/***************************************************************************
 *HDR_PUSH_RX_INFO - HDR_PUSH RX INFO
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_INFO :: EMPTY [31:31] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_EMPTY_MASK            0x80000000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_EMPTY_SHIFT           31
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_EMPTY_DEFAULT         0x00000001

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_INFO :: RP [30:16] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_RP_MASK               0x7fff0000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_RP_SHIFT              16
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_RP_DEFAULT            0x00000000

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_INFO :: FULL [15:15] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_FULL_MASK             0x00008000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_FULL_SHIFT            15
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_FULL_DEFAULT          0x00000000

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_INFO :: WP [14:00] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_WP_MASK               0x00007fff
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_WP_SHIFT              0
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_INFO_WP_DEFAULT            0x00000000

/***************************************************************************
 *HDR_PUSH_RX_DW_CNT - HDR_PUSH RX DW COUNT
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_DW_CNT :: reserved0 [31:15] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_CNT_reserved0_MASK      0xffff8000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_CNT_reserved0_SHIFT     15

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_DW_CNT :: COUNT [14:00] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_CNT_COUNT_MASK          0x00007fff
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_CNT_COUNT_SHIFT         0
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_CNT_COUNT_DEFAULT       0x00000000

/***************************************************************************
 *HDR_PUSH_RX_DW_RD - HDR_PUSH RX DW READ
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_DW_RD :: reserved0 [31:15] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_RD_reserved0_MASK       0xffff8000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_RD_reserved0_SHIFT      15

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_DW_RD :: READ [14:00] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_RD_READ_MASK            0x00007fff
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_RD_READ_SHIFT           0
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_DW_RD_READ_DEFAULT         0x00000000

/***************************************************************************
 *HDR_PUSH_RX_HEADER_CNT - HDR_PUSH RX HEADER COUNTER
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_HEADER_CNT :: reserved0 [31:16] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_reserved0_MASK  0xffff0000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_reserved0_SHIFT 16

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_HEADER_CNT :: COUNT [15:00] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_COUNT_MASK      0x0000ffff
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_COUNT_SHIFT     0
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *HDR_PUSH_RX_HEADER_CNT_DEC - HDR_PUSH RX HEADER COUNTER DECREMENT
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_HEADER_CNT_DEC :: reserved0 [31:16] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_DEC_reserved0_MASK 0xffff0000
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_DEC_reserved0_SHIFT 16

/* ASP_ARCSS_CTRL :: HDR_PUSH_RX_HEADER_CNT_DEC :: DECREMENT_VALUE [15:00] */
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_DEC_DECREMENT_VALUE_MASK 0x0000ffff
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_DEC_DECREMENT_VALUE_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_HDR_PUSH_RX_HEADER_CNT_DEC_DECREMENT_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_HDR_PROC_CNT - Debug Register counting processed headers in DCCM/FW
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DEBUG_HDR_PROC_CNT :: COUNT [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_PROC_CNT_COUNT_MASK          0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_PROC_CNT_COUNT_SHIFT         0
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_PROC_CNT_COUNT_DEFAULT       0x00000000

/***************************************************************************
 *DEBUG_HDR_INITORINC_VALUE - Value to initalize or add to DEBUG_HDR_PROC_CNT
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DEBUG_HDR_INITORINC_VALUE :: VALUE [31:00] */
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_VALUE_VALUE_MASK   0xffffffff
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_VALUE_VALUE_SHIFT  0
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_VALUE_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_HDR_INITORINC - Control bit for adding/increasing value to/by PROC_CNT
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: DEBUG_HDR_INITORINC :: reserved0 [31:01] */
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_reserved0_MASK     0xfffffffe
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_reserved0_SHIFT    1

/* ASP_ARCSS_CTRL :: DEBUG_HDR_INITORINC :: MODE [00:00] */
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_MODE_MASK          0x00000001
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_MODE_SHIFT         0
#define BCHP_ASP_ARCSS_CTRL_DEBUG_HDR_INITORINC_MODE_DEFAULT       0x00000000

/***************************************************************************
 *INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR - ARCSCB DRAM Offset Address for instruction
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR_reserved0_SHIFT 40

/* ASP_ARCSS_CTRL :: INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR :: ADDRESS [39:00] */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR_ADDRESS_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_ARCSCB_OFFSET_DRAM_ADDR_ADDRESS_DEFAULT 0

/***************************************************************************
 *INIT_SYS_BVCI2SCB_BRIDGE_CTRL - BVCI2SCB bridge ctrl
 ***************************************************************************/
/* ASP_ARCSS_CTRL :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: reserved0 [31:04] */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_reserved0_MASK 0xfffffff0
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_reserved0_SHIFT 4

/* ASP_ARCSS_CTRL :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: DATA_RD_SWAP [03:02] */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_MASK 0x0000000c
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_SHIFT 2
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_RD_SWAP_DEFAULT 0x00000000

/* ASP_ARCSS_CTRL :: INIT_SYS_BVCI2SCB_BRIDGE_CTRL :: DATA_WR_SWAP [01:00] */
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_MASK 0x00000003
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_SHIFT 0
#define BCHP_ASP_ARCSS_CTRL_INIT_SYS_BVCI2SCB_BRIDGE_CTRL_DATA_WR_SWAP_DEFAULT 0x00000000

#endif /* #ifndef BCHP_ASP_ARCSS_CTRL_H__ */

/* End of File */
