vendor_name = ModelSim
source_file = 1, E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/Lista_1/Ex_2/Ex2.vhd
source_file = 1, E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/Lista_1/Ex_2/TB_Ex2.vhd
source_file = 1, e:/programfiles/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/programfiles/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/programfiles/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/programfiles/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/Lista_1/Ex_2/db/Ex2.cbx.xml
design_name = hard_block
design_name = Ex2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Ex2, 1
instance = comp, \o_S~output\, o_S~output, Ex2, 1
instance = comp, \o_Crr~output\, o_Crr~output, Ex2, 1
instance = comp, \i_C~input\, i_C~input, Ex2, 1
instance = comp, \i_A~input\, i_A~input, Ex2, 1
instance = comp, \i_B~input\, i_B~input, Ex2, 1
instance = comp, \o_S~0\, o_S~0, Ex2, 1
instance = comp, \o_Crr~0\, o_Crr~0, Ex2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, Ex2, 1
