v 4
file . "../src/main.vhdl" "af0bafe2af164c006c5a331fa867a4aef0a3adc9" "20201027212346.650":
  entity full_adder at 1( 0) + 0 on 29;
  architecture full_adder_arch of full_adder at 14( 201) + 0 on 30;
file . "../src/main_tb.vhdl" "45784433737213c97bf9917bd97178655c4df04d" "20201027212346.683":
  entity full_adder_tb at 1( 0) + 0 on 31;
  architecture full_adder_tb_arch of full_adder_tb at 9( 108) + 0 on 32;
