TimeQuest Timing Analyzer report for LA_dig
Mon May 02 23:05:41 2016
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 13. Slow 1200mV 85C Model Setup: 'clk400MHz'
 14. Slow 1200mV 85C Model Hold: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 15. Slow 1200mV 85C Model Hold: 'clk400MHz'
 16. Slow 1200mV 85C Model Recovery: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 17. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
 18. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
 19. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
 20. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
 21. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
 22. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
 23. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
 24. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
 25. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
 26. Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
 27. Slow 1200mV 85C Model Recovery: 'clk400MHz'
 28. Slow 1200mV 85C Model Removal: 'clk400MHz'
 29. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
 30. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
 31. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
 32. Slow 1200mV 85C Model Removal: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 33. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
 34. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
 35. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
 36. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
 37. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
 38. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
 39. Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'clk400MHz'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
 51. Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Slow 1200mV 85C Model Metastability Report
 57. Slow 1200mV 0C Model Fmax Summary
 58. Slow 1200mV 0C Model Setup Summary
 59. Slow 1200mV 0C Model Hold Summary
 60. Slow 1200mV 0C Model Recovery Summary
 61. Slow 1200mV 0C Model Removal Summary
 62. Slow 1200mV 0C Model Minimum Pulse Width Summary
 63. Slow 1200mV 0C Model Setup: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 64. Slow 1200mV 0C Model Setup: 'clk400MHz'
 65. Slow 1200mV 0C Model Hold: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 66. Slow 1200mV 0C Model Hold: 'clk400MHz'
 67. Slow 1200mV 0C Model Recovery: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 68. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
 69. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
 70. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
 71. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
 72. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
 73. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
 74. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
 75. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
 76. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
 77. Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
 78. Slow 1200mV 0C Model Recovery: 'clk400MHz'
 79. Slow 1200mV 0C Model Removal: 'clk400MHz'
 80. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
 81. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
 82. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
 83. Slow 1200mV 0C Model Removal: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 84. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
 85. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
 86. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
 87. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
 88. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
 89. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
 90. Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'clk400MHz'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Slow 1200mV 0C Model Metastability Report
108. Fast 1200mV 0C Model Setup Summary
109. Fast 1200mV 0C Model Hold Summary
110. Fast 1200mV 0C Model Recovery Summary
111. Fast 1200mV 0C Model Removal Summary
112. Fast 1200mV 0C Model Minimum Pulse Width Summary
113. Fast 1200mV 0C Model Setup: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
114. Fast 1200mV 0C Model Setup: 'clk400MHz'
115. Fast 1200mV 0C Model Hold: 'clk400MHz'
116. Fast 1200mV 0C Model Hold: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
117. Fast 1200mV 0C Model Recovery: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
118. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
119. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
120. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
121. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
122. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
123. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
124. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
125. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
126. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
127. Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
128. Fast 1200mV 0C Model Recovery: 'clk400MHz'
129. Fast 1200mV 0C Model Removal: 'clk400MHz'
130. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
131. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
132. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
133. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
134. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
135. Fast 1200mV 0C Model Removal: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
136. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
137. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
138. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
139. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
140. Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'clk400MHz'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'
145. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'
146. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'
153. Setup Times
154. Hold Times
155. Clock to Output Times
156. Minimum Clock to Output Times
157. Fast 1200mV 0C Model Metastability Report
158. Multicorner Timing Analysis Summary
159. Setup Times
160. Hold Times
161. Clock to Output Times
162. Minimum Clock to Output Times
163. Board Trace Model Assignments
164. Input Transition Times
165. Signal Integrity Metrics (Slow 1200mv 0c Model)
166. Signal Integrity Metrics (Slow 1200mv 85c Model)
167. Signal Integrity Metrics (Fast 1200mv 0c Model)
168. Setup Transfers
169. Hold Transfers
170. Recovery Transfers
171. Removal Transfers
172. Report TCCS
173. Report RSKM
174. Unconstrained Paths
175. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; LA_dig                                             ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX15BF14C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; clk400MHz                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk400MHz }                                     ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rst_smpl:iCLKRST|clk_cnt[1] }               ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 } ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 } ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 } ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 } ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 } ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 } ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 } ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 } ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 } ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 } ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 217.3 MHz  ; 217.3 MHz       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;                                                               ;
; 415.11 MHz ; 250.0 MHz       ; clk400MHz                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -3.602 ; -736.265      ;
; clk400MHz                       ; -1.409 ; -10.895       ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.043 ; -0.043        ;
; clk400MHz                       ; 0.124  ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -4.275 ; -871.137      ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -3.554 ; -3.554        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -3.454 ; -3.454        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -3.308 ; -3.308        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -3.278 ; -3.278        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -3.186 ; -3.186        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -3.111 ; -3.111        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -3.091 ; -3.091        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -2.968 ; -2.968        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -2.960 ; -2.960        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -2.753 ; -2.753        ;
; clk400MHz                                     ; -0.492 ; -25.490       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                 ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; clk400MHz                                     ; 0.671 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 2.324 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 2.686 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 2.878 ; 0.000         ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; 2.951 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 3.019 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 3.112 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 3.481 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 3.507 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 3.608 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 3.694 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 3.806 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk400MHz                                     ; -3.000 ; -70.000       ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -1.000 ; -326.000      ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -1.000 ; -1.000        ;
+-----------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.602 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.533      ;
; -3.602 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.533      ;
; -3.600 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.531      ;
; -3.600 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.531      ;
; -3.524 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.455      ;
; -3.524 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.455      ;
; -3.514 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.445      ;
; -3.514 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.445      ;
; -3.514 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.445      ;
; -3.514 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.445      ;
; -3.514 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.445      ;
; -3.514 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.445      ;
; -3.514 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.445      ;
; -3.512 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.443      ;
; -3.512 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.443      ;
; -3.512 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.443      ;
; -3.512 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.443      ;
; -3.512 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.443      ;
; -3.512 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.443      ;
; -3.512 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.443      ;
; -3.497 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.428      ;
; -3.497 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.428      ;
; -3.486 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.417      ;
; -3.486 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.417      ;
; -3.471 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.402      ;
; -3.471 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.402      ;
; -3.465 ; dig_core:iDIG|cmd_cfg:cmd_unit|trig_posL[3]                                                  ; dig_core:iDIG|Capture_Unit:capture|armed                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.061     ; 4.399      ;
; -3.446 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.063     ; 4.378      ;
; -3.440 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.371      ;
; -3.440 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.371      ;
; -3.436 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.367      ;
; -3.436 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.367      ;
; -3.436 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.367      ;
; -3.436 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.367      ;
; -3.436 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.367      ;
; -3.436 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.367      ;
; -3.436 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.367      ;
; -3.423 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.354      ;
; -3.423 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.354      ;
; -3.423 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.354      ;
; -3.423 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.354      ;
; -3.423 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.354      ;
; -3.423 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.354      ;
; -3.423 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.354      ;
; -3.420 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -1.509     ; 2.906      ;
; -3.420 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -1.509     ; 2.906      ;
; -3.420 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -1.509     ; 2.906      ;
; -3.420 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -1.509     ; 2.906      ;
; -3.410 ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.341      ;
; -3.410 ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.341      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.335      ;
; -3.404 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                                               ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.063     ; 4.336      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.403 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.980      ;
; -3.402 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.333      ;
; -3.402 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.333      ;
; -3.400 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                               ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.415     ; 3.980      ;
; -3.398 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.329      ;
; -3.398 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.329      ;
; -3.398 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.329      ;
; -3.398 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.329      ;
; -3.398 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.329      ;
; -3.398 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.329      ;
; -3.398 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.329      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.386 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.317      ;
; -3.383 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.314      ;
; -3.383 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.314      ;
; -3.383 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.314      ;
; -3.383 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.314      ;
; -3.383 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.314      ;
; -3.383 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.314      ;
; -3.383 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.064     ; 4.314      ;
; -3.376 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.953      ;
; -3.376 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.418     ; 3.953      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk400MHz'                                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.409 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 2.131      ;
; -1.315 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 2.037      ;
; -1.287 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 2.009      ;
; -1.178 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 1.900      ;
; -1.132 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 1.854      ;
; -1.083 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 1.805      ;
; -1.081 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 1.803      ;
; -1.061 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 1.783      ;
; -1.015 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 1.737      ;
; -0.982 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.273     ; 1.704      ;
; -0.937 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.868      ;
; -0.932 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.863      ;
; -0.926 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.857      ;
; -0.866 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.063     ; 1.798      ;
; -0.851 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.782      ;
; -0.821 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.752      ;
; -0.821 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.752      ;
; -0.816 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.747      ;
; -0.812 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.743      ;
; -0.810 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.741      ;
; -0.806 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.737      ;
; -0.787 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.063     ; 1.719      ;
; -0.735 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.666      ;
; -0.735 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.666      ;
; -0.725 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.063     ; 1.657      ;
; -0.707 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.638      ;
; -0.705 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.636      ;
; -0.705 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.636      ;
; -0.702 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.063     ; 1.634      ;
; -0.701 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.632      ;
; -0.700 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.631      ;
; -0.696 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.627      ;
; -0.695 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.626      ;
; -0.694 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.625      ;
; -0.690 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.621      ;
; -0.679 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.046      ; 2.210      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.640 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.228     ; 1.397      ;
; -0.619 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.550      ;
; -0.619 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.550      ;
; -0.618 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.549      ;
; -0.591 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.522      ;
; -0.591 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.522      ;
; -0.589 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.520      ;
; -0.589 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.520      ;
; -0.585 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.516      ;
; -0.585 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.516      ;
; -0.584 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.515      ;
; -0.580 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.511      ;
; -0.579 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.510      ;
; -0.579 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.510      ;
; -0.578 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.509      ;
; -0.574 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.505      ;
; -0.503 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.434      ;
; -0.503 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.434      ;
; -0.502 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.433      ;
; -0.502 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.433      ;
; -0.475 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.406      ;
; -0.475 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.406      ;
; -0.474 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.405      ;
; -0.473 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.404      ;
; -0.473 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.404      ;
; -0.441 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.046      ; 1.972      ;
; -0.362 ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.293      ;
; -0.266 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 2.247      ; 3.197      ;
; -0.209 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.046      ; 1.740      ;
; -0.192 ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.123      ;
; -0.106 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.046      ; 1.637      ;
; -0.075 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.006      ;
; -0.073 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.004      ;
; -0.073 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.004      ;
; -0.072 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.003      ;
; -0.070 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.001      ;
; -0.070 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 1.001      ;
; -0.049 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.980      ;
; -0.049 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.980      ;
; -0.048 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.979      ;
; -0.045 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.976      ;
; 0.046  ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.794      ; 2.233      ;
; 0.073  ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.794      ; 2.206      ;
; 0.088  ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.843      ;
; 0.107  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.824      ;
; 0.243  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.688      ;
; 0.244  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.687      ;
; 0.244  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.687      ;
; 0.244  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.687      ;
; 0.245  ; clk_rst_smpl:iCLKRST|locked_ff1               ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.686      ;
; 0.245  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.686      ;
; 0.245  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.686      ;
; 0.245  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.686      ;
; 0.245  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.686      ;
; 0.245  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.064     ; 0.686      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.043 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.665      ; 1.289      ;
; 0.009  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.606      ; 1.282      ;
; 0.022  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|High_Level                         ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.604      ; 2.992      ;
; 0.030  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Low_Level                          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.595      ; 2.991      ;
; 0.070  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|High_Level                         ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.594      ; 3.030      ;
; 0.071  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Low_Level                          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.594      ; 3.031      ;
; 0.083  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.195      ; 0.945      ;
; 0.093  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|High_Level                         ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.594      ; 3.053      ;
; 0.095  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|High_Level                         ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.601      ; 3.062      ;
; 0.099  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.412      ; 1.178      ;
; 0.103  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Low_Level                          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.594      ; 3.063      ;
; 0.118  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.759      ; 2.044      ;
; 0.130  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|High_Level                         ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.595      ; 3.091      ;
; 0.159  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Low_Level                          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.604      ; 3.129      ;
; 0.180  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.758      ; 2.105      ;
; 0.181  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.539      ; 1.887      ;
; 0.199  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Low_Level                          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.601      ; 3.166      ;
; 0.215  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.736      ; 2.118      ;
; 0.220  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.470      ; 1.357      ;
; 0.258  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.719      ; 2.144      ;
; 0.324  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.503      ; 1.984      ;
; 0.341  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                           ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                           ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.577      ;
; 0.342  ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                      ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.078      ; 0.577      ;
; 0.355  ; dig_core:iDIG|Capture_Unit:capture|waddr[8]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[8]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]                              ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355  ; UART_wrapper:iCOMM|state.READY                                                                 ; UART_wrapper:iCOMM|state.READY                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|waddr[6]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[6]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|state.DONE                                                  ; dig_core:iDIG|Capture_Unit:capture|state.DONE                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|state.RUN                                                   ; dig_core:iDIG|Capture_Unit:capture|state.RUN                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                                                  ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]                              ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dual_PWM:iPWM|PWM8:Low|PWM_sig                                                                 ; dual_PWM:iPWM|PWM8:Low|PWM_sig                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dual_PWM:iPWM|PWM8:High|PWM_sig                                                                ; dual_PWM:iPWM|PWM8:High|PWM_sig                                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                                                ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; dig_core:iDIG|cmd_cfg:cmd_unit|state.IDLE                                                      ; dig_core:iDIG|cmd_cfg:cmd_unit|state.IDLE                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356  ; UART_wrapper:iCOMM|state.STORE                                                                 ; UART_wrapper:iCOMM|state.STORE                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.577      ;
; 0.358  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.580      ;
; 0.358  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state     ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state     ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.580      ;
; 0.358  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                    ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.580      ;
; 0.359  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.580      ;
; 0.359  ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                  ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.580      ;
; 0.370  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[0]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.591      ;
; 0.370  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[0]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.592      ;
; 0.370  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.592      ;
; 0.371  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.592      ;
; 0.373  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[0]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.594      ;
; 0.374  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.610      ;
; 0.394  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.065      ; 0.616      ;
; 0.409  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.IDLE                      ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.630      ;
; 0.479  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.503      ; 2.139      ;
; 0.484  ; UART_wrapper:iCOMM|upper[7]                                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|state.READ                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.705      ;
; 0.494  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.418      ; 1.069      ;
; 0.494  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.418      ; 1.069      ;
; 0.495  ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                                                 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.417      ; 1.069      ;
; 0.496  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[11]                                                ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.417      ; 1.070      ;
; 0.501  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.080      ; 0.738      ;
; 0.505  ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.726      ;
; 0.506  ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.727      ;
; 0.506  ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.727      ;
; 0.506  ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.727      ;
; 0.506  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[4]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[5]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.077      ; 0.740      ;
; 0.507  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.418      ; 1.082      ;
; 0.507  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[2]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[3]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.077      ; 0.741      ;
; 0.508  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[0]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.417      ; 1.082      ;
; 0.508  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.418      ; 1.083      ;
; 0.508  ; dig_core:iDIG|cmd_cfg:cmd_unit|state.RAM                                                       ; dig_core:iDIG|cmd_cfg:cmd_unit|state.RESP                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.729      ;
; 0.509  ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.730      ;
; 0.509  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[6]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.417      ; 1.083      ;
; 0.510  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.417      ; 1.084      ;
; 0.510  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[5]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.080      ; 0.747      ;
; 0.510  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.511  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.418      ; 1.086      ;
; 0.511  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.418      ; 1.086      ;
; 0.511  ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                                                 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.417      ; 1.085      ;
; 0.512  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.417      ; 1.086      ;
; 0.514  ; UART_wrapper:iCOMM|state.STORE                                                                 ; UART_wrapper:iCOMM|state.READY                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.735      ;
; 0.517  ; clk_rst_smpl:iCLKRST|q1                                                                        ; clk_rst_smpl:iCLKRST|rst_n                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.738      ;
; 0.519  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[9]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[10]         ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.064      ; 0.740      ;
; 0.521  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.757      ;
; 0.522  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.523  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.759      ;
; 0.529  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.765      ;
; 0.546  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.782      ;
; 0.546  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.079      ; 0.782      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk400MHz'                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.124 ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 2.166      ; 1.977      ;
; 0.149 ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 2.166      ; 2.002      ;
; 0.251 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.337      ; 2.974      ;
; 0.359 ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.580      ;
; 0.370 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.591      ;
; 0.371 ; clk_rst_smpl:iCLKRST|locked_ff1               ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.593      ;
; 0.373 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.594      ;
; 0.374 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.595      ;
; 0.475 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.190      ; 1.352      ;
; 0.481 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.702      ;
; 0.548 ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.769      ;
; 0.551 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.190      ; 1.428      ;
; 0.554 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.190      ; 1.431      ;
; 0.574 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.795      ;
; 0.574 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.795      ;
; 0.574 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.795      ;
; 0.574 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.795      ;
; 0.575 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.796      ;
; 0.575 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.796      ;
; 0.576 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.797      ;
; 0.576 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.797      ;
; 0.576 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.797      ;
; 0.592 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 0.813      ;
; 0.712 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.190      ; 1.589      ;
; 0.779 ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.000      ;
; 0.794 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 2.337      ; 3.017      ;
; 0.848 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.069      ;
; 0.848 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.069      ;
; 0.849 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.070      ;
; 0.849 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.070      ;
; 0.862 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.083      ;
; 0.862 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.083      ;
; 0.863 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.084      ;
; 0.863 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.084      ;
; 0.863 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.084      ;
; 0.864 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.085      ;
; 0.864 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.085      ;
; 0.865 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.086      ;
; 0.865 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.086      ;
; 0.905 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 0.000        ; -0.103     ; 0.959      ;
; 0.939 ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.160      ;
; 0.958 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.179      ;
; 0.958 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.179      ;
; 0.959 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.180      ;
; 0.959 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.180      ;
; 0.960 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.181      ;
; 0.961 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.182      ;
; 0.961 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.182      ;
; 0.974 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.195      ;
; 0.974 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.195      ;
; 0.975 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.196      ;
; 0.975 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.196      ;
; 0.976 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.197      ;
; 0.976 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.197      ;
; 0.977 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.064      ; 1.198      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
; 1.045 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; -0.018     ; 1.214      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                            ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.275 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.531     ; 3.239      ;
; -4.275 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.531     ; 3.239      ;
; -4.275 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.531     ; 3.239      ;
; -4.275 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.531     ; 3.239      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[1]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[3]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[4]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[5]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[6]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[7]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[0]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[1]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[2]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.097     ; 3.247      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|state.READY                                                                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.097     ; 3.247      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[7]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[4]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[3]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[6]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[5]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[1]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[2]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[0]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.255      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[2]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[3]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[4]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[5]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[6]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[7]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[0]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[1]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.254      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Low_Level                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.087     ; 3.257      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|High_Level                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.087     ; 3.257      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[1]                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.087     ; 3.257      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|SPI_RX_Edge:spi_edge|det[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|SPI_RX_Edge:spi_edge|det[2] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[0]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[2]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.088     ; 3.256      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[2]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.SHIFT                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.TRANS                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[0]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[6]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.249      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[0]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.249      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[3]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.249      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[2]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.249      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[7]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.094     ; 3.250      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[2]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.094     ; 3.250      ;
; -2.849 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.098     ; 3.246      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[1]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[2]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[3]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[4]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[5]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[6]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[7]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.095     ; 3.248      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|state.STORE                                                                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.096     ; 3.247      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[2]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[3]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[4]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[5]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[6]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[7]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[0]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[1]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[0]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[4]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[2]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[1]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[0]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.094     ; 3.249      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[3]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[4]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.094     ; 3.249      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[1]                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.254      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Low_Level                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.254      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|High_Level                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.089     ; 3.254      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[7]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[3]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[0]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[0]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[8]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[9]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[10]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[11]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[12]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[13]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[14]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[15]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.091     ; 3.252      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[7]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[2]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[4]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.092     ; 3.251      ;
; -2.848 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[4]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.090     ; 3.253      ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.554 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0.500        ; -1.663     ; 2.396      ;
; -2.593 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 1.000        ; -1.687     ; 1.911      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.454 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0.500        ; -1.467     ; 2.492      ;
; -2.489 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 1.000        ; -1.491     ; 2.003      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.308 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0.500        ; -1.606     ; 2.207      ;
; -2.347 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 1.000        ; -1.630     ; 1.722      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.278 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 0.500        ; -1.780     ; 2.003      ;
; -3.243 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 1.000        ; -1.756     ; 2.492      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.186 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 0.500        ; -1.780     ; 1.911      ;
; -3.147 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 1.000        ; -1.756     ; 2.396      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.111 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0.500        ; -1.410     ; 2.206      ;
; -2.144 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 1.000        ; -1.434     ; 1.715      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.091 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 0.500        ; -1.554     ; 2.042      ;
; -3.061 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 1.000        ; -1.530     ; 2.536      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.968 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 0.500        ; -1.758     ; 1.715      ;
; -2.935 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 1.000        ; -1.734     ; 2.206      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.960 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 0.500        ; -1.743     ; 1.722      ;
; -2.921 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 1.000        ; -1.719     ; 2.207      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                                                                                        ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.753 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0.500        ; -1.183     ; 2.075      ;
; -1.775 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 1.000        ; -1.207     ; 1.573      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk400MHz'                                                                                                                                           ;
+--------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.492 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.780      ; 3.257      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.491 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.771      ; 3.247      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.490 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.779      ; 3.254      ;
; -0.470 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.776      ; 3.231      ;
; -0.470 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.776      ; 3.231      ;
+--------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk400MHz'                                                                                                                                           ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.671 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.149      ; 3.007      ;
; 0.671 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.149      ; 3.007      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.731 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.154      ; 3.072      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.155      ; 3.074      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
; 0.732 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.146      ; 3.065      ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.324 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0.000        ; -1.008     ; 1.483      ;
; 3.297 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -0.500       ; -0.986     ; 1.978      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.686 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0.000        ; -1.244     ; 1.609      ;
; 3.668 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -0.500       ; -1.222     ; 2.113      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.878 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0.000        ; -1.448     ; 1.597      ;
; 3.862 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -0.500       ; -1.426     ; 2.103      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[3]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[1]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.445      ; 3.073      ;
; 2.967 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[7]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.422      ; 3.066      ;
; 2.967 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[4]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.422      ; 3.066      ;
; 2.975 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[5]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.415      ; 3.067      ;
; 2.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[1]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.413      ; 3.066      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.419      ; 3.073      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.419      ; 3.073      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.419      ; 3.073      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.419      ; 3.073      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.419      ; 3.073      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[8]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.410      ; 3.064      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[5]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.066      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[0]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.066      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[1]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.066      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[2]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.066      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[3]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.066      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[3]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.066      ;
; 2.977 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[1]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.066      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[2]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[0]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[7]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[5]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[6]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.418      ; 3.073      ;
; 2.978 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[4]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.412      ; 3.067      ;
; 2.988 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.396      ; 3.061      ;
; 2.988 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.396      ; 3.061      ;
; 2.988 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|trig_posH[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 3.060      ;
; 2.988 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.396      ; 3.061      ;
; 2.988 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.396      ; 3.061      ;
; 2.988 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.396      ; 3.061      ;
; 2.989 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 3.061      ;
; 2.989 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|trigger_logic:Trig|triggered                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 3.061      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.058      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.058      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[0]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[1]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[2]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[3]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[7]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[8]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[9]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[10]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[11]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[12]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[13]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[14]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[15]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.059      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.058      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.058      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.058      ;
; 2.990 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[13]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.058      ;
; 2.991 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 3.065      ;
; 2.991 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 3.065      ;
; 2.991 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 3.065      ;
; 2.991 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[15] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 3.065      ;
; 2.991 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[11] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 3.065      ;
; 2.991 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 3.065      ;
; 2.994 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[4]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 3.066      ;
; 2.999 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[5]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.067      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.068      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.068      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.068      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.068      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 3.068      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.069      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.069      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.069      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.069      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.069      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.069      ;
; 3.000 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.392      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[2]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[3]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[4]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[5]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[6]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[7]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[0]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[1]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 3.069      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[0]                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 3.068      ;
; 3.331 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[4]                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 3.068      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.019 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0.000        ; -1.303     ; 1.883      ;
; 4.003 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -0.500       ; -1.281     ; 2.389      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.112 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0.000        ; -1.507     ; 1.772      ;
; 4.096 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -0.500       ; -1.485     ; 2.278      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.481 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 0.000        ; -1.545     ; 2.103      ;
; 3.497 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -0.500       ; -1.567     ; 1.597      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.507 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 0.000        ; -1.561     ; 2.113      ;
; 3.525 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -0.500       ; -1.583     ; 1.609      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.608 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 0.000        ; -1.347     ; 2.428      ;
; 3.628 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -0.500       ; -1.369     ; 1.926      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.694 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 0.000        ; -1.583     ; 2.278      ;
; 3.710 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -0.500       ; -1.605     ; 1.772      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                                                                                        ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.806 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 0.000        ; -1.584     ; 2.389      ;
; 3.822 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -0.500       ; -1.606     ; 1.883      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk400MHz'                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk400MHz ; Rise       ; clk400MHz                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|locked_ff1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|locked_ff2               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_clk_div             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ;
; 0.108  ; 0.324        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_clk_div             ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ;
; 0.137  ; 0.353        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ;
; 0.138  ; 0.354        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                    ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                           ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.SHIFT ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.TRANS ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|state.READY                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|state.STORE                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; clk_rst_smpl:iCLKRST|cnt_full                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|locked_synched                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|q1                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|rst_n                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; clk_rst_smpl:iCLKRST|wrt_smpl                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|armed                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.DONE                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.RUN                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH1|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|ch1_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|ch1_samp|CHxHff5|q                                                 ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH1|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH1|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|ch1_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|ch1_samp|CHxLff5|q                                                 ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH1|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH2|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|ch2_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|ch2_samp|CHxHff5|q                                                 ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH2|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH2|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|ch2_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|ch2_samp|CHxLff5|q                                                 ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH2|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH3|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|ch3_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|ch3_samp|CHxHff5|q                                                 ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH3|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH3|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|ch3_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|ch3_samp|CHxLff5|q                                                 ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH3|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH4|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|ch4_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|ch4_samp|CHxHff5|q                                                 ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH4|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.207  ; 0.423        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.392  ; 0.576        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH4|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|ch4_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|ch4_samp|CHxLff5|q                                                 ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH4|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.303  ; 0.519        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH5|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|ch5_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|ch5_samp|CHxHff5|q                                                 ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH5|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH5|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|ch5_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|ch5_samp|CHxLff5|q                                                 ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH5|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; -0.504 ; -0.352 ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; -0.469 ; -0.056 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; -0.407 ; -0.006 ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; 0.016  ; 0.525  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; -0.634 ; -0.213 ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; -0.618 ; -0.193 ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; -0.175 ; 0.253  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; -0.435 ; -0.015 ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; -0.271 ; 0.154  ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; -0.389 ; 0.029  ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; -0.630 ; -0.199 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.761  ; 2.153  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.280  ; 1.701  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.478  ; 1.914  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.369  ; 0.523  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; 0.798  ; 0.655  ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; 1.008  ; 0.605  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; 0.960  ; 0.579  ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; 0.555  ; 0.070  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; 1.179  ; 0.778  ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; 1.164  ; 0.759  ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; 0.739  ; 0.331  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; 0.988  ; 0.588  ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; 0.820  ; 0.404  ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; 0.944  ; 0.546  ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; 1.176  ; 0.765  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -1.319 ; -1.700 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.868 ; -1.269 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -1.058 ; -1.473 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.245  ; 1.102  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.563 ; 6.597 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.654 ; 6.730 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.781 ; 6.828 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.323 ; 6.359 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.414 ; 6.490 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.533 ; 6.581 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 240.62 MHz ; 240.62 MHz      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;                                                               ;
; 470.59 MHz ; 250.0 MHz       ; clk400MHz                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -3.156 ; -631.987      ;
; clk400MHz                       ; -1.125 ; -8.062        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.022 ; 0.000         ;
; clk400MHz                       ; 0.139 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                  ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -3.755 ; -761.558      ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -3.158 ; -3.158        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -3.067 ; -3.067        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -2.930 ; -2.930        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -2.874 ; -2.874        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -2.792 ; -2.792        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -2.759 ; -2.759        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -2.698 ; -2.698        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -2.595 ; -2.595        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -2.581 ; -2.581        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -2.438 ; -2.438        ;
; clk400MHz                                     ; -0.305 ; -15.776       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                  ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; clk400MHz                                     ; 0.585 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 2.075 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 2.400 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 2.573 ; 0.000         ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; 2.649 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 2.700 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 2.781 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 3.118 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 3.141 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 3.228 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 3.308 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 3.408 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk400MHz                                     ; -3.000 ; -70.000       ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -1.000 ; -326.000      ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -1.000 ; -1.000        ;
+-----------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.156 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.094      ;
; -3.156 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.094      ;
; -3.153 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.091      ;
; -3.153 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.091      ;
; -3.081 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.019      ;
; -3.081 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.019      ;
; -3.068 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.006      ;
; -3.068 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.006      ;
; -3.068 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.006      ;
; -3.068 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.006      ;
; -3.068 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.006      ;
; -3.068 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.006      ;
; -3.068 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.006      ;
; -3.065 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.003      ;
; -3.065 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.003      ;
; -3.065 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.003      ;
; -3.065 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.003      ;
; -3.065 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.003      ;
; -3.065 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.003      ;
; -3.065 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.003      ;
; -3.062 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.000      ;
; -3.062 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 4.000      ;
; -3.056 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.994      ;
; -3.056 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.994      ;
; -3.042 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.980      ;
; -3.042 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.980      ;
; -3.018 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.055     ; 3.958      ;
; -3.017 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.955      ;
; -3.017 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.955      ;
; -2.999 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.937      ;
; -2.999 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.937      ;
; -2.999 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.937      ;
; -2.999 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.937      ;
; -2.999 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.937      ;
; -2.999 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.937      ;
; -2.999 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.937      ;
; -2.997 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.935      ;
; -2.997 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.935      ;
; -2.997 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.935      ;
; -2.997 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.935      ;
; -2.997 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.935      ;
; -2.997 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.935      ;
; -2.997 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.935      ;
; -2.987 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.926      ;
; -2.987 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.926      ;
; -2.986 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                                               ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.055     ; 3.926      ;
; -2.984 ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.922      ;
; -2.984 ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.922      ;
; -2.984 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                               ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.380     ; 3.599      ;
; -2.968 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.906      ;
; -2.968 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.906      ;
; -2.968 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.906      ;
; -2.968 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.906      ;
; -2.968 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.906      ;
; -2.968 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.906      ;
; -2.968 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.906      ;
; -2.958 ; dig_core:iDIG|cmd_cfg:cmd_unit|trig_posL[3]                                                  ; dig_core:iDIG|Capture_Unit:capture|armed                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.054     ; 3.899      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[15]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[2]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[0]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[4]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[6]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[11]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.956 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                                               ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[14]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.895      ;
; -2.955 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.894      ;
; -2.955 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.056     ; 3.894      ;
; -2.954 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.892      ;
; -2.954 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.892      ;
; -2.954 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.892      ;
; -2.954 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.892      ;
; -2.954 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.892      ;
; -2.954 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.892      ;
; -2.954 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.892      ;
; -2.953 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.567      ;
; -2.953 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                               ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.567      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.948 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.381     ; 3.562      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.941 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.057     ; 3.879      ;
; -2.939 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -1.334     ; 2.600      ;
; -2.939 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -1.334     ; 2.600      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk400MHz'                                                                                                                                                         ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.125 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.901      ;
; -1.047 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.823      ;
; -1.014 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.790      ;
; -0.921 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.697      ;
; -0.882 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.658      ;
; -0.835 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.611      ;
; -0.835 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.611      ;
; -0.822 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.598      ;
; -0.774 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.550      ;
; -0.745 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.219     ; 1.521      ;
; -0.714 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.653      ;
; -0.705 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.644      ;
; -0.687 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.626      ;
; -0.655 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 1.595      ;
; -0.639 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.578      ;
; -0.626 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 1.566      ;
; -0.614 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.553      ;
; -0.614 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.553      ;
; -0.605 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.544      ;
; -0.601 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.540      ;
; -0.587 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.526      ;
; -0.583 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.522      ;
; -0.553 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 1.493      ;
; -0.539 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.478      ;
; -0.539 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.478      ;
; -0.530 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.960      ; 1.975      ;
; -0.516 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.455      ;
; -0.514 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.453      ;
; -0.514 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.453      ;
; -0.507 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 1.447      ;
; -0.505 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.444      ;
; -0.505 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.444      ;
; -0.501 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.440      ;
; -0.487 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.426      ;
; -0.487 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.426      ;
; -0.483 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.422      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.447 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; -0.171     ; 1.261      ;
; -0.439 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.378      ;
; -0.439 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.378      ;
; -0.434 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.373      ;
; -0.416 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.355      ;
; -0.416 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.355      ;
; -0.414 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.353      ;
; -0.414 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.353      ;
; -0.405 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.344      ;
; -0.405 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.344      ;
; -0.405 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.344      ;
; -0.401 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.340      ;
; -0.387 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.326      ;
; -0.387 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.326      ;
; -0.387 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.326      ;
; -0.383 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.322      ;
; -0.339 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.278      ;
; -0.339 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.278      ;
; -0.335 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.274      ;
; -0.334 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.273      ;
; -0.319 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.960      ; 1.764      ;
; -0.316 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.255      ;
; -0.316 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.255      ;
; -0.315 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.254      ;
; -0.314 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.253      ;
; -0.314 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.253      ;
; -0.211 ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.150      ;
; -0.160 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 2.032      ; 2.857      ;
; -0.106 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.960      ; 1.551      ;
; -0.079 ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 1.018      ;
; -0.013 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.960      ; 1.458      ;
; 0.048  ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.891      ;
; 0.049  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.890      ;
; 0.049  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.890      ;
; 0.051  ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.888      ;
; 0.053  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.886      ;
; 0.054  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.885      ;
; 0.063  ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.876      ;
; 0.063  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.876      ;
; 0.063  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.876      ;
; 0.065  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.874      ;
; 0.101  ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.634      ; 2.018      ;
; 0.129  ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.634      ; 1.990      ;
; 0.191  ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.748      ;
; 0.206  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 0.734      ;
; 0.313  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 2.032      ; 2.884      ;
; 0.331  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.608      ;
; 0.331  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.608      ;
; 0.331  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.608      ;
; 0.331  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 0.609      ;
; 0.332  ; clk_rst_smpl:iCLKRST|locked_ff1               ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.607      ;
; 0.332  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.607      ;
; 0.332  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.056     ; 0.607      ;
; 0.332  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 0.608      ;
; 0.332  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.055     ; 0.608      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.022 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.498      ; 1.174      ;
; 0.069 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|High_Level                         ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.339      ; 2.742      ;
; 0.073 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.447      ; 1.174      ;
; 0.077 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Low_Level                          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.330      ; 2.741      ;
; 0.102 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|High_Level                         ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.330      ; 2.766      ;
; 0.112 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Low_Level                          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.330      ; 2.776      ;
; 0.138 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.079      ; 0.871      ;
; 0.144 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|High_Level                         ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.330      ; 2.808      ;
; 0.144 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Low_Level                          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.330      ; 2.808      ;
; 0.147 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.274      ; 1.075      ;
; 0.152 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.567      ; 1.873      ;
; 0.155 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|High_Level                         ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.336      ; 2.825      ;
; 0.158 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|High_Level                         ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.330      ; 2.822      ;
; 0.191 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.548      ; 1.893      ;
; 0.199 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Low_Level                          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.339      ; 2.872      ;
; 0.207 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.566      ; 1.927      ;
; 0.212 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.364      ; 1.730      ;
; 0.256 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Low_Level                          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 2.336      ; 2.926      ;
; 0.266 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 1.326      ; 1.246      ;
; 0.281 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.532      ; 1.967      ;
; 0.297 ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                      ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                           ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                           ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|waddr[6]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[6]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|state.DONE                                                  ; dig_core:iDIG|Capture_Unit:capture|state.DONE                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|state.RUN                                                   ; dig_core:iDIG|Capture_Unit:capture|state.RUN                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                                                  ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]                              ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]                              ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dual_PWM:iPWM|PWM8:Low|PWM_sig                                                                 ; dual_PWM:iPWM|PWM8:Low|PWM_sig                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dual_PWM:iPWM|PWM8:High|PWM_sig                                                                ; dual_PWM:iPWM|PWM8:High|PWM_sig                                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                                                ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; UART_wrapper:iCOMM|state.READY                                                                 ; UART_wrapper:iCOMM|state.READY                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; dig_core:iDIG|Capture_Unit:capture|waddr[8]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[8]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; dig_core:iDIG|cmd_cfg:cmd_unit|state.IDLE                                                      ; dig_core:iDIG|cmd_cfg:cmd_unit|state.IDLE                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; UART_wrapper:iCOMM|state.STORE                                                                 ; UART_wrapper:iCOMM|state.STORE                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.317 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.058      ; 0.519      ;
; 0.317 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state     ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state     ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.058      ; 0.519      ;
; 0.318 ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                    ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                  ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.519      ;
; 0.334 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[0]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.058      ; 0.536      ;
; 0.335 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.329      ; 1.808      ;
; 0.335 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[0]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.536      ;
; 0.337 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[0]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.538      ;
; 0.339 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.553      ;
; 0.351 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.058      ; 0.553      ;
; 0.371 ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.IDLE                      ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.572      ;
; 0.432 ; UART_wrapper:iCOMM|upper[7]                                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|state.READ                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.056      ; 0.632      ;
; 0.437 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[11]                                                ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.962      ;
; 0.437 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                                                 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.962      ;
; 0.437 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.962      ;
; 0.439 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.964      ;
; 0.443 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[0]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.968      ;
; 0.443 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[6]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.968      ;
; 0.443 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.968      ;
; 0.443 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.968      ;
; 0.445 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.970      ;
; 0.451 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                                                 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.976      ;
; 0.452 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.977      ;
; 0.452 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.977      ;
; 0.452 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.381      ; 0.977      ;
; 0.454 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.456 ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.657      ;
; 0.457 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.658      ;
; 0.457 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.658      ;
; 0.457 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[4]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[5]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.069      ; 0.670      ;
; 0.458 ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.659      ;
; 0.458 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[2]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[3]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.069      ; 0.671      ;
; 0.461 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.662      ;
; 0.461 ; dig_core:iDIG|cmd_cfg:cmd_unit|state.RAM                                                       ; dig_core:iDIG|cmd_cfg:cmd_unit|state.RESP                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.056      ; 0.661      ;
; 0.462 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[5]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.071      ; 0.677      ;
; 0.468 ; clk_rst_smpl:iCLKRST|q1                                                                        ; clk_rst_smpl:iCLKRST|rst_n                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.056      ; 0.668      ;
; 0.470 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[9]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[10]         ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.057      ; 0.671      ;
; 0.470 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.471 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.685      ;
; 0.472 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.686      ;
; 0.472 ; UART_wrapper:iCOMM|state.STORE                                                                 ; UART_wrapper:iCOMM|state.READY                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.056      ; 0.672      ;
; 0.474 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.688      ;
; 0.477 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.329      ; 1.950      ;
; 0.487 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.701      ;
; 0.493 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.707      ;
; 0.494 ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.070      ; 0.708      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk400MHz'                                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.139 ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.969      ; 1.782      ;
; 0.159 ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.969      ; 1.802      ;
; 0.250 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 2.111      ; 2.715      ;
; 0.319 ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.519      ;
; 0.335 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; clk_rst_smpl:iCLKRST|locked_ff1               ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.539      ;
; 0.437 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.055      ; 0.636      ;
; 0.468 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.089      ; 1.231      ;
; 0.501 ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.701      ;
; 0.518 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.718      ;
; 0.518 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.718      ;
; 0.519 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.719      ;
; 0.520 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.721      ;
; 0.521 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.721      ;
; 0.527 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.089      ; 1.290      ;
; 0.534 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.734      ;
; 0.542 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.089      ; 1.305      ;
; 0.682 ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.089      ; 1.445      ;
; 0.693 ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.893      ;
; 0.743 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 2.111      ; 2.708      ;
; 0.762 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.962      ;
; 0.763 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.963      ;
; 0.764 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.964      ;
; 0.764 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.964      ;
; 0.768 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.968      ;
; 0.768 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.968      ;
; 0.769 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.969      ;
; 0.770 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.970      ;
; 0.770 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.970      ;
; 0.775 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.975      ;
; 0.775 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.975      ;
; 0.777 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.977      ;
; 0.777 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 0.977      ;
; 0.797 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 0.000        ; -0.068     ; 0.873      ;
; 0.851 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.051      ;
; 0.852 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.052      ;
; 0.853 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.053      ;
; 0.853 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.053      ;
; 0.858 ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.058      ;
; 0.858 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.058      ;
; 0.859 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.059      ;
; 0.860 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.060      ;
; 0.864 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.064      ;
; 0.864 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.064      ;
; 0.866 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.066      ;
; 0.866 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.066      ;
; 0.871 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.071      ;
; 0.871 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.071      ;
; 0.873 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.056      ; 1.073      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
; 0.926 ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.016      ; 1.116      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                             ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.755 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.338     ; 2.912      ;
; -3.755 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.338     ; 2.912      ;
; -3.755 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.338     ; 2.912      ;
; -3.755 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.338     ; 2.912      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[0]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[1]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[2]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Low_Level                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.061     ; 2.929      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|High_Level                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.061     ; 2.929      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[2]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.926      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[1]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.926      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[3]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.926      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[1]                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.061     ; 2.929      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|SPI_RX_Edge:spi_edge|det[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|SPI_RX_Edge:spi_edge|det[2] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[0]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[2]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.928      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[6]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.925      ;
; -2.495 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[7]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[1]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[2]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[3]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[4]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[5]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[6]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[7]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.068     ; 2.921      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[1]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.071     ; 2.918      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[3]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.071     ; 2.918      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[4]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.071     ; 2.918      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[5]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.071     ; 2.918      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[6]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.071     ; 2.918      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[7]                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.071     ; 2.918      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.070     ; 2.919      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|state.STORE                                                                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.069     ; 2.920      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|state.READY                                                                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.070     ; 2.919      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.061     ; 2.928      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.061     ; 2.928      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.061     ; 2.928      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.061     ; 2.928      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[7]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[4]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[3]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[6]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[5]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[1]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[2]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[0]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.062     ; 2.927      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[2]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[2]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[3]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[3]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[4]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[4]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[5]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[5]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[6]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[6]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[7]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[7]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[0]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[0]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[1]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[1]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[0]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[4]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[0]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.067     ; 2.922      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[4]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.067     ; 2.922      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[1]                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Low_Level                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|High_Level                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.063     ; 2.926      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[7]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[3]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[0]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[0]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[8]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[9]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[10]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[11]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[12]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[13]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[14]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[15]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.065     ; 2.924      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[7]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[2]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[4]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[4]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[5]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[5]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[6]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[6]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[1]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[1]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[1]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[2]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.066     ; 2.923      ;
; -2.494 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[2]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.064     ; 2.925      ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.158 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0.500        ; -1.496     ; 2.167      ;
; -2.224 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 1.000        ; -1.501     ; 1.728      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.067 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0.500        ; -1.324     ; 2.248      ;
; -2.133 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 1.000        ; -1.329     ; 1.809      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.930 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0.500        ; -1.447     ; 1.988      ;
; -1.996 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 1.000        ; -1.452     ; 1.549      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.874 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 0.500        ; -1.570     ; 1.809      ;
; -2.808 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 1.000        ; -1.565     ; 2.248      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.792 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 0.500        ; -1.569     ; 1.728      ;
; -2.726 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 1.000        ; -1.564     ; 2.167      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.759 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0.500        ; -1.272     ; 1.992      ;
; -1.821 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 1.000        ; -1.277     ; 1.549      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.698 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 0.500        ; -1.361     ; 1.842      ;
; -2.641 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 1.000        ; -1.356     ; 2.290      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.595 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 0.500        ; -1.551     ; 1.549      ;
; -2.533 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 1.000        ; -1.546     ; 1.992      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.581 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 0.500        ; -1.537     ; 1.549      ;
; -2.515 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 1.000        ; -1.532     ; 1.988      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.438 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0.500        ; -1.068     ; 1.875      ;
; -1.481 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 1.000        ; -1.073     ; 1.413      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk400MHz'                                                                                                                                            ;
+--------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.305 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.639      ; 2.929      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.631      ; 2.920      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.304 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.637      ; 2.926      ;
; -0.283 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.635      ; 2.903      ;
; -0.283 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.635      ; 2.903      ;
+--------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk400MHz'                                                                                                                                            ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.974      ; 2.733      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.585 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.972      ; 2.731      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.586 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.725      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.587 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.965      ; 2.726      ;
; 0.609 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.969      ; 2.752      ;
; 0.609 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.969      ; 2.752      ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.075 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0.000        ; -0.896     ; 1.333      ;
; 3.016 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -0.500       ; -0.890     ; 1.780      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.400 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0.000        ; -1.109     ; 1.445      ;
; 3.356 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -0.500       ; -1.103     ; 1.907      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.573 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0.000        ; -1.291     ; 1.436      ;
; 3.529 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -0.500       ; -1.285     ; 1.898      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                  ;
+-------+----------------------------+------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[8]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[7]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[6]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[5]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[2]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.649 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[1]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.420      ; 2.733      ;
; 2.667 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[7]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 2.728      ;
; 2.667 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[4]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.397      ; 2.728      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.732      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.732      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.732      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.732      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.732      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[8]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.386      ; 2.723      ;
; 2.673 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[4]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.389      ; 2.726      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[2]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[7]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[5]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[6]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.395      ; 2.733      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[5]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.388      ; 2.726      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[0]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.388      ; 2.726      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[1]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.388      ; 2.726      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[2]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.388      ; 2.726      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[3]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.388      ; 2.726      ;
; 2.674 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[5]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.391      ; 2.729      ;
; 2.675 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[1]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.389      ; 2.728      ;
; 2.675 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.389      ; 2.728      ;
; 2.675 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.389      ; 2.728      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.376      ; 2.725      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.376      ; 2.725      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.376      ; 2.725      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[15]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.376      ; 2.725      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[11]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.376      ; 2.725      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.376      ; 2.725      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.375      ; 2.724      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.375      ; 2.724      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.374      ; 2.723      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[0]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[1]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[2]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[3]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[7]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[8]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[9]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[10]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|trig_posH[2]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.374      ; 2.723      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[11]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[12]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[13]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[14]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[15]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[4]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.375      ; 2.724      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[3]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.375      ; 2.724      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.375      ; 2.724      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|trigger_logic:Trig|triggered                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.374      ; 2.723      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.685 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[13]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.372      ; 2.721      ;
; 2.693 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[4]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.371      ; 2.728      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[4]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.369      ; 2.730      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[3]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.369      ; 2.730      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.369      ; 2.730      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.369      ; 2.730      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.369      ; 2.730      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[1]          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.370      ; 2.731      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[2]          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.370      ; 2.731      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[3]          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.370      ; 2.731      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[4]          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.370      ; 2.731      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[5]          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.370      ; 2.731      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[6]          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.370      ; 2.731      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[7]          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.370      ; 2.731      ;
; 2.697 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[5]                                                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.368      ; 2.729      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 2.722      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 2.722      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[4]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 2.722      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[5]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 2.722      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[6]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 2.722      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[7]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.060      ; 2.722      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.070      ; 2.732      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.070      ; 2.732      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[2] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.070      ; 2.732      ;
; 2.998 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.061      ; 2.723      ;
+-------+----------------------------+------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.700 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0.000        ; -1.163     ; 1.691      ;
; 3.656 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -0.500       ; -1.157     ; 2.153      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.781 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0.000        ; -1.343     ; 1.592      ;
; 3.737 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -0.500       ; -1.337     ; 2.054      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.118 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 0.000        ; -1.374     ; 1.898      ;
; 3.162 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -0.500       ; -1.380     ; 1.436      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.141 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 0.000        ; -1.388     ; 1.907      ;
; 3.185 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -0.500       ; -1.394     ; 1.445      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.228 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 0.000        ; -1.190     ; 2.192      ;
; 3.273 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -0.500       ; -1.196     ; 1.731      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.308 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 0.000        ; -1.408     ; 2.054      ;
; 3.352 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -0.500       ; -1.414     ; 1.592      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 3.408 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 0.000        ; -1.409     ; 2.153      ;
; 3.452 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -0.500       ; -1.415     ; 1.691      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk400MHz'                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk400MHz ; Rise       ; clk400MHz                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|locked_ff1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|locked_ff2               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_clk_div             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_clk_div             ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                     ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                           ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.SHIFT ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.TRANS ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|state.READY                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|state.STORE                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; clk_rst_smpl:iCLKRST|cnt_full                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|locked_synched                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|q1                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|rst_n                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; clk_rst_smpl:iCLKRST|wrt_smpl                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|armed                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.DONE                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.RUN                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH1|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|ch1_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|ch1_samp|CHxHff5|q                                                 ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH1|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH1|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|ch1_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|ch1_samp|CHxLff5|q                                                 ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH1|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH2|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|ch2_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|ch2_samp|CHxHff5|q                                                 ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH2|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH2|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|ch2_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|ch2_samp|CHxLff5|q                                                 ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH2|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH3|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|ch3_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|ch3_samp|CHxHff5|q                                                 ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH3|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.341  ; 0.525        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH3|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|ch3_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|ch3_samp|CHxLff5|q                                                 ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH3|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH4|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|ch4_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|ch4_samp|CHxHff5|q                                                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH4|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH4|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|ch4_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|ch4_samp|CHxLff5|q                                                 ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH4|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH5|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|ch5_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|ch5_samp|CHxHff5|q                                                 ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH5|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH5|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|ch5_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|ch5_samp|CHxLff5|q                                                 ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH5|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; -0.440 ; -0.288 ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; -0.527 ; -0.184 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; -0.465 ; -0.148 ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; -0.066 ; 0.327  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; -0.671 ; -0.333 ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; -0.656 ; -0.317 ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; -0.244 ; 0.081  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; -0.489 ; -0.158 ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; -0.338 ; -0.002 ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; -0.446 ; -0.118 ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; -0.662 ; -0.322 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.506  ; 1.825  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.073  ; 1.411  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.261  ; 1.596  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.355  ; 0.519  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; 0.704  ; 0.558  ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; 1.006  ; 0.672  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; 0.958  ; 0.654  ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; 0.576  ; 0.198  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; 1.156  ; 0.832  ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; 1.142  ; 0.816  ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; 0.746  ; 0.434  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; 0.983  ; 0.665  ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; 0.827  ; 0.499  ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; 0.942  ; 0.627  ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; 1.149  ; 0.822  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -1.110 ; -1.416 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.705 ; -1.029 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.885 ; -1.207 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.096  ; 0.947  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 5.825 ; 5.916 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 5.924 ; 6.040 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.031 ; 6.135 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 5.610 ; 5.702 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 5.705 ; 5.820 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 5.808 ; 5.912 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -1.602 ; -296.594      ;
; clk400MHz                       ; -0.391 ; -0.708        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk400MHz                       ; -0.073 ; -0.130        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.039 ; -0.138        ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                  ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -2.389 ; -468.427      ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -1.808 ; -1.808        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -1.747 ; -1.747        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -1.738 ; -1.738        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -1.671 ; -1.671        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -1.667 ; -1.667        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -1.642 ; -1.642        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -1.555 ; -1.555        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -1.549 ; -1.549        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -1.541 ; -1.541        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -1.332 ; -1.332        ;
; clk400MHz                                     ; 0.276  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                  ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; clk400MHz                                     ; 0.086 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 1.351 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 1.578 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 1.694 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 1.777 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 1.842 ; 0.000         ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; 1.951 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 1.979 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 2.001 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 2.071 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 2.116 ; 0.000         ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 2.181 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk400MHz                                     ; -3.000 ; -75.611       ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -1.000 ; -326.000      ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -1.000 ; -1.000        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -1.000 ; -1.000        ;
+-----------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.602 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.552      ;
; -1.602 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.552      ;
; -1.601 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.551      ;
; -1.601 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.551      ;
; -1.576 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.526      ;
; -1.576 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.526      ;
; -1.576 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.526      ;
; -1.576 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.526      ;
; -1.576 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.526      ;
; -1.576 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.526      ;
; -1.576 ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.526      ;
; -1.575 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.525      ;
; -1.575 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.525      ;
; -1.575 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.525      ;
; -1.575 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.525      ;
; -1.575 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.525      ;
; -1.575 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.525      ;
; -1.575 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.525      ;
; -1.552 ; dig_core:iDIG|cmd_cfg:cmd_unit|trig_posL[3]                                                  ; dig_core:iDIG|Capture_Unit:capture|armed                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.035     ; 2.504      ;
; -1.544 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.906     ; 1.625      ;
; -1.544 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.906     ; 1.625      ;
; -1.544 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.906     ; 1.625      ;
; -1.544 ; UART_wrapper:iCOMM|state.READY                                                               ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.906     ; 1.625      ;
; -1.541 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.491      ;
; -1.541 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.491      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.540 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.490      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.537 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.293      ;
; -1.531 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]                                                             ; clk_rst_smpl:iCLKRST|cnt_full                                                                 ; clk400MHz                       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.538     ; 0.470      ;
; -1.530 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]                                                             ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                 ; clk400MHz                       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -1.538     ; 0.469      ;
; -1.529 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.479      ;
; -1.529 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.479      ;
; -1.525 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.475      ;
; -1.525 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.475      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.522 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.472      ;
; -1.521 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.471      ;
; -1.521 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.471      ;
; -1.515 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.465      ;
; -1.515 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.465      ;
; -1.515 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.465      ;
; -1.515 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.465      ;
; -1.515 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.465      ;
; -1.515 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.465      ;
; -1.515 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.465      ;
; -1.509 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[7]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.459      ;
; -1.509 ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.459      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.506 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.231     ; 2.262      ;
; -1.503 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.453      ;
; -1.503 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.453      ;
; -1.503 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.453      ;
; -1.503 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.453      ;
; -1.503 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.453      ;
; -1.503 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.453      ;
; -1.503 ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                  ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.453      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.501 ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.451      ;
; -1.499 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[6]                                                 ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[8]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.000        ; -0.037     ; 2.449      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk400MHz'                                                                                                                                                         ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.391 ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 1.182      ;
; -0.342 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 1.133      ;
; -0.317 ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 1.108      ;
; -0.259 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 1.050      ;
; -0.234 ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 1.025      ;
; -0.217 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 1.008      ;
; -0.209 ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 1.000      ;
; -0.200 ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 0.991      ;
; -0.173 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 0.964      ;
; -0.149 ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.196     ; 0.940      ;
; -0.093 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 1.042      ;
; -0.089 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 1.038      ;
; -0.085 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 1.034      ;
; -0.056 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 1.004      ;
; -0.041 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.990      ;
; -0.033 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 1.288      ; 1.903      ;
; -0.025 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.974      ;
; -0.022 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.971      ;
; -0.021 ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.970      ;
; -0.018 ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.967      ;
; -0.017 ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.966      ;
; -0.017 ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.966      ;
; 0.006  ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.942      ;
; 0.021  ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.927      ;
; 0.027  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.922      ;
; 0.027  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.922      ;
; 0.032  ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.916      ;
; 0.043  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.906      ;
; 0.043  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.906      ;
; 0.046  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.903      ;
; 0.047  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.902      ;
; 0.047  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.902      ;
; 0.050  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.899      ;
; 0.051  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.898      ;
; 0.051  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.898      ;
; 0.052  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.897      ;
; 0.095  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.854      ;
; 0.095  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.854      ;
; 0.095  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.854      ;
; 0.110  ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.839      ;
; 0.111  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.838      ;
; 0.111  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.838      ;
; 0.114  ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.835      ;
; 0.114  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.835      ;
; 0.115  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.834      ;
; 0.115  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.834      ;
; 0.118  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.831      ;
; 0.119  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.830      ;
; 0.119  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.830      ;
; 0.120  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.829      ;
; 0.120  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.829      ;
; 0.126  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.879      ; 1.230      ;
; 0.162  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.787      ;
; 0.163  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.786      ;
; 0.163  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.786      ;
; 0.163  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.786      ;
; 0.187  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.762      ;
; 0.187  ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.762      ;
; 0.187  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.762      ;
; 0.188  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.761      ;
; 0.188  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.761      ;
; 0.238  ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.036     ; 0.713      ;
; 0.266  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.879      ; 1.090      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.307  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 0.082      ; 0.752      ;
; 0.338  ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.036     ; 0.613      ;
; 0.374  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.879      ; 0.982      ;
; 0.397  ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.552      ;
; 0.398  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.551      ;
; 0.398  ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.551      ;
; 0.398  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.551      ;
; 0.398  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.551      ;
; 0.399  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.550      ;
; 0.407  ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.542      ;
; 0.408  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.541      ;
; 0.408  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.541      ;
; 0.410  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.038     ; 0.539      ;
; 0.441  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.500        ; 0.879      ; 0.915      ;
; 0.485  ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.036     ; 0.466      ;
; 0.500  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.448      ;
; 0.572  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.376      ;
; 0.573  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.375      ;
; 0.573  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.375      ;
; 0.573  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.375      ;
; 0.573  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.375      ;
; 0.573  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.375      ;
; 0.573  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.375      ;
; 0.574  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.374      ;
; 0.574  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.374      ;
; 0.574  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.374      ;
; 0.574  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.374      ;
; 0.574  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 1.000        ; -0.039     ; 0.374      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk400MHz'                                                                                                                                                          ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.073 ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.538      ; 1.079      ;
; -0.057 ; clk_rst_smpl:iCLKRST|cnt_full                 ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 1.538      ; 1.095      ;
; 0.083  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.340      ; 1.642      ;
; 0.147  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 0.962      ; 0.723      ;
; 0.180  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 0.962      ; 0.756      ;
; 0.180  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 0.962      ; 0.756      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.190  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.313      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.314      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.315      ;
; 0.193  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.316      ;
; 0.193  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.316      ;
; 0.193  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.316      ;
; 0.193  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.316      ;
; 0.193  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.316      ;
; 0.193  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.316      ;
; 0.194  ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; clk_rst_smpl:iCLKRST|locked_ff1               ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.036      ; 0.315      ;
; 0.254  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.039      ; 0.377      ;
; 0.276  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]   ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; -0.500       ; 0.962      ; 0.852      ;
; 0.284  ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.036      ; 0.404      ;
; 0.307  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.429      ;
; 0.307  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.429      ;
; 0.307  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.429      ;
; 0.308  ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.430      ;
; 0.308  ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.430      ;
; 0.308  ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.430      ;
; 0.308  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.430      ;
; 0.308  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.430      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|locked_synched           ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 0.210      ; 0.633      ;
; 0.309  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.431      ;
; 0.317  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.439      ;
; 0.410  ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.036      ; 0.530      ;
; 0.456  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.578      ;
; 0.456  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.578      ;
; 0.456  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.578      ;
; 0.457  ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.579      ;
; 0.466  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.588      ;
; 0.466  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.588      ;
; 0.466  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.588      ;
; 0.466  ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.588      ;
; 0.467  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.589      ;
; 0.469  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.591      ;
; 0.469  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.591      ;
; 0.469  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.591      ;
; 0.470  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.592      ;
; 0.497  ; clk_rst_smpl:iCLKRST|locked_ff2               ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.036      ; 0.617      ;
; 0.516  ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk_rst_smpl:iCLKRST|smpl_clk_div             ; clk400MHz                       ; clk400MHz   ; 0.000        ; -0.094     ; 0.506      ;
; 0.519  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.641      ;
; 0.519  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.641      ;
; 0.519  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.641      ;
; 0.520  ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.642      ;
; 0.522  ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.644      ;
; 0.522  ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.644      ;
; 0.522  ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.644      ;
; 0.532  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.654      ;
; 0.532  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.654      ;
; 0.532  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.654      ;
; 0.533  ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.655      ;
; 0.535  ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.657      ;
; 0.535  ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.657      ;
; 0.535  ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ; clk400MHz                       ; clk400MHz   ; 0.000        ; 0.038      ; 0.657      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.039 ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Low_Level                          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.501      ; 1.661      ;
; -0.038 ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|High_Level                         ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.504      ; 1.665      ;
; -0.029 ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Low_Level                          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.501      ; 1.671      ;
; -0.007 ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Low_Level                          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.501      ; 1.693      ;
; -0.007 ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|High_Level                         ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.507      ; 1.699      ;
; -0.007 ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|High_Level                         ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.501      ; 1.693      ;
; -0.006 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.042      ; 1.130      ;
; -0.004 ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|High_Level                         ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.501      ; 1.696      ;
; -0.001 ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.918      ; 1.011      ;
; 0.001  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.030      ; 1.125      ;
; 0.006  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|High_Level                         ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.501      ; 1.706      ;
; 0.014  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.042      ; 1.150      ;
; 0.046  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Low_Level                          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.504      ; 1.749      ;
; 0.054  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5                                                  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Low_Level                          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.507      ; 1.760      ;
; 0.064  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[1]                        ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 1.011      ; 1.169      ;
; 0.102  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.904      ; 1.090      ;
; 0.124  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.967      ; 0.685      ;
; 0.177  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.925      ; 0.696      ;
; 0.178  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                            ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                           ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                           ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                      ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[6]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[6]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[8]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[8]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                    ; dig_core:iDIG|Capture_Unit:capture|waddr[7]                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|state.DONE                                                  ; dig_core:iDIG|Capture_Unit:capture|state.DONE                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|state.RUN                                                   ; dig_core:iDIG|Capture_Unit:capture|state.RUN                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                                                  ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]                              ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]                              ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dual_PWM:iPWM|PWM8:Low|PWM_sig                                                                 ; dual_PWM:iPWM|PWM8:Low|PWM_sig                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dual_PWM:iPWM|PWM8:High|PWM_sig                                                                ; dual_PWM:iPWM|PWM8:High|PWM_sig                                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                                                ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_wrapper:iCOMM|state.READY                                                                 ; UART_wrapper:iCOMM|state.READY                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; dig_core:iDIG|cmd_cfg:cmd_unit|state.IDLE                                                      ; dig_core:iDIG|cmd_cfg:cmd_unit|state.IDLE                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; UART_wrapper:iCOMM|state.STORE                                                                 ; UART_wrapper:iCOMM|state.STORE                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.904      ; 1.180      ;
; 0.192  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[0]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[0] ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[0]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state     ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state     ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                    ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                  ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[0]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.324      ;
; 0.213  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]      ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|state            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.215  ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.IDLE                      ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]                            ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.336      ;
; 0.225  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.812      ; 0.631      ;
; 0.235  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.671      ; 0.500      ;
; 0.253  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.904      ; 1.241      ;
; 0.253  ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]                                                    ; clk_rst_smpl:iCLKRST|wrt_smpl                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.904      ; 1.241      ;
; 0.259  ; UART_wrapper:iCOMM|upper[7]                                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|state.READ                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.389      ;
; 0.262  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.391      ;
; 0.263  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[11]                                                ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.578      ;
; 0.263  ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                                                 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.578      ;
; 0.263  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[9]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.578      ;
; 0.263  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[13]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.578      ;
; 0.263  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[4]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[5]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.044      ; 0.391      ;
; 0.264  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[2]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[3]          ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.044      ; 0.392      ;
; 0.264  ; UART_wrapper:iCOMM|state.STORE                                                                 ; UART_wrapper:iCOMM|state.READY                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.266  ; clk_rst_smpl:iCLKRST|q1                                                                        ; clk_rst_smpl:iCLKRST|rst_n                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.039      ; 0.389      ;
; 0.267  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[5]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.396      ;
; 0.270  ; dig_core:iDIG|Capture_Unit:capture|waddr[5]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[5]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; dig_core:iDIG|Capture_Unit:capture|waddr[3]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[3]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; dig_core:iDIG|Capture_Unit:capture|waddr[2]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[9]          ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[10]         ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271  ; dig_core:iDIG|Capture_Unit:capture|waddr[1]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[1]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.400      ;
; 0.272  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[0]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.587      ;
; 0.272  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[0]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.587      ;
; 0.272  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.401      ;
; 0.273  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[6]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.588      ;
; 0.273  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.588      ;
; 0.273  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[2]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3]   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.588      ;
; 0.273  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.402      ;
; 0.274  ; dig_core:iDIG|Capture_Unit:capture|waddr[4]                                                    ; dig_core:iDIG|cmd_cfg:cmd_unit|raddr_curr[4]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274  ; dig_core:iDIG|cmd_cfg:cmd_unit|state.RAM                                                       ; dig_core:iDIG|cmd_cfg:cmd_unit|state.RESP                                                      ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275  ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                              ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]                              ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.045      ; 0.404      ;
; 0.276  ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                                                 ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.591      ;
; 0.276  ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                                                 ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.591      ;
; 0.276  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[8]   ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.591      ;
; 0.277  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[12]  ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14]  ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.000        ; 0.231      ; 0.592      ;
; 0.286  ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0]                        ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[1]                        ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.850      ; 0.730      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                             ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.389 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[1]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.985     ; 1.891      ;
; -2.389 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[0]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.985     ; 1.891      ;
; -2.389 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[2]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.985     ; 1.891      ;
; -2.389 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|decimator[3]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.985     ; 1.891      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[7]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[4]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[3]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[6]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[5]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[1]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[2]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|baud_cntL[0]                                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.115     ; 1.905      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[0]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[4]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[2]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[1]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[3]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[1]                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.904      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Low_Level                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.904      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|High_Level                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.904      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[3]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[7]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[2]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[4]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[5]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[6]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[1]                                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[1]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[2]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[3]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchH[0]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.117     ; 1.903      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[6]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.902      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[7]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.902      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[6]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.899      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[0]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.899      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[3]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.899      ;
; -1.533 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[2]                                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.899      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[1]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[2]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[3]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[4]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[5]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[6]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[7]                                                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[0]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[1]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|RX_met[2]            ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[0]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[1]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[2]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|count[3]             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|state                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[2]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[2]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[3]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[3]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[4]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[4]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[5]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[5]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[6]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[6]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[7]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[7]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[0]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[0]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|matchL[1]                                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.116     ; 1.903      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskL[1]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Low_Level                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.113     ; 1.906      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|High_Level                                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.113     ; 1.906      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[0]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.120     ; 1.899      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH2TrigCfg[4]                                                              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.120     ; 1.899      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[1]                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.113     ; 1.906      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[7]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|SPI_RX_Edge:spi_edge|det[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|SPI_RX_Edge:spi_edge|det[2] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[0]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[1]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_SS_n[2]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.114     ; 1.905      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[0]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[1]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|met_MOSI[2]                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[0]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[8]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[9]                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[10]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[11]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[12]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[13]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[14]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[15]                    ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[4]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[5]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[6]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[1]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[2]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[3]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|maskH[0]                                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.118     ; 1.901      ;
; -1.532 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|PWM_sig                                                                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.500        ; -0.121     ; 1.898      ;
+--------+----------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.808 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0.500        ; -0.964     ; 1.341      ;
; -1.096 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 1.000        ; -1.042     ; 1.051      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.747 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0.500        ; -0.847     ; 1.397      ;
; -1.046 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 1.000        ; -0.925     ; 1.118      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.738 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 0.500        ; -1.117     ; 1.118      ;
; -1.439 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 1.000        ; -1.039     ; 1.397      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.671 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 0.500        ; -1.117     ; 1.051      ;
; -1.383 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 1.000        ; -1.039     ; 1.341      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.667 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0.500        ; -0.925     ; 1.239      ;
; -0.955 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 1.000        ; -1.003     ; 0.949      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.642 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 0.500        ; -0.990     ; 1.149      ;
; -1.343 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 1.000        ; -0.912     ; 1.428      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.555 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 0.500        ; -1.105     ; 0.947      ;
; -1.267 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 1.000        ; -1.027     ; 1.237      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.549 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0.500        ; -0.809     ; 1.237      ;
; -0.837 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 1.000        ; -0.887     ; 0.947      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.541 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 0.500        ; -1.089     ; 0.949      ;
; -1.253 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 1.000        ; -1.011     ; 1.239      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                                                                                         ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.332 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0.500        ; -0.662     ; 1.167      ;
; -0.620 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 1.000        ; -0.740     ; 0.877      ;
+--------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk400MHz'                                                                                                                                           ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.276 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.952      ;
; 0.276 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.952      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.251      ; 1.906      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.900      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.322 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.249      ; 1.904      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
; 0.323 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 1.000        ; 1.245      ; 1.899      ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk400MHz'                                                                                                                                            ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                       ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.086 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.471      ; 1.671      ;
; 0.086 ; clk_rst_smpl:iCLKRST|locked_synched ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.471      ; 1.671      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.153 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.470      ; 1.737      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.472      ; 1.740      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
; 0.154 ; clk_rst_smpl:iCLKRST|rst_n          ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz   ; 0.000        ; 1.466      ; 1.734      ;
+-------+-------------------------------------+-----------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.351 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0.000        ; -0.618     ; 0.827      ;
; 2.045 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; -0.500       ; -0.544     ; 1.095      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.578 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0.000        ; -0.771     ; 0.901      ;
; 2.272 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; -0.500       ; -0.697     ; 1.169      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.694 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0.000        ; -0.892     ; 0.896      ;
; 2.388 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; -0.500       ; -0.818     ; 1.164      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.777 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0.000        ; -0.810     ; 1.061      ;
; 2.479 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; -0.500       ; -0.736     ; 1.337      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.842 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0.000        ; -0.933     ; 1.003      ;
; 2.536 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; -0.500       ; -0.859     ; 1.271      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                                                                                                 ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[8]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[7]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[6]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[5]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[4]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[3]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[2]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.951 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|stor[1]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.184      ; 1.739      ;
; 1.959 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[7]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.735      ;
; 1.959 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[4]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.735      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[2]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[0]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[7]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[5]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[6]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]                           ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q                          ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.172      ; 1.739      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[8]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.163      ; 1.730      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[5]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.165      ; 1.732      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[4]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.165      ; 1.732      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[0]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.165      ; 1.732      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[1]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.165      ; 1.732      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[2]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.165      ; 1.732      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIH[3]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.165      ; 1.732      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[1]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.167      ; 1.734      ;
; 1.963 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[5]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.168      ; 1.735      ;
; 1.964 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[3]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.166      ; 1.734      ;
; 1.964 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[1]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.166      ; 1.734      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[1]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.159      ; 1.733      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[10] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.159      ; 1.733      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[14] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.159      ; 1.733      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[15] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.159      ; 1.733      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[11] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.159      ; 1.733      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart|baud[3]  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.159      ; 1.733      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.158      ; 1.732      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.158      ; 1.732      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.155      ; 1.729      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.155      ; 1.729      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[0]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[1]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[2]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[3]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[7]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[8]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[9]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[10]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|trig_posH[2]                                                   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.731      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[11]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[12]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[13]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[14]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[15]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.730      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.158      ; 1.732      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.158      ; 1.732      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH4TrigCfg[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.158      ; 1.732      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                                                ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.155      ; 1.729      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.155      ; 1.729      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.155      ; 1.729      ;
; 1.970 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[13]                                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.155      ; 1.729      ;
; 1.971 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|TrigCfg[5]                                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.732      ;
; 1.971 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|trigger_logic:Trig|triggered                               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.732      ;
; 1.973 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[4]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.158      ; 1.735      ;
; 1.975 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|VIL[5]                                                         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.735      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[4]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.736      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[3]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.736      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[1]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.736      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[2]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.736      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|cmd_cfg:cmd_unit|CH5TrigCfg[0]                                                  ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.156      ; 1.736      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[1]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.737      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[2]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.737      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[3]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.737      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[4]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.737      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[5]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.737      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[6]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.737      ;
; 1.976 ; clk_rst_smpl:iCLKRST|rst_n ; dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|SPI_RX:spi|stor[7]         ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; 0.157      ; 1.737      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[0]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[1]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[2]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[3]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[4]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[5]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[6]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; dual_PWM:iPWM|PWM8:High|counter:coun|count[7]                                                 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.029     ; 1.732      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[1]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.032     ; 1.729      ;
; 2.157 ; clk_rst_smpl:iCLKRST|rst_n ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[3]                             ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.500       ; -0.032     ; 1.729      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.979 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 0.000        ; -0.909     ; 1.164      ;
; 2.285 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; -0.500       ; -0.983     ; 0.896      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.001 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 0.000        ; -0.926     ; 1.169      ;
; 2.307 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; -0.500       ; -1.000     ; 0.901      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.071 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 0.000        ; -0.806     ; 1.359      ;
; 2.367 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; -0.500       ; -0.880     ; 1.081      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.116 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 0.000        ; -0.939     ; 1.271      ;
; 2.422 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; -0.500       ; -1.013     ; 1.003      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                                                                                         ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                 ; Launch Clock                    ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.181 ; dig_core:iDIG|Capture_Unit:capture|armed ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 0.000        ; -0.938     ; 1.337      ;
; 2.479 ; clk_rst_smpl:iCLKRST|rst_n               ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; -0.500       ; -1.012     ; 1.061      ;
+-------+------------------------------------------+-------------------------------------------------------------------------+---------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk400MHz'                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk400MHz ; Rise       ; clk400MHz                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|decimator_cnt[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|locked_ff1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Rise       ; clk_rst_smpl:iCLKRST|locked_ff2               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_clk_div             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ;
; -0.093 ; 0.123        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[0]              ;
; -0.093 ; 0.123        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; clk_rst_smpl:iCLKRST|smpl_cnt[1]              ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff1 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff2 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff3 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff4 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff1 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff2 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff3 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff4 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff1 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff2 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff3 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff4 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff1 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff2 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff3 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff4 ;
; -0.092 ; 0.124        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff1 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff2 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff3 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff4 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff1 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff2 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff3 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff4 ;
; -0.091 ; 0.125        ; 0.216          ; High Pulse Width ; clk400MHz ; Fall       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_rst_smpl:iCLKRST|clk_cnt[1]'                                                                                                     ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                           ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_control:control_dv|q       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv|q[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_stor:stor_dv|q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_rx:rx|rdy                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.SHIFT ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_control:control_dv|q.TRANS ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv|q[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_stor:stor_dv|q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|UART:uart|UART_tx:tx|tx_done                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|state.READY                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|state.STORE                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; UART_wrapper:iCOMM|upper[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; clk_rst_smpl:iCLKRST|cnt_full                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|locked_synched                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|q1                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Fall       ; clk_rst_smpl:iCLKRST|rst_n                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; clk_rst_smpl:iCLKRST|wrt_smpl                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|armed                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|smpl_cnt[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.DONE                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.IDLE                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|state.RUN                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|trig_cnt[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; Rise       ; dig_core:iDIG|Capture_Unit:capture|waddr[0]                                ;
+--------+--------------+----------------+------------+---------------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Pos_Edge[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH1|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|ch1_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|ch1_samp|CHxHff5|q                                                 ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH1|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch1_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH1|Neg_Edge[0] ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH1|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|ch1_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|ch1_samp|CHxLff5|q                                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH1|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Pos_Edge[0] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH2|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|ch2_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|ch2_samp|CHxHff5|q                                                 ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH2|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch2_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.212  ; 0.428        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.386  ; 0.570        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH2|Neg_Edge[0] ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH2|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|ch2_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|ch2_samp|CHxLff5|q                                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH2|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Pos_Edge[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH3|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|ch3_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|ch3_samp|CHxHff5|q                                                 ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH3|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch3_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH3|Neg_Edge[0] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH3|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|ch3_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|ch3_samp|CHxLff5|q                                                 ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH3|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Pos_Edge[0] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH4|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|ch4_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|ch4_samp|CHxHff5|q                                                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH4|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch4_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.384  ; 0.568        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH4|Neg_Edge[0] ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH4|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|ch4_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|ch4_samp|CHxLff5|q                                                 ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH4|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxHff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Pos_Edge[0] ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH5|Pos_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|ch5_samp|CHxHff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|ch5_samp|CHxHff5|q                                                 ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; Rise       ; iDIG|Trigger|CH5|Pos_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dig_core:iDIG|channel_sample:ch5_samp|CHxLff5'                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Fall       ; dig_core:iDIG|Trigger_Unit:Trigger|Channel_Trigger_Unit:CH5|Neg_Edge[0] ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH5|Neg_Edge[0]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|ch5_samp|CHxLff5|q                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|ch5_samp|CHxLff5|q                                                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; Rise       ; iDIG|Trigger|CH5|Neg_Edge[0]|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; -0.300 ; 0.034  ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; -0.592 ; -0.051 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; -0.561 ; 0.002  ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; -0.305 ; 0.337  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; -0.684 ; -0.129 ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; -0.677 ; -0.120 ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; -0.429 ; 0.162  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; -0.581 ; -0.010 ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; -0.496 ; 0.069  ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; -0.559 ; 0.018  ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; -0.681 ; -0.120 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.979  ; 1.546  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.708  ; 1.263  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.809  ; 1.389  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.169  ; 0.464  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; 0.463  ; 0.134  ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; 0.899  ; 0.364  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; 0.874  ; 0.324  ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; 0.628  ; 0.003  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; 0.992  ; 0.450  ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; 0.985  ; 0.441  ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; 0.748  ; 0.172  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; 0.894  ; 0.337  ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; 0.807  ; 0.249  ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; 0.872  ; 0.309  ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; 0.989  ; 0.442  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.725 ; -1.289 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.475 ; -1.016 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.571 ; -1.138 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.722  ; 0.406  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 3.936 ; 3.904 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 4.005 ; 3.923 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 4.086 ; 4.050 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 3.792 ; 3.763 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 3.858 ; 3.780 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 3.937 ; 3.904 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                               ; -3.602   ; -0.073 ; -4.275   ; 0.086   ; -3.000              ;
;  clk400MHz                                     ; -1.409   ; -0.073 ; -0.492   ; 0.086   ; -3.000              ;
;  clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -3.602   ; -0.043 ; -4.275   ; 1.951   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; N/A      ; N/A    ; -3.278   ; 2.181   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; N/A      ; N/A    ; -3.454   ; 1.777   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; N/A      ; N/A    ; -2.968   ; 2.001   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; N/A      ; N/A    ; -3.111   ; 1.578   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; N/A      ; N/A    ; -3.186   ; 2.116   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; N/A      ; N/A    ; -3.554   ; 1.842   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; N/A      ; N/A    ; -2.960   ; 1.979   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; N/A      ; N/A    ; -3.308   ; 1.694   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; N/A      ; N/A    ; -3.091   ; 2.071   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; N/A      ; N/A    ; -2.753   ; 1.351   ; -1.000              ;
; Design-wide TNS                                ; -747.16  ; -0.268 ; -928.29  ; 0.0     ; -411.611            ;
;  clk400MHz                                     ; -10.895  ; -0.130 ; -25.490  ; 0.000   ; -75.611             ;
;  clk_rst_smpl:iCLKRST|clk_cnt[1]               ; -736.265 ; -0.138 ; -871.137 ; 0.000   ; -326.000            ;
;  dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; N/A      ; N/A    ; -3.278   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; N/A      ; N/A    ; -3.454   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; N/A      ; N/A    ; -2.968   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; N/A      ; N/A    ; -3.111   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; N/A      ; N/A    ; -3.186   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; N/A      ; N/A    ; -3.554   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; N/A      ; N/A    ; -2.960   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; N/A      ; N/A    ; -3.308   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; N/A      ; N/A    ; -3.091   ; 0.000   ; -1.000              ;
;  dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; N/A      ; N/A    ; -2.753   ; 0.000   ; -1.000              ;
+------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; -0.300 ; 0.034  ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; -0.469 ; -0.051 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; -0.407 ; 0.002  ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; 0.016  ; 0.525  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; -0.634 ; -0.129 ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; -0.618 ; -0.120 ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; -0.175 ; 0.253  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; -0.435 ; -0.010 ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; -0.271 ; 0.154  ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; -0.389 ; 0.029  ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; -0.630 ; -0.120 ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.761  ; 2.153  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.280  ; 1.701  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.478  ; 1.914  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0.369  ; 0.523  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; locked    ; clk400MHz                       ; 0.798  ; 0.655  ; Rise       ; clk400MHz                       ;
; CH1H      ; clk400MHz                       ; 1.008  ; 0.672  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk400MHz                       ; 0.960  ; 0.654  ; Fall       ; clk400MHz                       ;
; CH2H      ; clk400MHz                       ; 0.628  ; 0.198  ; Fall       ; clk400MHz                       ;
; CH2L      ; clk400MHz                       ; 1.179  ; 0.832  ; Fall       ; clk400MHz                       ;
; CH3H      ; clk400MHz                       ; 1.164  ; 0.816  ; Fall       ; clk400MHz                       ;
; CH3L      ; clk400MHz                       ; 0.748  ; 0.434  ; Fall       ; clk400MHz                       ;
; CH4H      ; clk400MHz                       ; 0.988  ; 0.665  ; Fall       ; clk400MHz                       ;
; CH4L      ; clk400MHz                       ; 0.827  ; 0.499  ; Fall       ; clk400MHz                       ;
; CH5H      ; clk400MHz                       ; 0.944  ; 0.627  ; Fall       ; clk400MHz                       ;
; CH5L      ; clk400MHz                       ; 1.176  ; 0.822  ; Fall       ; clk400MHz                       ;
; CH1L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.725 ; -1.289 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH2L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.475 ; -1.016 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; CH3L      ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; -0.571 ; -1.138 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; RX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1.245  ; 1.102  ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.563 ; 6.597 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.654 ; 6.730 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 6.781 ; 6.828 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; TX        ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 3.792 ; 3.763 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIH_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 3.858 ; 3.780 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
; VIL_PWM   ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 3.937 ; 3.904 ; Rise       ; clk_rst_smpl:iCLKRST|clk_cnt[1] ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VIH_PWM       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VIL_PWM       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TX            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk400MHz      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_n          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; locked         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH2L           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH1L           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH3L           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH5H           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH5L           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH1H           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH2H           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH3H           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH4H           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CH4L           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VIH_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; VIL_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VIH_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; VIL_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VIH_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; VIL_PWM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+-----------------------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+---------------------------------+----------+----------+----------+----------+
; clk400MHz                                     ; clk400MHz                       ; 5        ; 0        ; 0        ; 111      ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; 1        ; 1        ; 14       ; 10       ;
; clk400MHz                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0        ; 4        ; 1        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 9445     ; 25       ; 0        ; 3        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
+-----------------------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+-----------------------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+---------------------------------+----------+----------+----------+----------+
; clk400MHz                                     ; clk400MHz                       ; 5        ; 0        ; 0        ; 111      ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk400MHz                       ; 1        ; 1        ; 14       ; 10       ;
; clk400MHz                                     ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 0        ; 4        ; 1        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 9445     ; 25       ; 0        ; 3        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 2        ; 1        ; 0        ; 0        ;
; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; clk_rst_smpl:iCLKRST|clk_cnt[1] ; 1        ; 2        ; 0        ; 0        ;
+-----------------------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+---------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz                                     ; 0        ; 0        ; 0        ; 52       ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; 0        ; 315      ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
+---------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+---------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk400MHz                                     ; 0        ; 0        ; 0        ; 52       ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; clk_rst_smpl:iCLKRST|clk_cnt[1]               ; 0        ; 315      ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 ; 1        ; 1        ; 0        ; 0        ;
; clk_rst_smpl:iCLKRST|clk_cnt[1] ; dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 ; 0        ; 0        ; 1        ; 1        ;
+---------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon May 02 23:05:24 2016
Info: Command: quartus_sta LA_dig -c LA_dig
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LA_dig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_rst_smpl:iCLKRST|clk_cnt[1] clk_rst_smpl:iCLKRST|clk_cnt[1]
    Info (332105): create_clock -period 1.000 -name clk400MHz clk400MHz
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5
    Info (332105): create_clock -period 1.000 -name dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.602            -736.265 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -1.409             -10.895 clk400MHz 
Info (332146): Worst-case hold slack is -0.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.043              -0.043 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):     0.124               0.000 clk400MHz 
Info (332146): Worst-case recovery slack is -4.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.275            -871.137 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -3.554              -3.554 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):    -3.454              -3.454 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):    -3.308              -3.308 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):    -3.278              -3.278 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
    Info (332119):    -3.186              -3.186 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):    -3.111              -3.111 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):    -3.091              -3.091 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):    -2.968              -2.968 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):    -2.960              -2.960 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):    -2.753              -2.753 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
    Info (332119):    -0.492             -25.490 clk400MHz 
Info (332146): Worst-case removal slack is 0.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.671               0.000 clk400MHz 
    Info (332119):     2.324               0.000 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
    Info (332119):     2.686               0.000 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):     2.878               0.000 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):     2.951               0.000 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):     3.019               0.000 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):     3.112               0.000 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):     3.481               0.000 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):     3.507               0.000 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):     3.608               0.000 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):     3.694               0.000 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):     3.806               0.000 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -70.000 clk400MHz 
    Info (332119):    -1.000            -326.000 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.156            -631.987 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -1.125              -8.062 clk400MHz 
Info (332146): Worst-case hold slack is 0.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.022               0.000 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):     0.139               0.000 clk400MHz 
Info (332146): Worst-case recovery slack is -3.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.755            -761.558 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -3.158              -3.158 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):    -3.067              -3.067 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):    -2.930              -2.930 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):    -2.874              -2.874 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
    Info (332119):    -2.792              -2.792 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):    -2.759              -2.759 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):    -2.698              -2.698 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):    -2.595              -2.595 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):    -2.581              -2.581 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):    -2.438              -2.438 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
    Info (332119):    -0.305             -15.776 clk400MHz 
Info (332146): Worst-case removal slack is 0.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.585               0.000 clk400MHz 
    Info (332119):     2.075               0.000 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
    Info (332119):     2.400               0.000 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):     2.573               0.000 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):     2.649               0.000 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):     2.700               0.000 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):     2.781               0.000 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):     3.118               0.000 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):     3.141               0.000 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):     3.228               0.000 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):     3.308               0.000 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):     3.408               0.000 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -70.000 clk400MHz 
    Info (332119):    -1.000            -326.000 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.602            -296.594 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -0.391              -0.708 clk400MHz 
Info (332146): Worst-case hold slack is -0.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.073              -0.130 clk400MHz 
    Info (332119):    -0.039              -0.138 clk_rst_smpl:iCLKRST|clk_cnt[1] 
Info (332146): Worst-case recovery slack is -2.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.389            -468.427 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -1.808              -1.808 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):    -1.747              -1.747 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):    -1.738              -1.738 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
    Info (332119):    -1.671              -1.671 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):    -1.667              -1.667 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):    -1.642              -1.642 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):    -1.555              -1.555 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):    -1.549              -1.549 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):    -1.541              -1.541 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):    -1.332              -1.332 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
    Info (332119):     0.276               0.000 clk400MHz 
Info (332146): Worst-case removal slack is 0.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.086               0.000 clk400MHz 
    Info (332119):     1.351               0.000 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
    Info (332119):     1.578               0.000 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):     1.694               0.000 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):     1.777               0.000 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):     1.842               0.000 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):     1.951               0.000 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):     1.979               0.000 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):     2.001               0.000 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):     2.071               0.000 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):     2.116               0.000 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):     2.181               0.000 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -75.611 clk400MHz 
    Info (332119):    -1.000            -326.000 clk_rst_smpl:iCLKRST|clk_cnt[1] 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch1_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch1_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch2_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch2_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch3_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch3_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch4_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch4_samp|CHxLff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch5_samp|CHxHff5 
    Info (332119):    -1.000              -1.000 dig_core:iDIG|channel_sample:ch5_samp|CHxLff5 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 791 megabytes
    Info: Processing ended: Mon May 02 23:05:41 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:07


