// Seed: 1191353598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = id_2;
  assign id_3 = 1 | -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd89
) (
    output tri0 _id_0,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wor id_7
    , id_12,
    output tri1 id_8,
    input wand id_9,
    output supply1 id_10
);
  wire id_13[1 : id_0];
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_13
  );
endmodule
