Task: Generate IO ring schematic and layout design for Cadence Virtuoso.

Design requirements:
12 pads per side. Single ring layout. Order: counterclockwise through left side, bottom side, right side, top side.

======================================================================
SIGNAL CONFIGURATION
======================================================================

Signal names: CS IOVSS VSS RVDDH RVDD IBIAS_REF VREFIN RVSS CKVDD CLKINP CLKINN CKVSS CBVDD IBIAS_INPL VCM AVSSBUF VINP VINN AVSS AVDDBUF AVDD VCALP<1> VCALP<2> VSS VCALN<3> VCALN<2> VCALN<1> VCALN<0> DVDD DVSS CALVSS CALVDD VSS IOVSS IOVDDL IOVDDH CLKO D<0> D<1> D<2> D<3> D<4> D<5> D<6> SDO SDI SCK RSTN

Additionally, please insert inner ring pads: