{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1620549001201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1620549001201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 03:30:01 2021 " "Processing started: Sun May 09 03:30:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1620549001201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1620549001201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arqRISC -c arqRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off arqRISC -c arqRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1620549001202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1620549002124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqrisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arqrisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arqRISC-Practica2 " "Found design unit 1: arqRISC-Practica2" {  } { { "arqRISC.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/arqRISC.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003598 ""} { "Info" "ISGN_ENTITY_NAME" "1 arqRISC " "Found entity 1: arqRISC" {  } { { "arqRISC.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/arqRISC.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549003598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549003598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comandos_lcd_revd.vhd 2 0 " "Found 2 design units, including 0 entities, in source file comandos_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVD " "Found design unit 1: COMANDOS_LCD_REVD" {  } { { "COMANDOS_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/COMANDOS_LCD_REVD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVD-body " "Found design unit 2: COMANDOS_LCD_REVD-body" {  } { { "COMANDOS_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/COMANDOS_LCD_REVD.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549003601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_lcd_intesc_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_lcd_intesc_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_LCD_INTESC_REVD-Behavioral " "Found design unit 1: LIB_LCD_INTESC_REVD-Behavioral" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003604 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_LCD_INTESC_REVD " "Found entity 1: LIB_LCD_INTESC_REVD" {  } { { "LIB_LCD_INTESC_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LIB_LCD_INTESC_REVD.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549003604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549003604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_especiales_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caracteres_especiales_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVD-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVD-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/CARACTERES_ESPECIALES_REVD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003607 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVD " "Found entity 1: CARACTERES_ESPECIALES_REVD" {  } { { "CARACTERES_ESPECIALES_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/CARACTERES_ESPECIALES_REVD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549003607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549003607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_lcd_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVD-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVD-Behavioral" {  } { { "PROCESADOR_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/PROCESADOR_LCD_REVD.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003610 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVD " "Found entity 1: PROCESADOR_LCD_REVD" {  } { { "PROCESADOR_LCD_REVD.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/PROCESADOR_LCD_REVD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1620549003610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549003610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_to_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lv_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LV_TO_7SEG " "Found design unit 1: LV_TO_7SEG" {  } { { "LV_TO_7SEG.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_7SEG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LV_TO_7SEG-body " "Found design unit 2: LV_TO_7SEG-body" {  } { { "LV_TO_7SEG.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_7SEG.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549003612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_to_hex_char.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lv_to_hex_char.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LV_TO_HEX_CHAR " "Found design unit 1: LV_TO_HEX_CHAR" {  } { { "LV_TO_HEX_CHAR.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_HEX_CHAR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LV_TO_HEX_CHAR-body " "Found design unit 2: LV_TO_HEX_CHAR-body" {  } { { "LV_TO_HEX_CHAR.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/LV_TO_HEX_CHAR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1620549003629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1620549003629 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "ALU work arqRISC.vhd(11) " "VHDL Use Clause error at arqRISC.vhd(11): design library \"work\" does not contain primary unit \"ALU\"" {  } { { "arqRISC.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/arqRISC.vhd" 11 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "" 0 -1 1620549003632 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "arqRISC.vhd(11) " "VHDL error at arqRISC.vhd(11): selected name in use clause is not an expanded name" {  } { { "arqRISC.vhd" "" { Text "Z:/home/cesarlh/Documentos/EscuelaXD/PracticaArqui/arqRISC.vhd" 11 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "" 0 -1 1620549003633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1620549003957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 09 03:30:03 2021 " "Processing ended: Sun May 09 03:30:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1620549003957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1620549003957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1620549003957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1620549003957 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1620549030828 ""}
