# Loading project ProcessorTests
# Compile of Branch_TB.sv was successful with warnings.
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:22:12 on Jun 18,2018
# Loading sv_std.std
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
restart -f
run 200
# ** Error: ZEEP
#    Time: 0 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 38
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# ** Error: ZEEP
#    Time: 0 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 38
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch.sv was successful.
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
restart -f
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
add wave sim:/Branch_TB/*
run 200
run 200
restart -f
run 200
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# ** Error: Trying to branch when it shouldn't.
#    Time: 9 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 19 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 29 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 39 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 49 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 59 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 69 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 79 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 89 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 99 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 109 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 119 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 129 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 139 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 149 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 159 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 169 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 179 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 189 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# ** Error: Trying to branch when it shouldn't.
#    Time: 199 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 49
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# Compile of Branch.sv was successful.
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 200
run 200
# Compile of Branch.sv was successful.
# Compile of Branch.sv was successful.
restart -f
# ** Error: (vsim-13) Recompile work.Branch_TB_sv_unit because work.BranchModesPackage has changed.
# ** Error (suppressible): (vsim-12) Recompile work.Branch_TB after work.Branch_TB_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.Branch_TB because work.BranchModesPackage has changed.
restart -f
# No Design Loaded!
# Compile of Branch.sv was successful.
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:22:12 on Jun 18,2018
# Error loading design
# End time: 09:40:48 on Jun 18,2018, Elapsed time: 0:18:36
# Errors: 25, Warnings: 0
restart -f
# No Design Loaded!
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:40:59 on Jun 18,2018
# ** Error: (vsim-13) Recompile work.Branch_TB_sv_unit because work.BranchModesPackage has changed.
# ** Error (suppressible): (vsim-12) Recompile work.Branch_TB after work.Branch_TB_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.Branch_TB because work.BranchModesPackage has changed.
# Error loading design
# End time: 09:40:59 on Jun 18,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful with warnings.
# Compile of Branch.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim work.Branch_TB
# vsim work.Branch_TB 
# Start time: 09:41:08 on Jun 18,2018
# Loading sv_std.std
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
restart -f
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
run 200
# BEQ: 1
# BEQ: 0
# BEQ: 1
# BEQ: 0
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
run 200
run 200
run 200
run 200
run 200
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
# BEQ: 1
# BEQ: 0
run 200
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 200
run 200
# BEQ: 1
# ** Error: Trying to branch when it shouldn't.
#    Time: 329 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 66
# BEQ: 0
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
restart -f
run 200
run 200
# BEQ: 1
# BEQ: 0
run 200
# Compile of Branch.sv was successful.
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 2000
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Trying to branch when it shouldn't.
#    Time: 419 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 186
# Compile of Branch_TB.sv was successful with warnings.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
restart -f
run 2000
run 2000
restart -f
run 2000
restart -f
run 2000
restart -f
# Compile of Branch_TB.sv failed with 1 errors.
# Compile of Branch_TB.sv failed with 1 errors.
# Compile of Branch_TB.sv was successful with warnings.
# Compile of Branch_TB.sv was successful with warnings.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# 10 compiles, 0 failed with no errors.
run 2000
restart -f
# Loading work.BranchModesPackage
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
# Loading work.Branch_sv_unit
# Loading work.Branch
run 2000
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Branch address isn't x when it should be.
#    Time: 499 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 295
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Branch address isn't x when it should be.
#    Time: 509 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 310
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# ** Error: Branch address isn't x when it should be.
#    Time: 509 ps  Scope: Branch_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv Line: 310
# Done.
# Compile of Branch_TB.sv was successful.
restart -f
# Loading work.Branch_TB_sv_unit
# Loading work.Branch_TB
run 2000
# Done.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.PC_TB
# End time: 11:36:16 on Jun 18,2018, Elapsed time: 1:55:08
# Errors: 5, Warnings: 0
# vsim work.PC_TB 
# Start time: 11:36:16 on Jun 18,2018
# Loading sv_std.std
# Loading work.PC_TB
# Loading work.PC
add wave sim:/PC_TB/*
restart -f
run 100
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 5 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 5 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 10 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 10 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 15 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 15 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 20 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 20 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 25 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 25 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 30 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 30 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 35 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 35 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 40 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 40 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 45 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 45 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 50 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 50 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 55 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 55 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 60 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 60 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 65 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 65 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 70 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 70 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 75 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 75 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 80 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 80 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 85 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 85 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 90 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 90 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 95 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 95 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 100 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 100 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 100
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 5 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 5 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 10 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 10 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 15 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 15 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 20 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 20 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 25 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 25 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 30 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 30 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 35 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 35 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 40 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 40 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 45 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 45 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 50 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 50 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 55 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 55 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 60 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 60 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 65 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 65 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 70 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 70 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 75 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 75 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 80 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 80 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 85 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 85 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 90 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 90 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 95 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 95 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 100 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 100 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 100
# ** Error: PC is incorrect: 00400004
#    Time: 20 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400004
#    Time: 25 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400008
#    Time: 30 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400008
#    Time: 35 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040000c
#    Time: 40 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040000c
#    Time: 45 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400010
#    Time: 50 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400010
#    Time: 55 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400014
#    Time: 60 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400014
#    Time: 65 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400018
#    Time: 70 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400018
#    Time: 75 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040001c
#    Time: 80 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040001c
#    Time: 85 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400020
#    Time: 90 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400020
#    Time: 95 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400024
#    Time: 100 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# Compile of PC_TB.sv was successful.
run 100
# ** Error: PC is incorrect: 00400024
#    Time: 105 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400028
#    Time: 110 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400028
#    Time: 115 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040002c
#    Time: 120 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040002c
#    Time: 125 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400030
#    Time: 130 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400030
#    Time: 135 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400034
#    Time: 140 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400034
#    Time: 145 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400038
#    Time: 150 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400038
#    Time: 155 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040003c
#    Time: 160 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040003c
#    Time: 165 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400040
#    Time: 170 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400040
#    Time: 175 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400044
#    Time: 180 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400044
#    Time: 185 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400048
#    Time: 190 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400048
#    Time: 195 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040004c
#    Time: 200 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
restart -f
# Loading work.PC_TB
run 100
# ** Error: PC is incorrect: 00400004
#    Time: 20 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400004
#    Time: 25 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400008
#    Time: 30 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400008
#    Time: 35 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040000c
#    Time: 40 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040000c
#    Time: 45 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400010
#    Time: 50 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400010
#    Time: 55 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400014
#    Time: 60 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400014
#    Time: 65 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400018
#    Time: 70 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400018
#    Time: 75 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040001c
#    Time: 80 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 0040001c
#    Time: 85 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400020
#    Time: 90 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400020
#    Time: 95 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# ** Error: PC is incorrect: 00400024
#    Time: 100 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
restart -f
run 20
# ** Error: PC is incorrect: 00400004
#    Time: 20 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 41
# Compile of PC_TB.sv failed with 1 errors.
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 20
# ** Error: PC is incorrect: 00400004
#    Time: 16 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
restart -f
run 10
# Compile of PC_TB.sv failed with 2 errors.
# Compile of PC_TB.sv failed with 2 errors.
restart -f
# Compile of PC_TB.sv was successful.
run 10
restart -f
# Loading work.PC_TB
run 100
# ** Error: PC is incorrect: 0040000c
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 71
# ** Error: PC is incorrect: 00400010
#    Time: 46 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 80
# ** Error: PC is incorrect: 00400014
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 42
# ** Error: PC is incorrect: 00400018
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 51
# ** Error: PC is incorrect: 0040001c
#    Time: 76 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 61
# ** Error: PC is incorrect: 00400020
#    Time: 86 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 71
# ** Error: PC is incorrect: 00400024
#    Time: 96 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 80
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 1000
# ** Error: PC is incorrect: 0040000c
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 71
# ** Error: PC is incorrect: 00400010
#    Time: 46 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 80
# Compile of PC.sv failed with 1 errors.
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 1000
# ** Error: PC is incorrect: 00400008
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 72
restart -f
run 1000
# ** Error: PC is incorrect: 00400008
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 72
restart -f
run 200
# ** Error: PC is incorrect: 00400008
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 72
run 200
restart -f
run 200
# ** Error: PC is incorrect: 00400008
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 72
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 200
# ** Error: PC is incorrect: 00400008
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 72
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 200
# ** Error: PC is incorrect: 00400008
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 72
# Compile of PC.sv was successful.
run 200
restart -f
# Loading work.PC
run 200
restart -f
run 200
quit -sim
# End time: 11:52:33 on Jun 18,2018, Elapsed time: 0:16:17
# Errors: 151, Warnings: 0
vsim work.PC_TB
# vsim work.PC_TB 
# Start time: 11:52:42 on Jun 18,2018
# Loading sv_std.std
# Loading work.PC_TB
# Loading work.PC
restart -f
run 200
add wave sim:/PC_TB/*
run 200
restart -f
run 200
# Compile of PC.sv was successful.
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
# Loading work.PC
run 200
# ** Error: PC is incorrect: abcdabd1
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 90
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 200
# ** Error: PC is incorrect: 00400008
#    Time: 6 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 43
# ** Error: PC is incorrect: 0040000c
#    Time: 16 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 52
# ** Error: PC is incorrect: 00400010
#    Time: 26 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 62
# ** Error: PC is incorrect: 00400014
#    Time: 46 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 81
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 200
# ** Error: PC is incorrect: abcdabd1
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 90
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 200
# ** Error: PC is incorrect: abcdabd1
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
restart -f
run 200
# ** Error: PC is incorrect: abcdabd1
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 200
# ** Error: PC is incorrect: 00400008
#    Time: 6 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 43
# ** Error: PC is incorrect: 0040000c
#    Time: 16 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 52
# ** Error: PC is incorrect: 00400010
#    Time: 26 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 62
# ** Error: PC is incorrect: 00400014
#    Time: 46 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 81
# Compile of PC.sv was successful.
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 200
# ** Error: PC is incorrect: abcdabd1
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# ** Error: PC is incorrect: abcdabd1
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 100
# ** Error: PC is incorrect: abcdabd1
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 101
# Compile of PC.sv was successful.
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 200
# ** Error: PC is incorrect: abcdabd1
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# ** Error: PC is incorrect: abcdabd1
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 100
# ** Error: PC is incorrect: abcdabd1
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 101
restart -f
run 58
# ** Error: PC is incorrect: abcdabd1
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# Compile of PC_TB.sv was successful.
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 58
# ** Error: Next PC is incorrect: abcdabd1, Should be: abcdabd5
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 58
# ** Error: Next PC is incorrect: abcdabd1, Should be: abcdabd5
#    Time: 57 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
run 20
# ** Error: PC is incorrect: abcdabd1
#    Time: 67 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 100
# ** Error: PC is incorrect: abcdabd1
#    Time: 67 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 101
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 100
# ** Error: Next PC is incorrect: abcdabd1, Should be: abcdabd5
#    Time: 58 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# ** Error: PC is incorrect: abcdabd1
#    Time: 68 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 100
# ** Error: PC is incorrect: abcdabd1
#    Time: 68 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 101
# Compile of PC_TB.sv failed with 2 errors.
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 100
# ** Error: Next PC is incorrect: abcdabd1, Should be: abcdabd5
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 92
# ** Error: PC is incorrect: abcdabd1
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 102
# ** Error: PC is incorrect: abcdabd1
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 103
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 100
# ** Error: PC is incorrect: abcdabd1
#    Time: 67 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 102
# ** Error: PC is incorrect: abcdabd1
#    Time: 67 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 103
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 100
# ** Error: PC is incorrect: 00400010
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# ** Error: PC is incorrect: 00400010
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 102
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# Loading work.PC_TB
# Loading work.PC
run 100
# ** Error: PC is incorrect: 00400010
#    Time: 56 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# ** Error: PC is incorrect: 00400010
#    Time: 66 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 102
# Compile of PC_TB.sv was successful.
restart -f
# Loading work.PC_TB
run 100
# ** Error: PC is incorrect: abcdabd1
#    Time: 68 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 102
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 100
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 6 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 43
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 16 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 51
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 16 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 52
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 26 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 61
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 26 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 62
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 71
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 36 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 72
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 46 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 80
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 46 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 81
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 58 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 91
# ** Error: Next PC is incorrect: xxxxxxxx, Should be: xxxxxxxx
#    Time: 58 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 92
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 68 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 102
# ** Error: PC is incorrect: xxxxxxxx
#    Time: 68 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 103
# Compile of PC.sv was successful.
restart -f
# Loading work.PC
run 100
# ** Error: PC is incorrect: abcdabd1
#    Time: 68 ps  Scope: PC_TB File: /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv Line: 102
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# Loading work.PC_TB
# Loading work.PC
run 100
restart -f
run 100
quit -sim
# End time: 12:58:07 on Jun 18,2018, Elapsed time: 1:05:25
# Errors: 50, Warnings: 0
# Compile of Control_TB.sv was successful.
# Compile of Control.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 5 errors.
# Compile of Control.sv failed with 3 errors.
# Compile of Control.sv failed with 3 errors.
# Compile of Control.sv failed with 4 errors.
# Compile of Control.sv failed with 6 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 6 errors.
# 14 compiles, 1 failed with 6 errors.
# Compile of Control.sv failed with 5 errors.
# Compile of Control.sv failed with 3 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 5 errors.
# 14 compiles, 1 failed with 5 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 6 errors.
# 14 compiles, 1 failed with 6 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 5 errors.
# 14 compiles, 1 failed with 5 errors.
# Compile of Memory_TB.sv was successful.
# Compile of Control.sv failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of ALU.sv was successful.
# Compile of Control.sv failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of Control.sv failed with 4 errors.
# Compile of Memory.sv was successful.
# Compile of Control.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of Control.sv failed with 3 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 3 errors.
# 14 compiles, 1 failed with 3 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv was successful.
# 14 compiles, 0 failed with no errors.
# Compile of Control.sv failed with 3 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv was successful.
# 14 compiles, 0 failed with no errors.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv was successful.
# 14 compiles, 0 failed with no errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 3 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of Control.sv was successful.
# Compile of ALU.sv failed with 1 errors.
# Compile of ALU.sv was successful.
# Compile of Control.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of ALU.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of RegisterFile_TB.sv was successful.
# Compile of RegisterFile.sv was successful.
# Compile of Testing.sv was successful.
# Compile of Testing_TB.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALU_TB.sv was successful.
# Compile of Memory.sv was successful.
# Compile of Memory_TB.sv was successful.
# Compile of Branch_TB.sv was successful.
# Compile of Branch.sv was successful.
# Compile of PC_TB.sv was successful.
# Compile of PC.sv was successful.
# Compile of Control_TB.sv was successful.
# Compile of Control.sv failed with 2 errors.
# 14 compiles, 1 failed with 2 errors.
# Compile of ALU.sv was successful.
# Compile of Control.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 4 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 2 errors.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful with warnings.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Branch.sv failed with 1 errors.
# Compile of Control.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of Branch.sv failed with 1 errors.
# Compile of Branch.sv was successful with warnings.
# Compile of Branch.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv was successful.
# Compile of Control.sv failed with 1 errors.
# Compile of Control.sv was successful.
