#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027f9c4b8990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027f9c4b8b20 .scope module, "buffer_module_tb" "buffer_module_tb" 3 3;
 .timescale -9 -12;
v0000027f9c4b3dd0_0 .var "address", 3 0;
v0000027f9c4b4050_0 .var "clk", 0 0;
v0000027f9c4b4550_0 .var "data_in", 15 0;
v0000027f9c4b4370_0 .net "data_out", 15 0, L_0000027f9c4b38d0;  1 drivers
v0000027f9c4b3d30_0 .var "oe", 0 0;
v0000027f9c4b44b0_0 .var "write", 0 0;
S_0000027f9c482830 .scope module, "buffer_dut" "buffer_module" 3 12, 4 1 0, S_0000027f9c4b8b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 16 "data_out";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "output_enable";
    .port_info 6 /INPUT 1 "operational_clock";
P_0000027f9c4a6d80 .param/l "ADDRESS_WIDTH" 0 4 3, +C4<00000000000000000000000000000100>;
P_0000027f9c4a6db8 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
P_0000027f9c4a6df0 .param/l "DEPTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0000027f9c4b72c0 .functor AND 1, v0000027f9c4b4050_0, v0000027f9c4b3d30_0, C4<1>, C4<1>;
L_0000027f9c4b73a0 .functor AND 1, L_0000027f9c4b72c0, L_0000027f9c4b4410, C4<1>, C4<1>;
v0000027f9c4a5b20_0 .net *"_ivl_0", 0 0, L_0000027f9c4b72c0;  1 drivers
v0000027f9c4a59e0_0 .net *"_ivl_3", 0 0, L_0000027f9c4b4410;  1 drivers
v0000027f9c4b8cb0_0 .net *"_ivl_4", 0 0, L_0000027f9c4b73a0;  1 drivers
o0000027f9c4bf008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000027f9c4b8d50_0 name=_ivl_6
v0000027f9c4829c0_0 .net "address", 3 0, v0000027f9c4b3dd0_0;  1 drivers
v0000027f9c482a60 .array "buffer", 0 15, 15 0;
v0000027f9c482b00_0 .net "clk", 0 0, v0000027f9c4b4050_0;  1 drivers
v0000027f9c482ba0_0 .net "data_in", 15 0, v0000027f9c4b4550_0;  1 drivers
v0000027f9c482c40_0 .net "data_out", 15 0, L_0000027f9c4b38d0;  alias, 1 drivers
v0000027f9c4b34c0_0 .net "operational_clock", 0 0, v0000027f9c4b4050_0;  alias, 1 drivers
v0000027f9c4b3560_0 .net "output_enable", 0 0, v0000027f9c4b3d30_0;  1 drivers
v0000027f9c4b3600_0 .var "temp_data", 15 0;
v0000027f9c4b36a0_0 .net "write", 0 0, v0000027f9c4b44b0_0;  1 drivers
E_0000027f9c4a7f70 .event posedge, v0000027f9c482b00_0;
L_0000027f9c4b4410 .reduce/nor v0000027f9c4b44b0_0;
L_0000027f9c4b38d0 .functor MUXZ 16, o0000027f9c4bf008, v0000027f9c4b3600_0, L_0000027f9c4b73a0, C4<>;
    .scope S_0000027f9c482830;
T_0 ;
    %wait E_0000027f9c4a7f70;
    %load/vec4 v0000027f9c4b34c0_0;
    %load/vec4 v0000027f9c4b36a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000027f9c482ba0_0;
    %load/vec4 v0000027f9c4829c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f9c482a60, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027f9c482830;
T_1 ;
    %wait E_0000027f9c4a7f70;
    %load/vec4 v0000027f9c4b34c0_0;
    %load/vec4 v0000027f9c4b36a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000027f9c4829c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027f9c482a60, 4;
    %assign/vec4 v0000027f9c4b3600_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027f9c4b8b20;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f9c4b4050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f9c4b3d30_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000027f9c4b8b20;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f9c4b3d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f9c4b4050_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0000027f9c4b4050_0;
    %inv;
    %store/vec4 v0000027f9c4b4050_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000027f9c4b8b20;
T_4 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 123, 0, 16;
    %store/vec4 v0000027f9c4b4550_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027f9c4b3dd0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 234, 0, 16;
    %store/vec4 v0000027f9c4b4550_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027f9c4b3dd0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 345, 0, 16;
    %store/vec4 v0000027f9c4b4550_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027f9c4b3dd0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027f9c4b3dd0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f9c4b44b0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000027f9c4b8b20;
T_5 ;
    %vpi_call/w 3 51 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000011 {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\buffer_module_tb.v";
    ".\buffer_module.v";
