
35. Printing statistics.

=== rr_3x3_28 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_5x5_24 ===

   Number of wires:                 16
   Number of wire bits:             77
   Number of public wires:          16
   Number of public wire bits:      77
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_3                          1
     NR_3_2                          1
     customAdder5_0                  1
     customAdder7_1                  1
     rr_3x3_28                       1

   Area for cell type \NR_2_3 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_3_2 is unknown!
   Area for cell type \customAdder7_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \rr_3x3_28 is unknown!

=== rr_4x4_11 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder6_1 is unknown!

=== rr_6x6_7 ===

   Number of wires:                 16
   Number of wire bits:             92
   Number of public wires:          16
   Number of public wire bits:      92
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_4                          1
     NR_4_2                          1
     customAdder6_0                  1
     customAdder8_1                  1
     rr_4x4_11                       1

   Area for cell type \NR_2_4 is unknown!
   Area for cell type \NR_4_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder8_1 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_4x4_11 is unknown!

=== rr_7x7_6 ===

   Number of wires:                 16
   Number of wire bits:            103
   Number of public wires:          16
   Number of public wire bits:     103
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_6                          1
     NR_6_1                          1
     customAdder13_6                 1
     customAdder6_0                  1
     rr_6x6_7                        1

   Area for cell type \NR_6_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_6 is unknown!
   Area for cell type \customAdder13_6 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_6x6_7 is unknown!

=== rr_9x9_5 ===

   Number of wires:                 16
   Number of wire bits:            137
   Number of public wires:          16
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_7                          1
     NR_7_2                          1
     customAdder16_6                 1
     customAdder9_0                  1
     rr_7x7_6                        1

   Area for cell type \NR_2_7 is unknown!
   Area for cell type \NR_7_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder16_6 is unknown!
   Area for cell type \rr_7x7_6 is unknown!

=== rr_11x11_1 ===

   Number of wires:                 16
   Number of wire bits:            167
   Number of public wires:          16
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_9                          1
     NR_9_2                          1
     customAdder11_0                 1
     customAdder13_1                 1
     rr_9x9_5                        1

   Area for cell type \NR_9_2 is unknown!
   Area for cell type \NR_2_9 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder13_1 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \rr_9x9_5 is unknown!

=== multiplier16bit_15 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_5                         1
     NR_5_11                         1
     customAdder16_0                 1
     customAdder27_10                1
     rr_11x11_1                      1
     rr_5x5_24                       1

   Area for cell type \NR_5_11 is unknown!
   Area for cell type \NR_11_5 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder27_10 is unknown!
   Area for cell type \rr_11x11_1 is unknown!
   Area for cell type \rr_5x5_24 is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder27_10 ===

   Number of wires:                  3
   Number of wire bits:             72
   Number of public wires:           3
   Number of public wire bits:      72
   Number of ports:                  3
   Number of port bits:             72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder27bit      1

   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder27bit ===

   Number of wires:                147
   Number of wire bits:            226
   Number of public wires:         147
   Number of public wire bits:     226
   Number of ports:                  3
   Number of port bits:             82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     BitwisePG                      27
     BlackCell                      19
     GrayCell                       26
     XorGate                        26

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder8_1 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder11_0 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== customAdder13_1 ===

   Number of wires:                  3
   Number of wire bits:             39
   Number of public wires:           3
   Number of public wire bits:      39
   Number of ports:                  3
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder7_1 ===

   Number of wires:                  3
   Number of wire bits:             21
   Number of public wires:           3
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== customAdder16_6 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== customAdder13_6 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_3_2 ===

   Number of wires:                  6
   Number of wire bits:             11
   Number of public wires:           6
   Number of public wire bits:      11
   Number of ports:                  6
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\U_SP_3_2': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_2 ===

   Number of wires:                 14
   Number of wire bits:             21
   Number of public wires:          14
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_3_2                          1
     DT_3_2                          1
     U_SP_3_2                        1

   Area for cell type \BK_3_2 is unknown!
   Area for cell type \DT_3_2 is unknown!
   Area for cell type \U_SP_3_2 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_3_2 ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:          12
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       2
     INVx1_ASAP7_75t_R               4
     OR2x2_ASAP7_75t_R               1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_3_2': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_11_5 ===

   Number of wires:                 17
   Number of wire bits:             71
   Number of public wires:          17
   Number of public wire bits:      71
   Number of ports:                 17
   Number of port bits:             71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     AND2x2_ASAP7_75t_R             55

   Chip area for module '\U_SP_11_5': 4.811400
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_11_5 ===

   Number of wires:                 86
   Number of wire bits:            115
   Number of public wires:          86
   Number of public wire bits:     115
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_11_5                         1
     U_SP_11_5                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_11_5 is unknown!
   Area for cell type \U_SP_11_5 is unknown!

=== DT_3_2 ===

   Number of wires:                  6
   Number of wire bits:             12
   Number of public wires:           6
   Number of public wire bits:      12
   Number of ports:                  6
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_7_2 ===

   Number of wires:                 10
   Number of wire bits:             23
   Number of public wires:          10
   Number of public wire bits:      23
   Number of ports:                 10
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     AND2x2_ASAP7_75t_R             14

   Chip area for module '\U_SP_7_2': 1.224720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_2 ===

   Number of wires:                 30
   Number of wire bits:             45
   Number of public wires:          30
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_6                          1
     DT_7_2                          1
     U_SP_7_2                        1

   Area for cell type \BK_7_6 is unknown!
   Area for cell type \DT_7_2 is unknown!
   Area for cell type \U_SP_7_2 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_7_6 ===

   Number of wires:                 34
   Number of wire bits:             52
   Number of public wires:          34
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       6
     INVx1_ASAP7_75t_R              10
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_7_6': 8.325180
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_9 ===

   Number of wires:                 38
   Number of wire bits:             57
   Number of public wires:          38
   Number of public wire bits:      57
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_9_8                          1
     DT_2_9                          1
     U_SP_2_9                        1

   Area for cell type \BK_9_8 is unknown!
   Area for cell type \DT_2_9 is unknown!
   Area for cell type \U_SP_2_9 is unknown!

=== DT_7_2 ===

   Number of wires:                 10
   Number of wire bits:             28
   Number of public wires:          10
   Number of public wire bits:      28
   Number of ports:                 10
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_9_8 ===

   Number of wires:                 45
   Number of wire bits:             69
   Number of public wires:          45
   Number of public wire bits:      69
   Number of ports:                  3
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               5
     HalfAdder                       8
     INVx1_ASAP7_75t_R              13
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            3
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            3

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_9_8': 10.905840
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_3 ===

   Number of wires:                 14
   Number of wire bits:             21
   Number of public wires:          14
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_3_2                          1
     DT_2_3                          1
     U_SP_2_3                        1

   Area for cell type \BK_3_2 is unknown!
   Area for cell type \DT_2_3 is unknown!
   Area for cell type \U_SP_2_3 is unknown!

=== DT_2_9 ===

   Number of wires:                 12
   Number of wire bits:             36
   Number of public wires:          12
   Number of public wire bits:      36
   Number of ports:                 12
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== NR_1_6 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_1_6': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_2 ===

   Number of wires:                  7
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      14
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\U_SP_4_2': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_2 ===

   Number of wires:                 18
   Number of wire bits:             27
   Number of public wires:          18
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_3                          1
     DT_4_2                          1
     U_SP_4_2                        1

   Area for cell type \BK_4_3 is unknown!
   Area for cell type \DT_4_2 is unknown!
   Area for cell type \U_SP_4_2 is unknown!

=== DT_2_3 ===

   Number of wires:                  6
   Number of wire bits:             12
   Number of public wires:           6
   Number of public wire bits:      12
   Number of ports:                  6
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_4_3 ===

   Number of wires:                 17
   Number of wire bits:             26
   Number of public wires:          17
   Number of public wire bits:      26
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       3
     INVx1_ASAP7_75t_R               4
     NOR2xp33_ASAP7_75t_R            1
     OA21x2_ASAP7_75t_R              2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_3': 3.542940
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_2 ===

   Number of wires:                 38
   Number of wire bits:             57
   Number of public wires:          38
   Number of public wire bits:      57
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_9_8                          1
     DT_9_2                          1
     U_SP_9_2                        1

   Area for cell type \BK_9_8 is unknown!
   Area for cell type \DT_9_2 is unknown!
   Area for cell type \U_SP_9_2 is unknown!

=== DT_4_2 ===

   Number of wires:                  7
   Number of wire bits:             16
   Number of public wires:           7
   Number of public wire bits:      16
   Number of ports:                  7
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_2_3 ===

   Number of wires:                  6
   Number of wire bits:             11
   Number of public wires:           6
   Number of public wire bits:      11
   Number of ports:                  6
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\U_SP_2_3': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_1 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_6_1': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_7 ===

   Number of wires:                 10
   Number of wire bits:             23
   Number of public wires:          10
   Number of public wire bits:      23
   Number of ports:                 10
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     AND2x2_ASAP7_75t_R             14

   Chip area for module '\U_SP_2_7': 1.224720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_7 ===

   Number of wires:                 30
   Number of wire bits:             45
   Number of public wires:          30
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_6                          1
     DT_2_7                          1
     U_SP_2_7                        1

   Area for cell type \BK_7_6 is unknown!
   Area for cell type \DT_2_7 is unknown!
   Area for cell type \U_SP_2_7 is unknown!

=== DT_9_2 ===

   Number of wires:                 12
   Number of wire bits:             36
   Number of public wires:          12
   Number of public wire bits:      36
   Number of ports:                 12
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_2_9 ===

   Number of wires:                 12
   Number of wire bits:             29
   Number of public wires:          12
   Number of public wire bits:      29
   Number of ports:                 12
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     AND2x2_ASAP7_75t_R             18

   Chip area for module '\U_SP_2_9': 1.574640
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_5_11 ===

   Number of wires:                 17
   Number of wire bits:             71
   Number of public wires:          17
   Number of public wire bits:      71
   Number of ports:                 17
   Number of port bits:             71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     AND2x2_ASAP7_75t_R             55

   Chip area for module '\U_SP_5_11': 4.811400
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_11 ===

   Number of wires:                 86
   Number of wire bits:            115
   Number of public wires:          86
   Number of public wire bits:     115
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_5_11                         1
     U_SP_5_11                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_5_11 is unknown!
   Area for cell type \U_SP_5_11 is unknown!

=== DT_2_7 ===

   Number of wires:                 10
   Number of wire bits:             28
   Number of public wires:          10
   Number of public wire bits:      28
   Number of ports:                 10
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== DT_5_11 ===

   Number of wires:                 53
   Number of wire bits:            120
   Number of public wires:          53
   Number of public wire bits:     120
   Number of ports:                 17
   Number of port bits:             84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     FullAdder                      26
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_4 ===

   Number of wires:                  7
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      14
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\U_SP_2_4': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_4 ===

   Number of wires:                 18
   Number of wire bits:             27
   Number of public wires:          18
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_3                          1
     DT_2_4                          1
     U_SP_2_4                        1

   Area for cell type \BK_4_3 is unknown!
   Area for cell type \DT_2_4 is unknown!
   Area for cell type \U_SP_2_4 is unknown!

=== DT_11_5 ===

   Number of wires:                 53
   Number of wire bits:            120
   Number of public wires:          53
   Number of public wire bits:     120
   Number of ports:                 17
   Number of port bits:             84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     FullAdder                      26
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_2_4 ===

   Number of wires:                  7
   Number of wire bits:             16
   Number of public wires:           7
   Number of public wire bits:      16
   Number of ports:                  7
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_9_2 ===

   Number of wires:                 12
   Number of wire bits:             29
   Number of public wires:          12
   Number of public wire bits:      29
   Number of ports:                 12
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     AND2x2_ASAP7_75t_R             18

   Chip area for module '\U_SP_9_2': 1.574640
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_15                1
     NR_11_5                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_11_5                       1
         FullAdder                  26
         HalfAdder                   4
       U_SP_11_5                     1
     NR_5_11                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_5_11                       1
         FullAdder                  26
         HalfAdder                   4
       U_SP_5_11                     1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder27_10                1
       unsignedBrentKungAdder27bit      1
         BitwisePG                  27
         BlackCell                  19
         GrayCell                   26
         XorGate                    26
     rr_11x11_1                      1
       NR_2_2                        1
         BK_2_1                      1
           HalfAdder                 1
         DT_2_2                      1
         U_SP_2_2                    1
       NR_2_9                        1
         BK_9_8                      1
           HalfAdder                 8
         DT_2_9                      1
         U_SP_2_9                    1
       NR_9_2                        1
         BK_9_8                      1
           HalfAdder                 8
         DT_9_2                      1
         U_SP_9_2                    1
       customAdder11_0               1
         unsignedBrentKungAdder11bit      1
           BitwisePG                11
           BlackCell                 5
           GrayCell                 10
           XorGate                  10
       customAdder13_1               1
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       rr_9x9_5                      1
         NR_2_2                      1
           BK_2_1                    1
             HalfAdder               1
           DT_2_2                    1
           U_SP_2_2                  1
         NR_2_7                      1
           BK_7_6                    1
             HalfAdder               6
           DT_2_7                    1
           U_SP_2_7                  1
         NR_7_2                      1
           BK_7_6                    1
             HalfAdder               6
           DT_7_2                    1
           U_SP_7_2                  1
         customAdder16_6             1
           unsignedBrentKungAdder16bit      1
             BitwisePG              16
             BlackCell              11
             GrayCell               15
             XorGate                15
         customAdder9_0              1
           unsignedBrentKungAdder9bit      1
             BitwisePG               9
             BlackCell               4
             GrayCell                8
             XorGate                 8
         rr_7x7_6                    1
           NR_1_1                    1
           NR_1_6                    1
           NR_6_1                    1
           customAdder13_6           1
             unsignedBrentKungAdder13bit      1
               BitwisePG            13
               BlackCell             7
               GrayCell             12
               XorGate              12
           customAdder6_0            1
             unsignedBrentKungAdder6bit      1
               BitwisePG             6
               BlackCell             2
               GrayCell              5
               XorGate               5
           rr_6x6_7                  1
             NR_2_2                  1
               BK_2_1                1
                 HalfAdder           1
               DT_2_2                1
               U_SP_2_2              1
             NR_2_4                  1
               BK_4_3                1
                 HalfAdder           3
               DT_2_4                1
               U_SP_2_4              1
             NR_4_2                  1
               BK_4_3                1
                 HalfAdder           3
               DT_4_2                1
               U_SP_4_2              1
             customAdder6_0          1
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5
             customAdder8_1          1
               unsignedBrentKungAdder8bit      1
                 BitwisePG           8
                 BlackCell           4
                 GrayCell            7
                 XorGate             7
             rr_4x4_11               1
               NR_2_2                4
                 BK_2_1              1
                   HalfAdder         1
                 DT_2_2              1
                 U_SP_2_2            1
               customAdder4_0        1
                 unsignedBrentKungAdder4bit      1
                   BitwisePG         4
                   BlackCell         1
                   GrayCell          3
                   XorGate           3
               customAdder6_1        1
                 unsignedBrentKungAdder6bit      1
                   BitwisePG         6
                   BlackCell         2
                   GrayCell          5
                   XorGate           5
     rr_5x5_24                       1
       NR_2_2                        1
         BK_2_1                      1
           HalfAdder                 1
         DT_2_2                      1
         U_SP_2_2                    1
       NR_2_3                        1
         BK_3_2                      1
           HalfAdder                 2
         DT_2_3                      1
         U_SP_2_3                    1
       NR_3_2                        1
         BK_3_2                      1
           HalfAdder                 2
         DT_3_2                      1
         U_SP_3_2                    1
       customAdder5_0                1
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4
       customAdder7_1                1
         unsignedBrentKungAdder7bit      1
           BitwisePG                 7
           BlackCell                 2
           GrayCell                  6
           XorGate                   6
       rr_3x3_28                     1
         NR_1_1                      1
         NR_1_2                      1
         NR_2_1                      1
         NR_2_2                      1
           BK_2_1                    1
             HalfAdder               1
           DT_2_2                    1
           U_SP_2_2                  1
         customAdder2_0              1
           unsignedBrentKungAdder2bit      1
             BitwisePG               2
             GrayCell                1
             XorGate                 1
         customAdder3_0              1
           unsignedBrentKungAdder3bit      1
             BitwisePG               3
             GrayCell                2
             XorGate                 2

   Number of wires:               5558
   Number of wire bits:           8115
   Number of public wires:        5558
   Number of public wire bits:    8115
   Number of ports:               3306
   Number of port bits:           5290
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1822
     A2O1A1Ixp33_ASAP7_75t_R         2
     A2O1A1O1Ixp25_ASAP7_75t_R       4
     AND2x2_ASAP7_75t_R            334
     AO21x1_ASAP7_75t_R            220
     AOI21xp33_ASAP7_75t_R           8
     FAx1_ASAP7_75t_R               52
     HAxp5_ASAP7_75t_R             284
     INVx1_ASAP7_75t_R             688
     NAND2xp33_ASAP7_75t_R          10
     NOR2xp33_ASAP7_75t_R           24
     O2A1O1Ixp33_ASAP7_75t_R         8
     OA21x2_ASAP7_75t_R              4
     OAI211xp5_ASAP7_75t_R           2
     OAI21xp33_ASAP7_75t_R          10
     OR2x2_ASAP7_75t_R              12
     XNOR2xp5_ASAP7_75t_R           24
     XOR2xp5_ASAP7_75t_R           136

   Chip area for top module '\multiplier16bit_15': 605.157480
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.44e-04   1.77e-04   1.12e-07   3.21e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e-04   1.77e-04   1.12e-07   3.21e-04 100.0%
                          44.8%      55.2%       0.0%
Startpoint: A[9] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.53   33.53 ^ A[9] (in)
  33.65   67.18 ^ M1/M4/M1/M1/M4/M3/S0/_2_/Y (AND2x2_ASAP7_75t_R)
  13.06   80.25 v M1/M4/M1/M1/M4/M3/S2/U0/_2_/CON (HAxp5_ASAP7_75t_R)
  12.34   92.59 ^ M1/M4/M1/M1/M4/M3/S2/U0/_3_/Y (INVx1_ASAP7_75t_R)
  13.78  106.37 v M1/M4/M1/M1/M4/M3/S2/_2_/CON (HAxp5_ASAP7_75t_R)
  12.42  118.78 ^ M1/M4/M1/M1/M4/M3/S2/_2_/SN (HAxp5_ASAP7_75t_R)
  11.09  129.87 v M1/M4/M1/M1/M4/M3/S2/_4_/Y (INVx1_ASAP7_75t_R)
  27.95  157.82 v M1/M4/M1/M1/M4/adder1/adder_module/uut2/_2_/SN (HAxp5_ASAP7_75t_R)
  16.76  174.58 ^ M1/M4/M1/M1/M4/adder1/adder_module/uut2/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.85  197.43 ^ M1/M4/M1/M1/M4/adder1/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.06  222.49 ^ M1/M4/M1/M1/M4/adder1/adder_module/uut10/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  239.40 v M1/M4/M1/M1/M4/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  252.33 ^ M1/M4/M1/M1/M4/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  268.00 v M1/M4/M1/M1/M4/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  290.09 v M1/M4/M1/M1/M4/adder2/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  317.27 v M1/M4/M1/M1/M4/adder2/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.07  342.34 v M1/M4/M1/M1/M4/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.06  364.39 v M1/M4/M1/M1/M4/adder2/adder_module/uut17/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.48  395.87 v M1/M4/M1/M1/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  412.52 ^ M1/M4/M1/M1/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  21.36  433.88 ^ M1/M4/M1/M1/adder2/adder_module/uut9/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.16  460.04 ^ M1/M4/M1/M1/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.89  489.93 ^ M1/M4/M1/M1/adder2/adder_module/uut22/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  14.84  504.77 v M1/M4/M1/adder2/adder_module/uut9/_2_/SN (HAxp5_ASAP7_75t_R)
  16.70  521.46 ^ M1/M4/M1/adder2/adder_module/uut9/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.68  544.14 ^ M1/M4/M1/adder2/adder_module/uut17/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.19  566.33 ^ M1/M4/M1/adder2/adder_module/uut25/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.60  593.93 ^ M1/M4/M1/adder2/adder_module/uut41/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  14.71  608.64 v M1/M4/adder2/adder_module/uut13/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  625.29 ^ M1/M4/adder2/adder_module/uut13/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.68  647.97 ^ M1/M4/adder2/adder_module/uut22/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.19  670.15 ^ M1/M4/adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.56  697.71 ^ M1/M4/adder2/adder_module/uut55/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.96  713.68 v M1/adder2/adder_module/uut7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  726.61 ^ M1/adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  742.28 v M1/adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  764.36 v M1/adder2/adder_module/uut16/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  785.53 v M1/adder2/adder_module/uut20/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.18  814.71 v M1/adder2/adder_module/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.11  840.82 v M1/adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.08  862.90 v M1/adder2/adder_module/uut40/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.27  880.17 ^ adder2/adder_module/uut23/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  895.69 v adder2/adder_module/uut23/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.72  919.41 v adder2/adder_module/uut38/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.41  939.82 v adder2/adder_module/uut45/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.33  959.15 v adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  986.33 v adder2/adder_module/uut50/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38 1013.71 v adder2/adder_module/uut58/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.69 1044.41 ^ adder2/adder_module/uut97/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1044.41 ^ P[31] (out)
        1044.41   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1044.41   data arrival time
---------------------------------------------------------
        8955.59   slack (MET)


