/**
* File: csl_wiz8_sb_refclk100MHz_pci_5Gbps
*
* Version: SnowBushRel_PHY_A_20.6_20150819 - Change VREGH for PCIe config file
*
* Brief:
*  Autogenerated SERDES CONFIG Functions.
*
*  It contains the various enumerations, structure definitions and function
*  declarations
*
*  
*  ============================================================================
*  (C) Copyright 2014, Texas Instruments, Inc.
*
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSL_WIZ8_SB_REFCLK100MHZ_PCI_5GBPS_C
#define CSL_WIZ8_SB_REFCLK100MHZ_PCI_5GBPS_C

#include <stdint.h>
#include <ti/csl/soc.h>
#include <ti/csl/csl.h>

/*for misra warning*/
void csl_wiz8_sb_refclk100MHz_pci_5Gbps(uint32_t base_addr);
void csl_wiz8_sb_refclk100MHz_pci_5Gbps(uint32_t base_addr)
  {
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0000),15, 8, (uint32_t)0x08);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0060), 7, 0, (uint32_t)0x5c);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0060),15, 8, (uint32_t)0x1c);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0060),23,16, (uint32_t)0x04);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0064),15, 8, (uint32_t)0xc7);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0064),23,16, (uint32_t)0x43);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0064),31,24, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x006c), 7, 0, (uint32_t)0x12);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0068),23,16, (uint32_t)0x07);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0078),15, 8, (uint32_t)0xc0);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0200), 7, 0, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0204), 7, 0, (uint32_t)0x80);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0204),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0208), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0208),23,16, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0210), 7, 0, (uint32_t)0x23);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0214), 7, 0, (uint32_t)0x60);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0214),15, 8, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0214),31,24, (uint32_t)0x2e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0218),31,24, (uint32_t)0x7a);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x022c), 7, 0, (uint32_t)0x02);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x022c),23,16, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x02a0),23,16, (uint32_t)0xee);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x02a0),31,24, (uint32_t)0xff);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x02a4), 7, 0, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0204),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0208), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0278),15, 8, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0280), 7, 0, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0280),23,16, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0284), 7, 0, (uint32_t)0x85);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0284),15, 8, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0284),23,16, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0284),31,24, (uint32_t)0x2d);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0250),31,24, (uint32_t)0xd0);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0284), 7, 0, (uint32_t)0x85);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0294),31,24, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0400), 7, 0, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0404), 7, 0, (uint32_t)0x80);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0404),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0408), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0408),23,16, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0410), 7, 0, (uint32_t)0x23);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0414), 7, 0, (uint32_t)0x60);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0414),15, 8, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0414),31,24, (uint32_t)0x2e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0418),31,24, (uint32_t)0x7a);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x042c), 7, 0, (uint32_t)0x02);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x042c),23,16, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x04a0),23,16, (uint32_t)0xee);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x04a0),31,24, (uint32_t)0xff);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x04a4), 7, 0, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0404),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0408), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0478),15, 8, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0480), 7, 0, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0480),23,16, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0484), 7, 0, (uint32_t)0x85);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0484),15, 8, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0484),23,16, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0484),31,24, (uint32_t)0x2d);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0450),31,24, (uint32_t)0xd0);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0494),31,24, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0604), 7, 0, (uint32_t)0x80);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0600), 7, 0, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0604),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0608), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0608),23,16, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0610), 7, 0, (uint32_t)0x23);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0614), 7, 0, (uint32_t)0x60);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0614),15, 8, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0614),31,24, (uint32_t)0x2e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0618),31,24, (uint32_t)0x7a);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x062c), 7, 0, (uint32_t)0x02);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x062c),23,16, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x06a0),23,16, (uint32_t)0xee);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x06a0),31,24, (uint32_t)0xff);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x06a4), 7, 0, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0604),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0608), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0678),15, 8, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0680), 7, 0, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0680),23,16, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0684), 7, 0, (uint32_t)0x85);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0684),15, 8, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0684),23,16, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0684),31,24, (uint32_t)0x2d);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0650),31,24, (uint32_t)0xd0);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0694),31,24, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0800), 7, 0, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0804), 7, 0, (uint32_t)0x80);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0804),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0808), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0810), 7, 0, (uint32_t)0x23);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0814), 7, 0, (uint32_t)0x60);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0814),15, 8, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0814),31,24, (uint32_t)0x2e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0818),31,24, (uint32_t)0x7a);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x082c), 7, 0, (uint32_t)0x02);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x082c),23,16, (uint32_t)0x30);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x08a0),23,16, (uint32_t)0xee);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x08a0),31,24, (uint32_t)0xff);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x08a4), 7, 0, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0804),31,24, (uint32_t)0x5e);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0808), 7, 0, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0808),23,16, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0878),15, 8, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0880), 7, 0, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0880),23,16, (uint32_t)0x28);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0884), 7, 0, (uint32_t)0x85);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0884),15, 8, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0884),23,16, (uint32_t)0x0f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0884),31,24, (uint32_t)0x2d);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0850),31,24, (uint32_t)0xd0);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0894),31,24, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a00),15, 8, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a08), 7, 0, (uint32_t)0x08);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a08),15, 8, (uint32_t)0x2c);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a08),23,16, (uint32_t)0xe1);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a0c), 7, 0, (uint32_t)0x81);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a18),23,16, (uint32_t)0xe8);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a30),15, 8, (uint32_t)0x2f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a30),23,16, (uint32_t)0x2f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a4c),23,16, (uint32_t)0x82);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a4c),31,24, (uint32_t)0xac);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a54),31,24, (uint32_t)0xc0);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a58), 7, 0, (uint32_t)0x41);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a58),15, 8, (uint32_t)0x14);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a84), 7, 0, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a84),15, 8, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a8c),23,16, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a8c),31,24, (uint32_t)0x81);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a90), 7, 0, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a90),15, 8, (uint32_t)0x60);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a94),31,24, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0aa0),31,24, (uint32_t)0x81);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0aa4), 7, 0, (uint32_t)0x35);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0aa4),15, 8, (uint32_t)0xa8);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0abc),31,24, (uint32_t)0xff);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0ac0), 7, 0, (uint32_t)0x8b);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a44),15, 8, (uint32_t)0x3d);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a44),23,16, (uint32_t)0x73);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a44),31,24, (uint32_t)0x5f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a48),15, 8, (uint32_t)0xca);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a48),23,16, (uint32_t)0xfd);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a5c),23,16, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a5c),31,24, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a60), 7, 0, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a60),15, 8, (uint32_t)0x80);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a60),23,16, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a60),31,24, (uint32_t)0x00);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a64), 7, 0, (uint32_t)0x20);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a64),15, 8, (uint32_t)0x12);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a64),23,16, (uint32_t)0x58);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a64),31,24, (uint32_t)0x0c);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a68), 7, 0, (uint32_t)0x02);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a68),15, 8, (uint32_t)0x06);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a68),23,16, (uint32_t)0x3b);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a68),31,24, (uint32_t)0xe1);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a6c), 7, 0, (uint32_t)0xc1);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a6c),15, 8, (uint32_t)0x4c);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a6c),23,16, (uint32_t)0x07);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a6c),31,24, (uint32_t)0xb8);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a70), 7, 0, (uint32_t)0x89);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a70),15, 8, (uint32_t)0xe9);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a70),23,16, (uint32_t)0x02);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a70),31,24, (uint32_t)0x3f);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a74), 7, 0, (uint32_t)0x01);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0b14),23,16, (uint32_t)0x37);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0b10),31,24, (uint32_t)0x37);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0b14), 7, 0, (uint32_t)0x5d);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0000), 7, 0, (uint32_t)0x03);
  CSL_FINSR(*(volatile uint32_t *)(base_addr + 0x0a00), 7, 0, (uint32_t)0x9f);
  }
#endif
