// Circuit
digraph {
	0 [label=0]
	1 [label=1]
	"ln_final||0" [label=ln_final]
	"a2||0" [label=a2]
	"f1||0" [label=f1]
	"emb||0" [label=emb]
	"a4||0" [label=a4]
	"a0||1" [label=a0]
	"a5||0" [label=a5]
	"f0||0" [label=f0]
	"emb||1" [label=emb]
	"f2||0" [label=f2]
	"a1.resid||0" [label="a1.resid"]
	"f3||0" [label=f3]
	final [label=final]
	"a3||0" [label=a3]
	"a1.head||1" [label="a1.head"]
	"a1.head||0" [label="a1.head"]
	"f5||0" [label=f5]
	"f4||0" [label=f4]
	"a0||0" [label=a0]
	"f0||1" [label=f0]
	"a1||0" [label=a1]
	"a1.resid||0" -> "f0||0"
	"f1||0" -> "a1||0"
	"a1||0" -> "a1.head||0"
	"a4||0" -> "f3||0"
	"a1.head||1" -> "f0||1"
	"a3||0" -> "f2||0"
	"a0||0" -> "emb||0"
	"f2||0" -> "a2||0"
	"ln_final||0" -> "f5||0"
	"f0||1" -> "a0||1"
	"a0||1" -> "emb||1"
	"a2||0" -> "f1||0"
	"a1.head||0" -> "a1.head||1"
	final -> "ln_final||0"
	"emb||0" -> 0
	"f4||0" -> "a4||0"
	"a1||0" -> "a1.resid||0"
	"f0||0" -> "a0||0"
	"a5||0" -> "f4||0"
	"f5||0" -> "a5||0"
	"f3||0" -> "a3||0"
	"emb||1" -> 1
}
