-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Tue Aug 28 10:32:10 2018
-- Host        : DESKTOP-7JLTO9Q running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_image_core_0_1_stub.vhdl
-- Design      : design_1_image_core_0_1
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7vx690tffg1761-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    src_axi_TVALID : in STD_LOGIC;
    src_axi_TREADY : out STD_LOGIC;
    src_axi_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    src_axi_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_axi_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_axi_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_axi_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_axi_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_axi_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TVALID : out STD_LOGIC;
    dst_axi_TREADY : in STD_LOGIC;
    dst_axi_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dst_axi_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "src_axi_TVALID,src_axi_TREADY,src_axi_TDATA[7:0],src_axi_TKEEP[0:0],src_axi_TSTRB[0:0],src_axi_TUSER[0:0],src_axi_TLAST[0:0],src_axi_TID[0:0],src_axi_TDEST[0:0],dst_axi_TVALID,dst_axi_TREADY,dst_axi_TDATA[7:0],dst_axi_TKEEP[0:0],dst_axi_TSTRB[0:0],dst_axi_TUSER[0:0],dst_axi_TLAST[0:0],dst_axi_TID[0:0],dst_axi_TDEST[0:0],ap_clk,ap_rst_n,ap_start,ap_done,ap_ready,ap_idle";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "image_core,Vivado 2018.2";
begin
end;
