// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/16/2020 12:28:11"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	CLOCK_50,
	SW,
	KEY,
	FPGA_RESET_N,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
input 	FPGA_RESET_N;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \FPGA_RESET_N~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \processador|FD|somaUm|Add0~1_sumout ;
wire \processador|FD|somaUm|Add0~2 ;
wire \processador|FD|somaUm|Add0~5_sumout ;
wire \processador|FD|somaUm|Add0~6 ;
wire \processador|FD|somaUm|Add0~9_sumout ;
wire \processador|FD|somaUm|Add0~10 ;
wire \processador|FD|somaUm|Add0~13_sumout ;
wire \processador|FD|ROM|memROM~3_combout ;
wire \processador|FD|somaUm|Add0~14 ;
wire \processador|FD|somaUm|Add0~33_sumout ;
wire \processador|FD|somaUm|Add0~34 ;
wire \processador|FD|somaUm|Add0~29_sumout ;
wire \processador|FD|somaUm|Add0~30 ;
wire \processador|FD|somaUm|Add0~25_sumout ;
wire \processador|FD|somaUm|Add0~26 ;
wire \processador|FD|somaUm|Add0~21_sumout ;
wire \processador|FD|somaUm|Add0~22 ;
wire \processador|FD|somaUm|Add0~17_sumout ;
wire \processador|FD|ROM|memROM~1_combout ;
wire \processador|FD|ROM|memROM~4_combout ;
wire \processador|FD|ROM|memROM~5_combout ;
wire \processador|FD|ROM|memROM~6_combout ;
wire \SW[3]~input_o ;
wire \processador|FD|ROM|memROM~0_combout ;
wire \processador|FD|ROM|memROM~2_combout ;
wire \processador|FD|ula|Add0~37_combout ;
wire \processador|UC|Mux4~0_combout ;
wire \SW[2]~input_o ;
wire \processador|UC|Mux9~0_combout ;
wire \processador|FD|banco_registradores|registrador~77_combout ;
wire \processador|FD|banco_registradores|registrador~13_q ;
wire \SW[0]~input_o ;
wire \processador|FD|ula|Add0~34_cout ;
wire \processador|FD|ula|Add0~1_sumout ;
wire \processador|FD|banco_registradores|registrador~76_combout ;
wire \processador|FD|banco_registradores|registrador~12DUPLICATE_q ;
wire \processador|FD|ula|Add0~2 ;
wire \processador|FD|ula|Add0~9_sumout ;
wire \SW[1]~input_o ;
wire \processador|FD|banco_registradores|registrador~79_combout ;
wire \processador|FD|banco_registradores|registrador~13DUPLICATE_q ;
wire \processador|FD|ula|Add0~36_combout ;
wire \processador|FD|ula|Add0~10 ;
wire \processador|FD|ula|Add0~5_sumout ;
wire \processador|FD|banco_registradores|registrador~78_combout ;
wire \processador|FD|banco_registradores|registrador~14_q ;
wire \processador|FD|ula|Add0~6 ;
wire \processador|FD|ula|Add0~13_sumout ;
wire \processador|FD|banco_registradores|registrador~80_combout ;
wire \processador|FD|banco_registradores|registrador~15_q ;
wire \processador|FD|banco_registradores|registrador~14DUPLICATE_q ;
wire \processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0_combout ;
wire \processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1_combout ;
wire \processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2_combout ;
wire \processador|FD|banco_registradores|registrador~12_q ;
wire \processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3_combout ;
wire \processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4_combout ;
wire \processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5_combout ;
wire \processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6_combout ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \processador|FD|banco_registradores|registrador~17_q ;
wire \SW[4]~input_o ;
wire \processador|FD|ula|Add0~14 ;
wire \processador|FD|ula|Add0~25_sumout ;
wire \processador|FD|banco_registradores|registrador~83_combout ;
wire \processador|FD|banco_registradores|registrador~16_q ;
wire \processador|FD|ula|Add0~26 ;
wire \processador|FD|ula|Add0~17_sumout ;
wire \processador|FD|banco_registradores|registrador~81_combout ;
wire \processador|FD|banco_registradores|registrador~17DUPLICATE_q ;
wire \processador|FD|ula|Add0~38_combout ;
wire \processador|FD|ula|Add0~18 ;
wire \processador|FD|ula|Add0~29_sumout ;
wire \processador|FD|banco_registradores|registrador~84_combout ;
wire \processador|FD|banco_registradores|registrador~18_q ;
wire \processador|FD|ula|Add0~30 ;
wire \processador|FD|ula|Add0~21_sumout ;
wire \processador|FD|banco_registradores|registrador~82_combout ;
wire \processador|FD|banco_registradores|registrador~19_q ;
wire \processador|FD|banco_registradores|registrador~16DUPLICATE_q ;
wire \processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0_combout ;
wire \processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1_combout ;
wire \processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2_combout ;
wire \processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3_combout ;
wire \processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4_combout ;
wire \processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5_combout ;
wire \processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6_combout ;
wire [8:0] \processador|FD|PC|DOUT ;


// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6_combout ),
	.oe(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N30
cyclonev_lcell_comb \processador|FD|somaUm|Add0~1 (
// Equation(s):
// \processador|FD|somaUm|Add0~1_sumout  = SUM(( \processador|FD|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \processador|FD|somaUm|Add0~2  = CARRY(( \processador|FD|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~1_sumout ),
	.cout(\processador|FD|somaUm|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~1 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \processador|FD|somaUm|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N32
dffeas \processador|FD|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[0] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N33
cyclonev_lcell_comb \processador|FD|somaUm|Add0~5 (
// Equation(s):
// \processador|FD|somaUm|Add0~5_sumout  = SUM(( \processador|FD|PC|DOUT [1] ) + ( GND ) + ( \processador|FD|somaUm|Add0~2  ))
// \processador|FD|somaUm|Add0~6  = CARRY(( \processador|FD|PC|DOUT [1] ) + ( GND ) + ( \processador|FD|somaUm|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~5_sumout ),
	.cout(\processador|FD|somaUm|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~5 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N35
dffeas \processador|FD|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[1] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N36
cyclonev_lcell_comb \processador|FD|somaUm|Add0~9 (
// Equation(s):
// \processador|FD|somaUm|Add0~9_sumout  = SUM(( \processador|FD|PC|DOUT [2] ) + ( GND ) + ( \processador|FD|somaUm|Add0~6  ))
// \processador|FD|somaUm|Add0~10  = CARRY(( \processador|FD|PC|DOUT [2] ) + ( GND ) + ( \processador|FD|somaUm|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~9_sumout ),
	.cout(\processador|FD|somaUm|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~9 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N38
dffeas \processador|FD|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[2] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N39
cyclonev_lcell_comb \processador|FD|somaUm|Add0~13 (
// Equation(s):
// \processador|FD|somaUm|Add0~13_sumout  = SUM(( \processador|FD|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|somaUm|Add0~10  ))
// \processador|FD|somaUm|Add0~14  = CARRY(( \processador|FD|PC|DOUT [3] ) + ( GND ) + ( \processador|FD|somaUm|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~13_sumout ),
	.cout(\processador|FD|somaUm|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~13 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N41
dffeas \processador|FD|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[3] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N12
cyclonev_lcell_comb \processador|FD|ROM|memROM~3 (
// Equation(s):
// \processador|FD|ROM|memROM~3_combout  = ( \processador|FD|PC|DOUT [0] & ( (!\processador|FD|PC|DOUT [1] & ((\processador|FD|PC|DOUT [2]))) # (\processador|FD|PC|DOUT [1] & (\processador|FD|PC|DOUT [3])) ) ) # ( !\processador|FD|PC|DOUT [0] & ( 
// (\processador|FD|PC|DOUT [2] & ((!\processador|FD|PC|DOUT [1]) # (\processador|FD|PC|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|PC|DOUT [3]),
	.datac(!\processador|FD|PC|DOUT [1]),
	.datad(!\processador|FD|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\processador|FD|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ROM|memROM~3 .extended_lut = "off";
defparam \processador|FD|ROM|memROM~3 .lut_mask = 64'h00F300F303F303F3;
defparam \processador|FD|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N42
cyclonev_lcell_comb \processador|FD|somaUm|Add0~33 (
// Equation(s):
// \processador|FD|somaUm|Add0~33_sumout  = SUM(( \processador|FD|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|somaUm|Add0~14  ))
// \processador|FD|somaUm|Add0~34  = CARRY(( \processador|FD|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|somaUm|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~33_sumout ),
	.cout(\processador|FD|somaUm|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~33 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N44
dffeas \processador|FD|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[4] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N45
cyclonev_lcell_comb \processador|FD|somaUm|Add0~29 (
// Equation(s):
// \processador|FD|somaUm|Add0~29_sumout  = SUM(( \processador|FD|PC|DOUT [5] ) + ( GND ) + ( \processador|FD|somaUm|Add0~34  ))
// \processador|FD|somaUm|Add0~30  = CARRY(( \processador|FD|PC|DOUT [5] ) + ( GND ) + ( \processador|FD|somaUm|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~29_sumout ),
	.cout(\processador|FD|somaUm|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~29 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N47
dffeas \processador|FD|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[5] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N48
cyclonev_lcell_comb \processador|FD|somaUm|Add0~25 (
// Equation(s):
// \processador|FD|somaUm|Add0~25_sumout  = SUM(( \processador|FD|PC|DOUT [6] ) + ( GND ) + ( \processador|FD|somaUm|Add0~30  ))
// \processador|FD|somaUm|Add0~26  = CARRY(( \processador|FD|PC|DOUT [6] ) + ( GND ) + ( \processador|FD|somaUm|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~25_sumout ),
	.cout(\processador|FD|somaUm|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~25 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N50
dffeas \processador|FD|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[6] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N51
cyclonev_lcell_comb \processador|FD|somaUm|Add0~21 (
// Equation(s):
// \processador|FD|somaUm|Add0~21_sumout  = SUM(( \processador|FD|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|somaUm|Add0~26  ))
// \processador|FD|somaUm|Add0~22  = CARRY(( \processador|FD|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|somaUm|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~21_sumout ),
	.cout(\processador|FD|somaUm|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~21 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N53
dffeas \processador|FD|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[7] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N54
cyclonev_lcell_comb \processador|FD|somaUm|Add0~17 (
// Equation(s):
// \processador|FD|somaUm|Add0~17_sumout  = SUM(( \processador|FD|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|somaUm|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|somaUm|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|somaUm|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|somaUm|Add0~17 .extended_lut = "off";
defparam \processador|FD|somaUm|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|somaUm|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \processador|FD|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|somaUm|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|PC|DOUT[8] .is_wysiwyg = "true";
defparam \processador|FD|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N6
cyclonev_lcell_comb \processador|FD|ROM|memROM~1 (
// Equation(s):
// \processador|FD|ROM|memROM~1_combout  = ( !\processador|FD|PC|DOUT [5] & ( !\processador|FD|PC|DOUT [6] & ( (!\processador|FD|PC|DOUT [8] & (!\processador|FD|PC|DOUT [4] & !\processador|FD|PC|DOUT [7])) ) ) )

	.dataa(!\processador|FD|PC|DOUT [8]),
	.datab(!\processador|FD|PC|DOUT [4]),
	.datac(!\processador|FD|PC|DOUT [7]),
	.datad(gnd),
	.datae(!\processador|FD|PC|DOUT [5]),
	.dataf(!\processador|FD|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ROM|memROM~1 .extended_lut = "off";
defparam \processador|FD|ROM|memROM~1 .lut_mask = 64'h8080000000000000;
defparam \processador|FD|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N36
cyclonev_lcell_comb \processador|FD|ROM|memROM~4 (
// Equation(s):
// \processador|FD|ROM|memROM~4_combout  = ( !\processador|FD|ROM|memROM~3_combout  & ( \processador|FD|ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|ROM|memROM~3_combout ),
	.dataf(!\processador|FD|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ROM|memROM~4 .extended_lut = "off";
defparam \processador|FD|ROM|memROM~4 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N15
cyclonev_lcell_comb \processador|FD|ROM|memROM~5 (
// Equation(s):
// \processador|FD|ROM|memROM~5_combout  = ( !\processador|FD|PC|DOUT [0] & ( (!\processador|FD|PC|DOUT [1] & (!\processador|FD|PC|DOUT [3] & \processador|FD|PC|DOUT [2])) ) )

	.dataa(!\processador|FD|PC|DOUT [1]),
	.datab(!\processador|FD|PC|DOUT [3]),
	.datac(gnd),
	.datad(!\processador|FD|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\processador|FD|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ROM|memROM~5 .extended_lut = "off";
defparam \processador|FD|ROM|memROM~5 .lut_mask = 64'h0088008800000000;
defparam \processador|FD|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N30
cyclonev_lcell_comb \processador|FD|ROM|memROM~6 (
// Equation(s):
// \processador|FD|ROM|memROM~6_combout  = (\processador|FD|ROM|memROM~1_combout  & \processador|FD|ROM|memROM~5_combout )

	.dataa(!\processador|FD|ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ROM|memROM~6 .extended_lut = "off";
defparam \processador|FD|ROM|memROM~6 .lut_mask = 64'h0055005500550055;
defparam \processador|FD|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N0
cyclonev_lcell_comb \processador|FD|ROM|memROM~0 (
// Equation(s):
// \processador|FD|ROM|memROM~0_combout  = ( \processador|FD|PC|DOUT [2] & ( \processador|FD|PC|DOUT [0] & ( \processador|FD|PC|DOUT [3] ) ) ) # ( !\processador|FD|PC|DOUT [2] & ( \processador|FD|PC|DOUT [0] & ( (\processador|FD|PC|DOUT [3] & 
// \processador|FD|PC|DOUT [1]) ) ) ) # ( \processador|FD|PC|DOUT [2] & ( !\processador|FD|PC|DOUT [0] & ( (!\processador|FD|PC|DOUT [1]) # (\processador|FD|PC|DOUT [3]) ) ) ) # ( !\processador|FD|PC|DOUT [2] & ( !\processador|FD|PC|DOUT [0] & ( 
// (!\processador|FD|PC|DOUT [3] & !\processador|FD|PC|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|PC|DOUT [3]),
	.datac(!\processador|FD|PC|DOUT [1]),
	.datad(gnd),
	.datae(!\processador|FD|PC|DOUT [2]),
	.dataf(!\processador|FD|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ROM|memROM~0 .extended_lut = "off";
defparam \processador|FD|ROM|memROM~0 .lut_mask = 64'hC0C0F3F303033333;
defparam \processador|FD|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N33
cyclonev_lcell_comb \processador|FD|ROM|memROM~2 (
// Equation(s):
// \processador|FD|ROM|memROM~2_combout  = ( !\processador|FD|ROM|memROM~0_combout  & ( \processador|FD|ROM|memROM~1_combout  ) )

	.dataa(!\processador|FD|ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ROM|memROM~2 .extended_lut = "off";
defparam \processador|FD|ROM|memROM~2 .lut_mask = 64'h5555555500000000;
defparam \processador|FD|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N27
cyclonev_lcell_comb \processador|FD|ula|Add0~37 (
// Equation(s):
// \processador|FD|ula|Add0~37_combout  = ( \processador|FD|ROM|memROM~0_combout  & ( \processador|FD|banco_registradores|registrador~15_q  ) ) # ( !\processador|FD|ROM|memROM~0_combout  & ( !\processador|FD|banco_registradores|registrador~15_q  $ 
// (((!\processador|FD|ROM|memROM~1_combout ) # ((!\processador|FD|ROM|memROM~3_combout  & !\processador|FD|ROM|memROM~5_combout )))) ) )

	.dataa(!\processador|FD|ROM|memROM~1_combout ),
	.datab(!\processador|FD|ROM|memROM~3_combout ),
	.datac(!\processador|FD|banco_registradores|registrador~15_q ),
	.datad(!\processador|FD|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ula|Add0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~37 .extended_lut = "off";
defparam \processador|FD|ula|Add0~37 .lut_mask = 64'h1E5A1E5A0F0F0F0F;
defparam \processador|FD|ula|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N48
cyclonev_lcell_comb \processador|UC|Mux4~0 (
// Equation(s):
// \processador|UC|Mux4~0_combout  = ( \processador|FD|ROM|memROM~1_combout  & ( (\processador|FD|ROM|memROM~3_combout  & (!\processador|FD|ROM|memROM~0_combout  & \processador|FD|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ROM|memROM~3_combout ),
	.datac(!\processador|FD|ROM|memROM~0_combout ),
	.datad(!\processador|FD|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Mux4~0 .extended_lut = "off";
defparam \processador|UC|Mux4~0 .lut_mask = 64'h0000000000300030;
defparam \processador|UC|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N24
cyclonev_lcell_comb \processador|UC|Mux9~0 (
// Equation(s):
// \processador|UC|Mux9~0_combout  = ( \processador|FD|ROM|memROM~1_combout  & ( !\processador|FD|ROM|memROM~3_combout  $ (\processador|FD|ROM|memROM~5_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ROM|memROM~3_combout ),
	.datac(gnd),
	.datad(!\processador|FD|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Mux9~0 .extended_lut = "off";
defparam \processador|UC|Mux9~0 .lut_mask = 64'h00000000CC33CC33;
defparam \processador|UC|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N12
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~77 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~77_combout  = ( \processador|FD|ROM|memROM~5_combout  & ( \processador|FD|ROM|memROM~1_combout  & ( (\processador|FD|ROM|memROM~3_combout  & \processador|FD|ROM|memROM~0_combout ) ) ) ) # ( 
// !\processador|FD|ROM|memROM~5_combout  & ( \processador|FD|ROM|memROM~1_combout  & ( (!\processador|FD|ROM|memROM~3_combout ) # (!\processador|FD|ROM|memROM~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|ROM|memROM~3_combout ),
	.datac(!\processador|FD|ROM|memROM~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ROM|memROM~5_combout ),
	.dataf(!\processador|FD|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~77 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~77 .lut_mask = 64'h00000000FCFC0303;
defparam \processador|FD|banco_registradores|registrador~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N14
dffeas \processador|FD|banco_registradores|registrador~13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~13 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~13 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N30
cyclonev_lcell_comb \processador|FD|ula|Add0~34 (
// Equation(s):
// \processador|FD|ula|Add0~34_cout  = CARRY(( ((\processador|FD|ROM|memROM~2_combout  & !\processador|UC|Mux9~0_combout )) # (\processador|UC|Mux4~0_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(!\processador|UC|Mux4~0_combout ),
	.datab(!\processador|FD|ROM|memROM~2_combout ),
	.datac(!\processador|UC|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processador|FD|ula|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~34 .extended_lut = "off";
defparam \processador|FD|ula|Add0~34 .lut_mask = 64'h0000000000007575;
defparam \processador|FD|ula|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N33
cyclonev_lcell_comb \processador|FD|ula|Add0~1 (
// Equation(s):
// \processador|FD|ula|Add0~1_sumout  = SUM(( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  ) + ( !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout 
// ) # (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~34_cout  ))
// \processador|FD|ula|Add0~2  = CARRY(( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  ) + ( !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~34_cout  ))

	.dataa(!\processador|UC|Mux4~0_combout ),
	.datab(!\processador|FD|ROM|memROM~2_combout ),
	.datac(!\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Mux9~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~1_sumout ),
	.cout(\processador|FD|ula|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~1 .extended_lut = "off";
defparam \processador|FD|ula|Add0~1 .lut_mask = 64'h000087A500000F0F;
defparam \processador|FD|ula|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N3
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~76 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~76_combout  = ( \processador|FD|ula|Add0~1_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout ) # ((\SW[0]~input_o  & !\processador|FD|ROM|memROM~2_combout )))) # 
// (\processador|FD|ROM|memROM~4_combout  & (((!\processador|FD|ROM|memROM~2_combout )) # (\processador|FD|ROM|memROM~6_combout ))) ) ) # ( !\processador|FD|ula|Add0~1_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & 
// (\processador|FD|ROM|memROM~6_combout  & (\SW[0]~input_o  & !\processador|FD|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ula|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~76 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~76 .lut_mask = 64'h02000200DF99DF99;
defparam \processador|FD|banco_registradores|registrador~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N4
dffeas \processador|FD|banco_registradores|registrador~12DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~12DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~12DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N36
cyclonev_lcell_comb \processador|FD|ula|Add0~9 (
// Equation(s):
// \processador|FD|ula|Add0~9_sumout  = SUM(( \processador|FD|ula|Add0~36_combout  ) + ( \processador|FD|banco_registradores|registrador~13_q  ) + ( \processador|FD|ula|Add0~2  ))
// \processador|FD|ula|Add0~10  = CARRY(( \processador|FD|ula|Add0~36_combout  ) + ( \processador|FD|banco_registradores|registrador~13_q  ) + ( \processador|FD|ula|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ula|Add0~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~13_q ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~9_sumout ),
	.cout(\processador|FD|ula|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~9 .extended_lut = "off";
defparam \processador|FD|ula|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \processador|FD|ula|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N12
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~79 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~79_combout  = ( \SW[1]~input_o  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout  & ((\processador|FD|ula|Add0~9_sumout ))) # (\processador|FD|ROM|memROM~6_combout  & 
// (!\processador|FD|ROM|memROM~2_combout )))) # (\processador|FD|ROM|memROM~4_combout  & (\processador|FD|ula|Add0~9_sumout  & ((!\processador|FD|ROM|memROM~2_combout ) # (\processador|FD|ROM|memROM~6_combout )))) ) ) # ( !\SW[1]~input_o  & ( 
// (\processador|FD|ula|Add0~9_sumout  & ((!\processador|FD|ROM|memROM~4_combout  & (!\processador|FD|ROM|memROM~6_combout )) # (\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # (\processador|FD|ROM|memROM~6_combout ))))) ) 
// )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\processador|FD|ROM|memROM~2_combout ),
	.datad(!\processador|FD|ula|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~79 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~79 .lut_mask = 64'h00D900D920F920F9;
defparam \processador|FD|banco_registradores|registrador~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N13
dffeas \processador|FD|banco_registradores|registrador~13DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~13DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~13DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N3
cyclonev_lcell_comb \processador|FD|ula|Add0~36 (
// Equation(s):
// \processador|FD|ula|Add0~36_combout  = ( \processador|FD|ROM|memROM~5_combout  & ( \processador|FD|ROM|memROM~1_combout  & ( !\processador|FD|ROM|memROM~0_combout  $ (\processador|FD|banco_registradores|registrador~13DUPLICATE_q ) ) ) ) # ( 
// !\processador|FD|ROM|memROM~5_combout  & ( \processador|FD|ROM|memROM~1_combout  & ( !\processador|FD|banco_registradores|registrador~13DUPLICATE_q  $ (((!\processador|FD|ROM|memROM~3_combout ) # (\processador|FD|ROM|memROM~0_combout ))) ) ) ) # ( 
// \processador|FD|ROM|memROM~5_combout  & ( !\processador|FD|ROM|memROM~1_combout  & ( \processador|FD|banco_registradores|registrador~13DUPLICATE_q  ) ) ) # ( !\processador|FD|ROM|memROM~5_combout  & ( !\processador|FD|ROM|memROM~1_combout  & ( 
// \processador|FD|banco_registradores|registrador~13DUPLICATE_q  ) ) )

	.dataa(!\processador|FD|ROM|memROM~0_combout ),
	.datab(!\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.datac(!\processador|FD|ROM|memROM~3_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ROM|memROM~5_combout ),
	.dataf(!\processador|FD|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ula|Add0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~36 .extended_lut = "off";
defparam \processador|FD|ula|Add0~36 .lut_mask = 64'h3333333339399999;
defparam \processador|FD|ula|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N39
cyclonev_lcell_comb \processador|FD|ula|Add0~5 (
// Equation(s):
// \processador|FD|ula|Add0~5_sumout  = SUM(( \processador|FD|banco_registradores|registrador~14_q  ) + ( !\processador|FD|banco_registradores|registrador~14_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~10  ))
// \processador|FD|ula|Add0~6  = CARRY(( \processador|FD|banco_registradores|registrador~14_q  ) + ( !\processador|FD|banco_registradores|registrador~14_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~10  ))

	.dataa(!\processador|UC|Mux4~0_combout ),
	.datab(!\processador|FD|ROM|memROM~2_combout ),
	.datac(!\processador|FD|banco_registradores|registrador~14_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Mux9~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~5_sumout ),
	.cout(\processador|FD|ula|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~5 .extended_lut = "off";
defparam \processador|FD|ula|Add0~5 .lut_mask = 64'h000087A500000F0F;
defparam \processador|FD|ula|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N6
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~78 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~78_combout  = ( \processador|FD|ula|Add0~5_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout ) # ((\SW[2]~input_o  & !\processador|FD|ROM|memROM~2_combout )))) # 
// (\processador|FD|ROM|memROM~4_combout  & (((!\processador|FD|ROM|memROM~2_combout )) # (\processador|FD|ROM|memROM~6_combout ))) ) ) # ( !\processador|FD|ula|Add0~5_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & 
// (\processador|FD|ROM|memROM~6_combout  & (\SW[2]~input_o  & !\processador|FD|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\processador|FD|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ula|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~78 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~78 .lut_mask = 64'h02000200DF99DF99;
defparam \processador|FD|banco_registradores|registrador~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N8
dffeas \processador|FD|banco_registradores|registrador~14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~14 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N42
cyclonev_lcell_comb \processador|FD|ula|Add0~13 (
// Equation(s):
// \processador|FD|ula|Add0~13_sumout  = SUM(( \processador|FD|ula|Add0~37_combout  ) + ( \processador|FD|banco_registradores|registrador~15_q  ) + ( \processador|FD|ula|Add0~6  ))
// \processador|FD|ula|Add0~14  = CARRY(( \processador|FD|ula|Add0~37_combout  ) + ( \processador|FD|banco_registradores|registrador~15_q  ) + ( \processador|FD|ula|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ula|Add0~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~15_q ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~13_sumout ),
	.cout(\processador|FD|ula|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~13 .extended_lut = "off";
defparam \processador|FD|ula|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \processador|FD|ula|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N15
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~80 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~80_combout  = ( \processador|FD|ula|Add0~13_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout ) # ((\SW[3]~input_o  & !\processador|FD|ROM|memROM~2_combout )))) # 
// (\processador|FD|ROM|memROM~4_combout  & (((!\processador|FD|ROM|memROM~2_combout )) # (\processador|FD|ROM|memROM~6_combout ))) ) ) # ( !\processador|FD|ula|Add0~13_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & 
// (\processador|FD|ROM|memROM~6_combout  & (\SW[3]~input_o  & !\processador|FD|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\processador|FD|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ula|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~80 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~80 .lut_mask = 64'h02000200DF99DF99;
defparam \processador|FD|banco_registradores|registrador~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N16
dffeas \processador|FD|banco_registradores|registrador~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~15 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N7
dffeas \processador|FD|banco_registradores|registrador~14DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~14DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~14DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~14DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N0
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0_combout  = ( \processador|FD|banco_registradores|registrador~13DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( 
// (\processador|FD|banco_registradores|registrador~15_q  & !\processador|FD|banco_registradores|registrador~14DUPLICATE_q ) ) ) ) # ( !\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & ( 
// \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~15_q  $ (\processador|FD|banco_registradores|registrador~14DUPLICATE_q ) ) ) ) # ( 
// !\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~15_q  & \processador|FD|banco_registradores|registrador~14DUPLICATE_q 
// ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|banco_registradores|registrador~15_q ),
	.datac(!\processador|FD|banco_registradores|registrador~14DUPLICATE_q ),
	.datad(gnd),
	.datae(!\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.dataf(!\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0 .lut_mask = 64'h0C0C0000C3C33030;
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N39
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1_combout  = ( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & 
// (!\processador|FD|banco_registradores|registrador~15_q  & \processador|FD|banco_registradores|registrador~14DUPLICATE_q )) # (\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & (\processador|FD|banco_registradores|registrador~15_q )) ) ) # ( 
// !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( (\processador|FD|banco_registradores|registrador~14DUPLICATE_q  & ((\processador|FD|banco_registradores|registrador~15_q ) # (\processador|FD|banco_registradores|registrador~13DUPLICATE_q 
// ))) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.datab(!\processador|FD|banco_registradores|registrador~15_q ),
	.datac(gnd),
	.datad(!\processador|FD|banco_registradores|registrador~14DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1 .lut_mask = 64'h0077007711991199;
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N15
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2_combout  = ( \processador|FD|banco_registradores|registrador~14DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( 
// (\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & \processador|FD|banco_registradores|registrador~15_q ) ) ) ) # ( \processador|FD|banco_registradores|registrador~14DUPLICATE_q  & ( 
// !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~15_q  ) ) ) # ( !\processador|FD|banco_registradores|registrador~14DUPLICATE_q  & ( 
// !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( (\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & !\processador|FD|banco_registradores|registrador~15_q ) ) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|banco_registradores|registrador~15_q ),
	.datad(gnd),
	.datae(!\processador|FD|banco_registradores|registrador~14DUPLICATE_q ),
	.dataf(!\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2 .lut_mask = 64'h50500F0F00000505;
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N5
dffeas \processador|FD|banco_registradores|registrador~12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~12 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N21
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3_combout  = ( \processador|FD|banco_registradores|registrador~14_q  & ( (!\processador|FD|banco_registradores|registrador~13_q  & (!\processador|FD|banco_registradores|registrador~15_q  & 
// !\processador|FD|banco_registradores|registrador~12_q )) # (\processador|FD|banco_registradores|registrador~13_q  & ((\processador|FD|banco_registradores|registrador~12_q ))) ) ) # ( !\processador|FD|banco_registradores|registrador~14_q  & ( 
// (!\processador|FD|banco_registradores|registrador~15_q  & (!\processador|FD|banco_registradores|registrador~13_q  & \processador|FD|banco_registradores|registrador~12_q )) # (\processador|FD|banco_registradores|registrador~15_q  & 
// (\processador|FD|banco_registradores|registrador~13_q  & !\processador|FD|banco_registradores|registrador~12_q )) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~15_q ),
	.datab(gnd),
	.datac(!\processador|FD|banco_registradores|registrador~13_q ),
	.datad(!\processador|FD|banco_registradores|registrador~12_q ),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3 .lut_mask = 64'h05A005A0A00FA00F;
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N51
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4_combout  = ( \processador|FD|banco_registradores|registrador~13DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( 
// !\processador|FD|banco_registradores|registrador~15_q  ) ) ) # ( !\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( 
// (!\processador|FD|banco_registradores|registrador~14DUPLICATE_q ) # (!\processador|FD|banco_registradores|registrador~15_q ) ) ) ) # ( !\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & ( 
// !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( (\processador|FD|banco_registradores|registrador~14DUPLICATE_q  & !\processador|FD|banco_registradores|registrador~15_q ) ) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~14DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|banco_registradores|registrador~15_q ),
	.datad(gnd),
	.datae(!\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.dataf(!\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4 .lut_mask = 64'h50500000FAFAF0F0;
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N57
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5_combout  = ( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~15_q  $ 
// (((\processador|FD|banco_registradores|registrador~14DUPLICATE_q  & !\processador|FD|banco_registradores|registrador~13DUPLICATE_q ))) ) ) # ( !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( 
// (!\processador|FD|banco_registradores|registrador~14DUPLICATE_q  & (!\processador|FD|banco_registradores|registrador~15_q  & \processador|FD|banco_registradores|registrador~13DUPLICATE_q )) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~14DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|banco_registradores|registrador~15_q ),
	.datad(!\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5 .lut_mask = 64'h00A000A0A5F0A5F0;
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N36
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6_combout  = ( \processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~15_q  & 
// (!\processador|FD|banco_registradores|registrador~13DUPLICATE_q  $ (\processador|FD|banco_registradores|registrador~14DUPLICATE_q ))) ) ) # ( !\processador|FD|banco_registradores|registrador~12DUPLICATE_q  & ( 
// (!\processador|FD|banco_registradores|registrador~13DUPLICATE_q  & (!\processador|FD|banco_registradores|registrador~15_q  $ (\processador|FD|banco_registradores|registrador~14DUPLICATE_q ))) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~13DUPLICATE_q ),
	.datab(!\processador|FD|banco_registradores|registrador~15_q ),
	.datac(!\processador|FD|banco_registradores|registrador~14DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6 .lut_mask = 64'h8282828284848484;
defparam \processador|FD|interface_hex|conversorHex0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y1_N11
dffeas \processador|FD|banco_registradores|registrador~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~17 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~17 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N45
cyclonev_lcell_comb \processador|FD|ula|Add0~25 (
// Equation(s):
// \processador|FD|ula|Add0~25_sumout  = SUM(( \processador|FD|banco_registradores|registrador~16_q  ) + ( !\processador|FD|banco_registradores|registrador~16_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~14  ))
// \processador|FD|ula|Add0~26  = CARRY(( \processador|FD|banco_registradores|registrador~16_q  ) + ( !\processador|FD|banco_registradores|registrador~16_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~14  ))

	.dataa(!\processador|FD|banco_registradores|registrador~16_q ),
	.datab(!\processador|FD|ROM|memROM~2_combout ),
	.datac(!\processador|UC|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Mux9~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~25_sumout ),
	.cout(\processador|FD|ula|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~25 .extended_lut = "off";
defparam \processador|FD|ula|Add0~25 .lut_mask = 64'h000095A500005555;
defparam \processador|FD|ula|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N27
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~83 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~83_combout  = ( \processador|FD|ROM|memROM~2_combout  & ( (\processador|FD|ula|Add0~25_sumout  & (!\processador|FD|ROM|memROM~4_combout  $ (\processador|FD|ROM|memROM~6_combout ))) ) ) # ( 
// !\processador|FD|ROM|memROM~2_combout  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout  & ((\processador|FD|ula|Add0~25_sumout ))) # (\processador|FD|ROM|memROM~6_combout  & (\SW[4]~input_o )))) # 
// (\processador|FD|ROM|memROM~4_combout  & (((\processador|FD|ula|Add0~25_sumout )))) ) )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(!\processador|FD|ula|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~83 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~83 .lut_mask = 64'h02DF02DF00990099;
defparam \processador|FD|banco_registradores|registrador~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N29
dffeas \processador|FD|banco_registradores|registrador~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~16 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N48
cyclonev_lcell_comb \processador|FD|ula|Add0~17 (
// Equation(s):
// \processador|FD|ula|Add0~17_sumout  = SUM(( \processador|FD|ula|Add0~38_combout  ) + ( \processador|FD|banco_registradores|registrador~17_q  ) + ( \processador|FD|ula|Add0~26  ))
// \processador|FD|ula|Add0~18  = CARRY(( \processador|FD|ula|Add0~38_combout  ) + ( \processador|FD|banco_registradores|registrador~17_q  ) + ( \processador|FD|ula|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ula|Add0~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~17_q ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~17_sumout ),
	.cout(\processador|FD|ula|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~17 .extended_lut = "off";
defparam \processador|FD|ula|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \processador|FD|ula|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N9
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~81 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~81_combout  = ( \processador|FD|ula|Add0~17_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout ) # ((\SW[5]~input_o  & !\processador|FD|ROM|memROM~2_combout )))) # 
// (\processador|FD|ROM|memROM~4_combout  & (((!\processador|FD|ROM|memROM~2_combout )) # (\processador|FD|ROM|memROM~6_combout ))) ) ) # ( !\processador|FD|ula|Add0~17_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & 
// (\processador|FD|ROM|memROM~6_combout  & (\SW[5]~input_o  & !\processador|FD|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\SW[5]~input_o ),
	.datad(!\processador|FD|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ula|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~81 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~81 .lut_mask = 64'h02000200DF99DF99;
defparam \processador|FD|banco_registradores|registrador~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N10
dffeas \processador|FD|banco_registradores|registrador~17DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~17DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~17DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N51
cyclonev_lcell_comb \processador|FD|ula|Add0~38 (
// Equation(s):
// \processador|FD|ula|Add0~38_combout  = ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (!\processador|FD|ROM|memROM~1_combout ) # (((!\processador|FD|ROM|memROM~3_combout  & !\processador|FD|ROM|memROM~5_combout )) # 
// (\processador|FD|ROM|memROM~0_combout )) ) ) # ( !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (\processador|FD|ROM|memROM~1_combout  & (!\processador|FD|ROM|memROM~0_combout  & ((\processador|FD|ROM|memROM~5_combout ) # 
// (\processador|FD|ROM|memROM~3_combout )))) ) )

	.dataa(!\processador|FD|ROM|memROM~1_combout ),
	.datab(!\processador|FD|ROM|memROM~3_combout ),
	.datac(!\processador|FD|ROM|memROM~5_combout ),
	.datad(!\processador|FD|ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ula|Add0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~38 .extended_lut = "off";
defparam \processador|FD|ula|Add0~38 .lut_mask = 64'h15001500EAFFEAFF;
defparam \processador|FD|ula|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N51
cyclonev_lcell_comb \processador|FD|ula|Add0~29 (
// Equation(s):
// \processador|FD|ula|Add0~29_sumout  = SUM(( \processador|FD|banco_registradores|registrador~18_q  ) + ( !\processador|FD|banco_registradores|registrador~18_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~18  ))
// \processador|FD|ula|Add0~30  = CARRY(( \processador|FD|banco_registradores|registrador~18_q  ) + ( !\processador|FD|banco_registradores|registrador~18_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~18  ))

	.dataa(!\processador|UC|Mux4~0_combout ),
	.datab(!\processador|FD|ROM|memROM~2_combout ),
	.datac(!\processador|FD|banco_registradores|registrador~18_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Mux9~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~29_sumout ),
	.cout(\processador|FD|ula|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~29 .extended_lut = "off";
defparam \processador|FD|ula|Add0~29 .lut_mask = 64'h000087A500000F0F;
defparam \processador|FD|ula|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N24
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~84 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~84_combout  = ( \processador|FD|ula|Add0~29_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout ) # ((\SW[6]~input_o  & !\processador|FD|ROM|memROM~2_combout )))) # 
// (\processador|FD|ROM|memROM~4_combout  & (((!\processador|FD|ROM|memROM~2_combout )) # (\processador|FD|ROM|memROM~6_combout ))) ) ) # ( !\processador|FD|ula|Add0~29_sumout  & ( (!\processador|FD|ROM|memROM~4_combout  & 
// (\processador|FD|ROM|memROM~6_combout  & (\SW[6]~input_o  & !\processador|FD|ROM|memROM~2_combout ))) ) )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\processador|FD|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ula|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~84 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~84 .lut_mask = 64'h02000200DF99DF99;
defparam \processador|FD|banco_registradores|registrador~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N25
dffeas \processador|FD|banco_registradores|registrador~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~18 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N54
cyclonev_lcell_comb \processador|FD|ula|Add0~21 (
// Equation(s):
// \processador|FD|ula|Add0~21_sumout  = SUM(( \processador|FD|banco_registradores|registrador~19_q  ) + ( !\processador|FD|banco_registradores|registrador~19_q  $ (((!\processador|UC|Mux4~0_combout  & ((!\processador|FD|ROM|memROM~2_combout ) # 
// (\processador|UC|Mux9~0_combout ))))) ) + ( \processador|FD|ula|Add0~30  ))

	.dataa(!\processador|UC|Mux4~0_combout ),
	.datab(!\processador|FD|ROM|memROM~2_combout ),
	.datac(!\processador|FD|banco_registradores|registrador~19_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Mux9~0_combout ),
	.datag(gnd),
	.cin(\processador|FD|ula|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|ula|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ula|Add0~21 .extended_lut = "off";
defparam \processador|FD|ula|Add0~21 .lut_mask = 64'h000087A500000F0F;
defparam \processador|FD|ula|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N0
cyclonev_lcell_comb \processador|FD|banco_registradores|registrador~82 (
// Equation(s):
// \processador|FD|banco_registradores|registrador~82_combout  = ( \processador|FD|ROM|memROM~2_combout  & ( (\processador|FD|ula|Add0~21_sumout  & (!\processador|FD|ROM|memROM~4_combout  $ (\processador|FD|ROM|memROM~6_combout ))) ) ) # ( 
// !\processador|FD|ROM|memROM~2_combout  & ( (!\processador|FD|ROM|memROM~4_combout  & ((!\processador|FD|ROM|memROM~6_combout  & ((\processador|FD|ula|Add0~21_sumout ))) # (\processador|FD|ROM|memROM~6_combout  & (\SW[7]~input_o )))) # 
// (\processador|FD|ROM|memROM~4_combout  & (((\processador|FD|ula|Add0~21_sumout )))) ) )

	.dataa(!\processador|FD|ROM|memROM~4_combout ),
	.datab(!\processador|FD|ROM|memROM~6_combout ),
	.datac(!\SW[7]~input_o ),
	.datad(!\processador|FD|ula|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\processador|FD|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|banco_registradores|registrador~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~82 .extended_lut = "off";
defparam \processador|FD|banco_registradores|registrador~82 .lut_mask = 64'h02DF02DF00990099;
defparam \processador|FD|banco_registradores|registrador~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N1
dffeas \processador|FD|banco_registradores|registrador~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~19 .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N28
dffeas \processador|FD|banco_registradores|registrador~16DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processador|FD|banco_registradores|registrador~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|banco_registradores|registrador~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|banco_registradores|registrador~16DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|banco_registradores|registrador~16DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|banco_registradores|registrador~16DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N30
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0_combout  = ( \processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( 
// (\processador|FD|banco_registradores|registrador~19_q  & !\processador|FD|banco_registradores|registrador~18_q ) ) ) ) # ( \processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & 
// ( !\processador|FD|banco_registradores|registrador~19_q  $ (\processador|FD|banco_registradores|registrador~18_q ) ) ) ) # ( !\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~17DUPLICATE_q 
//  & ( (!\processador|FD|banco_registradores|registrador~19_q  & \processador|FD|banco_registradores|registrador~18_q ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|banco_registradores|registrador~19_q ),
	.datac(gnd),
	.datad(!\processador|FD|banco_registradores|registrador~18_q ),
	.datae(!\processador|FD|banco_registradores|registrador~16DUPLICATE_q ),
	.dataf(!\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0 .lut_mask = 64'h00CCCC3300003300;
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N9
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1_combout  = ( \processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( 
// \processador|FD|banco_registradores|registrador~19_q  ) ) ) # ( !\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~18_q  ) 
// ) ) # ( \processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (\processador|FD|banco_registradores|registrador~18_q  & !\processador|FD|banco_registradores|registrador~19_q ) 
// ) ) ) # ( !\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (\processador|FD|banco_registradores|registrador~18_q  & \processador|FD|banco_registradores|registrador~19_q 
// ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|banco_registradores|registrador~18_q ),
	.datac(!\processador|FD|banco_registradores|registrador~19_q ),
	.datad(gnd),
	.datae(!\processador|FD|banco_registradores|registrador~16DUPLICATE_q ),
	.dataf(!\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1 .lut_mask = 64'h0303303033330F0F;
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N42
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2_combout  = ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~19_q  & 
// (!\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & !\processador|FD|banco_registradores|registrador~18_q )) # (\processador|FD|banco_registradores|registrador~19_q  & ((\processador|FD|banco_registradores|registrador~18_q ))) ) ) # ( 
// !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & (\processador|FD|banco_registradores|registrador~19_q  & \processador|FD|banco_registradores|registrador~18_q )) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~16DUPLICATE_q ),
	.datab(!\processador|FD|banco_registradores|registrador~19_q ),
	.datac(!\processador|FD|banco_registradores|registrador~18_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2 .lut_mask = 64'h0202020283838383;
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N45
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3_combout  = ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & 
// (\processador|FD|banco_registradores|registrador~19_q  & !\processador|FD|banco_registradores|registrador~18_q )) # (\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ((\processador|FD|banco_registradores|registrador~18_q ))) ) ) # ( 
// !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~19_q  & (!\processador|FD|banco_registradores|registrador~16DUPLICATE_q  $ (!\processador|FD|banco_registradores|registrador~18_q ))) ) )

	.dataa(!\processador|FD|banco_registradores|registrador~16DUPLICATE_q ),
	.datab(!\processador|FD|banco_registradores|registrador~19_q ),
	.datac(!\processador|FD|banco_registradores|registrador~18_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3 .lut_mask = 64'h4848484825252525;
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N54
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4_combout  = ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~19_q  & 
// \processador|FD|banco_registradores|registrador~16DUPLICATE_q ) ) ) # ( !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( (!\processador|FD|banco_registradores|registrador~18_q  & 
// ((\processador|FD|banco_registradores|registrador~16DUPLICATE_q ))) # (\processador|FD|banco_registradores|registrador~18_q  & (!\processador|FD|banco_registradores|registrador~19_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|banco_registradores|registrador~19_q ),
	.datac(!\processador|FD|banco_registradores|registrador~16DUPLICATE_q ),
	.datad(!\processador|FD|banco_registradores|registrador~18_q ),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4 .lut_mask = 64'h0FCC0FCC0C0C0C0C;
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N18
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5_combout  = ( \processador|FD|banco_registradores|registrador~17_q  & ( (!\processador|FD|banco_registradores|registrador~19_q  & ((!\processador|FD|banco_registradores|registrador~18_q ) # 
// (\processador|FD|banco_registradores|registrador~16_q ))) ) ) # ( !\processador|FD|banco_registradores|registrador~17_q  & ( (\processador|FD|banco_registradores|registrador~16_q  & (!\processador|FD|banco_registradores|registrador~18_q  $ 
// (\processador|FD|banco_registradores|registrador~19_q ))) ) )

	.dataa(gnd),
	.datab(!\processador|FD|banco_registradores|registrador~18_q ),
	.datac(!\processador|FD|banco_registradores|registrador~19_q ),
	.datad(!\processador|FD|banco_registradores|registrador~16_q ),
	.datae(gnd),
	.dataf(!\processador|FD|banco_registradores|registrador~17_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5 .lut_mask = 64'h00C300C3C0F0C0F0;
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N18
cyclonev_lcell_comb \processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6 (
// Equation(s):
// \processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6_combout  = ( \processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( \processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( 
// (!\processador|FD|banco_registradores|registrador~19_q  & \processador|FD|banco_registradores|registrador~18_q ) ) ) ) # ( \processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & 
// ( (!\processador|FD|banco_registradores|registrador~19_q  & !\processador|FD|banco_registradores|registrador~18_q ) ) ) ) # ( !\processador|FD|banco_registradores|registrador~16DUPLICATE_q  & ( 
// !\processador|FD|banco_registradores|registrador~17DUPLICATE_q  & ( !\processador|FD|banco_registradores|registrador~19_q  $ (\processador|FD|banco_registradores|registrador~18_q ) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|banco_registradores|registrador~19_q ),
	.datac(gnd),
	.datad(!\processador|FD|banco_registradores|registrador~18_q ),
	.datae(!\processador|FD|banco_registradores|registrador~16DUPLICATE_q ),
	.dataf(!\processador|FD|banco_registradores|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6 .lut_mask = 64'hCC33CC00000000CC;
defparam \processador|FD|interface_hex|conversorHex1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X14_Y39_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
