\hypertarget{struct_p_w_r___type_def}{}\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR@{CR}}
\index{CR@{CR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

PWR power control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

PWR power control/status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/runner/work/\+SDcard\+Bootloader/\+SDcard\+Bootloader/bootloader/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}}\end{DoxyCompactItemize}
