Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/22.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off AirFryer -c AirFryer --vector_source="C:/Users/pedro/LSD/ProjetoFinal/Waveform.vwf" --testbench_file="C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Jun  2 16:09:54 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off AirFryer -c AirFryer --vector_source=C:/Users/pedro/LSD/ProjetoFinal/Waveform.vwf --testbench_file=C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ng (201005): Ignoring output pin "HEX5" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim/" AirFryer -c AirFryer

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Jun  2 16:09:56 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim/ AirFryer -c AirFryer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file AirFryer.vho in folder "C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Sun Jun  2 16:09:56 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim/AirFryer.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/22.1std/questa_fse/win64//vsim -c -do AirFryer.do

Reading pref.tcl


# 2021.2


# do AirFryer.do

# ** Warning: (vlib-34) Library already exists at "work".

# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 16:09:58 on Jun 02,2024
# vcom -work work AirFryer.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cycloneive_atom_pack

# -- Loading package cycloneive_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components

# -- Compiling entity Top_Level_debouncing

# -- Compiling architecture structure of Top_Level_debouncing

# End time: 16:09:58 on Jun 02,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 16:09:58 on Jun 02,2024
# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity Top_Level_debouncing_vhd_vec_tst

# -- Compiling architecture Top_Level_debouncing_arch of Top_Level_debouncing_vhd_vec_tst

# End time: 16:09:58 on Jun 02,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Temperatura_vhd_vec_tst 
# Start time: 16:09:58 on Jun 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.temperatura_vhd_vec_tst(temperatura_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.temperatura(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#1
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#3
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#7
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#8
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#9
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#10
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#11
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#12
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#13
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#14
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#15
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#16
# Loading altera.dffeas(vital_dffeas)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#17
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#18
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#19
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#20
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#21
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#22
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#23
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#24
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#25
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#26
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#27
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#28
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#29
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#30
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#31
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#32
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#33
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#34
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#35
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#36
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#37
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#38
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#39
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#40
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#41
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#42
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#43
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#44
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#45
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#46
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#47
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#48

# after#36

# End time: 16:09:59 on Jun 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/pedro/LSD/ProjetoFinal/Waveform.vwf...

Reading C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim/AirFryer.msim.vcd...

Processing channel transitions... 

Warning: CLOCK_50 - signal not found in VCD.

Warning: HEX1[6] - signal not found in VCD.

Warning: HEX1[5] - signal not found in VCD.

Warning: HEX1[4] - signal not found in VCD.

Warning: HEX1[3] - signal not found in VCD.

Warning: HEX1[2] - signal not found in VCD.

Warning: HEX1[1] - signal not found in VCD.

Warning: HEX1[0] - signal not found in VCD.

Warning: HEX2[6] - signal not found in VCD.

Warning: HEX2[5] - signal not found in VCD.

Warning: HEX2[4] - signal not found in VCD.

Warning: HEX2[3] - signal not found in VCD.

Warning: HEX2[2] - signal not found in VCD.

Warning: HEX2[1] - signal not found in VCD.

Warning: HEX2[0] - signal not found in VCD.

Warning: HEX4[6] - signal not found in VCD.

Warning: HEX4[5] - signal not found in VCD.

Warning: HEX4[4] - signal not found in VCD.

Warning: HEX4[3] - signal not found in VCD.

Warning: HEX4[2] - signal not found in VCD.

Warning: HEX4[1] - signal not found in VCD.

Warning: HEX4[0] - signal not found in VCD.

Warning: HEX5[6] - signal not found in VCD.

Warning: HEX5[5] - signal not found in VCD.

Warning: HEX5[4] - signal not found in VCD.

Warning: HEX5[3] - signal not found in VCD.

Warning: HEX5[2] - signal not found in VCD.

Warning: HEX5[1] - signal not found in VCD.

Warning: HEX5[0] - signal not found in VCD.

Warning: HEXO[6] - signal not found in VCD.

Warning: HEXO[5] - signal not found in VCD.

Warning: HEXO[4] - signal not found in VCD.

Warning: HEXO[3] - signal not found in VCD.

Warning: HEXO[2] - signal not found in VCD.

Warning: HEXO[1] - signal not found in VCD.

Warning: HEXO[0] - signal not found in VCD.

Warning: LEDG[1] - signal not found in VCD.

Warning: LEDG[0] - signal not found in VCD.

Warning: LEDR[2] - signal not found in VCD.

Warning: LEDR[1] - signal not found in VCD.

Warning: LEDR[0] - signal not found in VCD.

Warning: SW[7] - signal not found in VCD.

Warning: SW[6] - signal not found in VCD.

Warning: SW[5] - signal not found in VCD.

Warning: SW[4] - signal not found in VCD.

Warning: SW[3] - signal not found in VCD.

Warning: SW[2] - signal not found in VCD.

Warning: SW[1] - signal not found in VCD.

Warning: SW[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/pedro/LSD/ProjetoFinal/simulation/qsim/AirFryer_20240602160959.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.