Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Aug 30 07:22:51 2018
| Host         : LAPTOP-EPOJV2QA running 64-bit major release  (build 9200)
| Command      : report_methodology -file blinky_block_diag_wrapper_methodology_drc_routed.rpt -pb blinky_block_diag_wrapper_methodology_drc_routed.pb -rpx blinky_block_diag_wrapper_methodology_drc_routed.rpx
| Design       : blinky_block_diag_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                        | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock blinky_block_diag_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate pin blinky_block_diag_i/clk_wiz_0/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock blinky_block_diag_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_pl_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin blinky_block_diag_i/blinky_0/inst/led_reg_reg/C is not reached by a timing clock
Related violations: <none>


