Release 14.6 Drc P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Mar 01 11:27:58 2019

drc -z top.ncd top.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clk_gen_i/DMC/dcm_sp_inst, consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
