   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_timer.c"
  18              		.section	.text.timer_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	timer_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	timer_deinit:
  26              	.LVL0:
  27              	.LFB56:
   1:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_timer.c ****     \file    gd32f10x_timer.c
   3:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief   TIMER driver
   4:../system/src/gd32f10x/gd32f10x_timer.c **** 
   5:../system/src/gd32f10x/gd32f10x_timer.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_timer.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_timer.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_timer.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_timer.c **** */
  10:../system/src/gd32f10x/gd32f10x_timer.c **** 
  11:../system/src/gd32f10x/gd32f10x_timer.c **** /*
  12:../system/src/gd32f10x/gd32f10x_timer.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:../system/src/gd32f10x/gd32f10x_timer.c **** 
  14:../system/src/gd32f10x/gd32f10x_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:../system/src/gd32f10x/gd32f10x_timer.c **** are permitted provided that the following conditions are met:
  16:../system/src/gd32f10x/gd32f10x_timer.c **** 
  17:../system/src/gd32f10x/gd32f10x_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:../system/src/gd32f10x/gd32f10x_timer.c ****        list of conditions and the following disclaimer.
  19:../system/src/gd32f10x/gd32f10x_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:../system/src/gd32f10x/gd32f10x_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  21:../system/src/gd32f10x/gd32f10x_timer.c ****        and/or other materials provided with the distribution.
  22:../system/src/gd32f10x/gd32f10x_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:../system/src/gd32f10x/gd32f10x_timer.c ****        may be used to endorse or promote products derived from this software without 
  24:../system/src/gd32f10x/gd32f10x_timer.c ****        specific prior written permission.
  25:../system/src/gd32f10x/gd32f10x_timer.c **** 
  26:../system/src/gd32f10x/gd32f10x_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:../system/src/gd32f10x/gd32f10x_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:../system/src/gd32f10x/gd32f10x_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:../system/src/gd32f10x/gd32f10x_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:../system/src/gd32f10x/gd32f10x_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:../system/src/gd32f10x/gd32f10x_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:../system/src/gd32f10x/gd32f10x_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:../system/src/gd32f10x/gd32f10x_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:../system/src/gd32f10x/gd32f10x_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:../system/src/gd32f10x/gd32f10x_timer.c **** OF SUCH DAMAGE.
  36:../system/src/gd32f10x/gd32f10x_timer.c **** */
  37:../system/src/gd32f10x/gd32f10x_timer.c **** 
  38:../system/src/gd32f10x/gd32f10x_timer.c **** #include "gd32f10x_timer.h"
  39:../system/src/gd32f10x/gd32f10x_timer.c **** 
  40:../system/src/gd32f10x/gd32f10x_timer.c **** /* TIMER init parameter mask */
  41:../system/src/gd32f10x/gd32f10x_timer.c **** #define ALIGNEDMODE_MASK            ((uint32_t)0x00000060U)   /*!< TIMER init parameter aligne dmod
  42:../system/src/gd32f10x/gd32f10x_timer.c **** #define COUNTERDIRECTION_MASK       ((uint32_t)0x00000010U)   /*!< TIMER init parameter counter dir
  43:../system/src/gd32f10x/gd32f10x_timer.c **** #define CLOCKDIVISION_MASK          ((uint32_t)0x00000300U)   /*!< TIMER init parameter clock divis
  44:../system/src/gd32f10x/gd32f10x_timer.c **** 
  45:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
  46:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      deinit a TIMER
  47:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  48:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
  49:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
  50:../system/src/gd32f10x/gd32f10x_timer.c **** */
  51:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_deinit(uint32_t timer_periph)
  52:../system/src/gd32f10x/gd32f10x_timer.c **** {
  28              		.loc 1 52 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 52 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  53:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(timer_periph){
  37              		.loc 1 53 5 is_stmt 1 view .LVU2
  38 0002 334B     		ldr	r3, .L16
  39 0004 9842     		cmp	r0, r3
  40 0006 59D0     		beq	.L2
  41 0008 20D8     		bhi	.L3
  42 000a A3F50063 		sub	r3, r3, #2048
  43 000e 9842     		cmp	r0, r3
  44 0010 4BD0     		beq	.L4
  45 0012 0BD9     		bls	.L14
  46 0014 2F4B     		ldr	r3, .L16+4
  47 0016 9842     		cmp	r0, r3
  48 0018 3DD1     		bne	.L1
  54:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER0:
  55:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER0 */
  56:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  57:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  58:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  59:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER1:
  60:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER1 */
  61:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  62:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  63:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  64:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER2:
  65:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER2 */
  66:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  67:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  68:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  69:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER3:
  70:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER3 */
  71:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  72:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  73:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  74:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER4:
  75:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER4 */
  76:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  49              		.loc 1 76 9 view .LVU3
  50 001a 40F20340 		movw	r0, #1027
  51              	.LVL1:
  52              		.loc 1 76 9 is_stmt 0 view .LVU4
  53 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  54              	.LVL2:
  77:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  55              		.loc 1 77 9 is_stmt 1 view .LVU5
  56 0022 40F20340 		movw	r0, #1027
  57 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  58              	.LVL3:
  78:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  59              		.loc 1 78 9 view .LVU6
  60 002a 34E0     		b	.L1
  61              	.LVL4:
  62              	.L14:
  53:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER0:
  63              		.loc 1 53 5 is_stmt 0 view .LVU7
  64 002c B0F1804F 		cmp	r0, #1073741824
  65 0030 32D0     		beq	.L6
  66 0032 A3F58063 		sub	r3, r3, #1024
  67 0036 9842     		cmp	r0, r3
  68 0038 2DD1     		bne	.L1
  66:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  69              		.loc 1 66 9 is_stmt 1 view .LVU8
  70 003a 40F20140 		movw	r0, #1025
  71              	.LVL5:
  66:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  72              		.loc 1 66 9 is_stmt 0 view .LVU9
  73 003e FFF7FEFF 		bl	rcu_periph_reset_enable
  74              	.LVL6:
  67:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  75              		.loc 1 67 9 is_stmt 1 view .LVU10
  76 0042 40F20140 		movw	r0, #1025
  77 0046 FFF7FEFF 		bl	rcu_periph_reset_disable
  78              	.LVL7:
  68:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER3:
  79              		.loc 1 68 9 view .LVU11
  80 004a 24E0     		b	.L1
  81              	.LVL8:
  82              	.L3:
  53:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER0:
  83              		.loc 1 53 5 is_stmt 0 view .LVU12
  84 004c 224B     		ldr	r3, .L16+8
  85 004e 9842     		cmp	r0, r3
  86 0050 19D0     		beq	.L10
  87 0052 03F50063 		add	r3, r3, #2048
  88 0056 9842     		cmp	r0, r3
  89 0058 08D1     		bne	.L15
  79:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER5:
  80:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER5 */
  81:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  82:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  83:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  84:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER6:
  85:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER6 */
  86:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  87:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  88:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
  89:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER7:
  90:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER7 */
  91:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  90              		.loc 1 91 9 is_stmt 1 view .LVU13
  91 005a 40F20D30 		movw	r0, #781
  92              	.LVL9:
  93              		.loc 1 91 9 is_stmt 0 view .LVU14
  94 005e FFF7FEFF 		bl	rcu_periph_reset_enable
  95              	.LVL10:
  92:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  96              		.loc 1 92 9 is_stmt 1 view .LVU15
  97 0062 40F20D30 		movw	r0, #781
  98 0066 FFF7FEFF 		bl	rcu_periph_reset_disable
  99              	.LVL11:
  93:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 100              		.loc 1 93 9 view .LVU16
  94:../system/src/gd32f10x/gd32f10x_timer.c **** #ifdef GD32F10X_XD
  95:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER8:
  96:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER8 */
  97:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  98:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  99:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 100:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER9:
 101:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER9 */
 102:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
 103:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 104:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 105:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER10:
 106:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER10 */
 107:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 108:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 109:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 110:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER11:
 111:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER11 */
 112:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
 113:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 114:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 115:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER12:
 116:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER12 */
 117:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 118:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 119:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 120:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER13:
 121:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset TIMER13 */
 122:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 123:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 124:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 125:../system/src/gd32f10x/gd32f10x_timer.c **** #endif /* GD32F10X_XD */
 126:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 127:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 128:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 129:../system/src/gd32f10x/gd32f10x_timer.c **** }
 101              		.loc 1 129 1 is_stmt 0 view .LVU17
 102 006a 14E0     		b	.L1
 103              	.LVL12:
 104              	.L15:
  53:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER0:
 105              		.loc 1 53 5 view .LVU18
 106 006c A3F59033 		sub	r3, r3, #73728
 107 0070 9842     		cmp	r0, r3
 108 0072 10D1     		bne	.L1
  86:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 109              		.loc 1 86 9 is_stmt 1 view .LVU19
 110 0074 40F20540 		movw	r0, #1029
 111              	.LVL13:
  86:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 112              		.loc 1 86 9 is_stmt 0 view .LVU20
 113 0078 FFF7FEFF 		bl	rcu_periph_reset_enable
 114              	.LVL14:
  87:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 115              		.loc 1 87 9 is_stmt 1 view .LVU21
 116 007c 40F20540 		movw	r0, #1029
 117 0080 FFF7FEFF 		bl	rcu_periph_reset_disable
 118              	.LVL15:
  88:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER7:
 119              		.loc 1 88 9 view .LVU22
 120 0084 07E0     		b	.L1
 121              	.LVL16:
 122              	.L10:
  56:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 123              		.loc 1 56 9 view .LVU23
 124 0086 40F20B30 		movw	r0, #779
 125              	.LVL17:
  56:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 126              		.loc 1 56 9 is_stmt 0 view .LVU24
 127 008a FFF7FEFF 		bl	rcu_periph_reset_enable
 128              	.LVL18:
  57:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 129              		.loc 1 57 9 is_stmt 1 view .LVU25
 130 008e 40F20B30 		movw	r0, #779
 131 0092 FFF7FEFF 		bl	rcu_periph_reset_disable
 132              	.LVL19:
  58:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER1:
 133              		.loc 1 58 9 view .LVU26
 134              	.L1:
 135              		.loc 1 129 1 is_stmt 0 view .LVU27
 136 0096 08BD     		pop	{r3, pc}
 137              	.LVL20:
 138              	.L6:
  61:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 139              		.loc 1 61 9 is_stmt 1 view .LVU28
 140 0098 4FF48060 		mov	r0, #1024
 141              	.LVL21:
  61:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 142              		.loc 1 61 9 is_stmt 0 view .LVU29
 143 009c FFF7FEFF 		bl	rcu_periph_reset_enable
 144              	.LVL22:
  62:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 145              		.loc 1 62 9 is_stmt 1 view .LVU30
 146 00a0 4FF48060 		mov	r0, #1024
 147 00a4 FFF7FEFF 		bl	rcu_periph_reset_disable
 148              	.LVL23:
  63:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER2:
 149              		.loc 1 63 9 view .LVU31
 150 00a8 F5E7     		b	.L1
 151              	.LVL24:
 152              	.L4:
  71:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 153              		.loc 1 71 9 view .LVU32
 154 00aa 40F20240 		movw	r0, #1026
 155              	.LVL25:
  71:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 156              		.loc 1 71 9 is_stmt 0 view .LVU33
 157 00ae FFF7FEFF 		bl	rcu_periph_reset_enable
 158              	.LVL26:
  72:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 159              		.loc 1 72 9 is_stmt 1 view .LVU34
 160 00b2 40F20240 		movw	r0, #1026
 161 00b6 FFF7FEFF 		bl	rcu_periph_reset_disable
 162              	.LVL27:
  73:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER4:
 163              		.loc 1 73 9 view .LVU35
 164 00ba ECE7     		b	.L1
 165              	.LVL28:
 166              	.L2:
  81:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 167              		.loc 1 81 9 view .LVU36
 168 00bc 40F20440 		movw	r0, #1028
 169              	.LVL29:
  81:../system/src/gd32f10x/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 170              		.loc 1 81 9 is_stmt 0 view .LVU37
 171 00c0 FFF7FEFF 		bl	rcu_periph_reset_enable
 172              	.LVL30:
  82:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 173              		.loc 1 82 9 is_stmt 1 view .LVU38
 174 00c4 40F20440 		movw	r0, #1028
 175 00c8 FFF7FEFF 		bl	rcu_periph_reset_disable
 176              	.LVL31:
  83:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER6:
 177              		.loc 1 83 9 view .LVU39
 178 00cc E3E7     		b	.L1
 179              	.L17:
 180 00ce 00BF     		.align	2
 181              	.L16:
 182 00d0 00100040 		.word	1073745920
 183 00d4 000C0040 		.word	1073744896
 184 00d8 002C0140 		.word	1073818624
 185              		.cfi_endproc
 186              	.LFE56:
 188              		.section	.text.timer_struct_para_init,"ax",%progbits
 189              		.align	1
 190              		.global	timer_struct_para_init
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	timer_struct_para_init:
 196              	.LVL32:
 197              	.LFB57:
 130:../system/src/gd32f10x/gd32f10x_timer.c **** 
 131:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 132:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 133:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  initpara: init parameter struct
 134:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 135:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 136:../system/src/gd32f10x/gd32f10x_timer.c **** */
 137:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
 138:../system/src/gd32f10x/gd32f10x_timer.c **** {
 198              		.loc 1 138 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 139:../system/src/gd32f10x/gd32f10x_timer.c ****     /* initialize the init parameter struct member with the default value */
 140:../system/src/gd32f10x/gd32f10x_timer.c ****     initpara->prescaler         = 0U;
 203              		.loc 1 140 5 view .LVU41
 204              		.loc 1 140 33 is_stmt 0 view .LVU42
 205 0000 0023     		movs	r3, #0
 206 0002 0380     		strh	r3, [r0]	@ movhi
 141:../system/src/gd32f10x/gd32f10x_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 207              		.loc 1 141 5 is_stmt 1 view .LVU43
 208              		.loc 1 141 33 is_stmt 0 view .LVU44
 209 0004 4380     		strh	r3, [r0, #2]	@ movhi
 142:../system/src/gd32f10x/gd32f10x_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 210              		.loc 1 142 5 is_stmt 1 view .LVU45
 211              		.loc 1 142 33 is_stmt 0 view .LVU46
 212 0006 8380     		strh	r3, [r0, #4]	@ movhi
 143:../system/src/gd32f10x/gd32f10x_timer.c ****     initpara->period            = 65535U;
 213              		.loc 1 143 5 is_stmt 1 view .LVU47
 214              		.loc 1 143 33 is_stmt 0 view .LVU48
 215 0008 4FF6FF72 		movw	r2, #65535
 216 000c 8260     		str	r2, [r0, #8]
 144:../system/src/gd32f10x/gd32f10x_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 217              		.loc 1 144 5 is_stmt 1 view .LVU49
 218              		.loc 1 144 33 is_stmt 0 view .LVU50
 219 000e 8381     		strh	r3, [r0, #12]	@ movhi
 145:../system/src/gd32f10x/gd32f10x_timer.c ****     initpara->repetitioncounter = 0U;
 220              		.loc 1 145 5 is_stmt 1 view .LVU51
 221              		.loc 1 145 33 is_stmt 0 view .LVU52
 222 0010 8373     		strb	r3, [r0, #14]
 146:../system/src/gd32f10x/gd32f10x_timer.c **** }
 223              		.loc 1 146 1 view .LVU53
 224 0012 7047     		bx	lr
 225              		.cfi_endproc
 226              	.LFE57:
 228              		.section	.text.timer_init,"ax",%progbits
 229              		.align	1
 230              		.global	timer_init
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	timer_init:
 236              	.LVL33:
 237              	.LFB58:
 147:../system/src/gd32f10x/gd32f10x_timer.c **** 
 148:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 149:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      initialize TIMER counter
 150:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 151:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  initpara: init parameter struct
 152:../system/src/gd32f10x/gd32f10x_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
 153:../system/src/gd32f10x/gd32f10x_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,
 154:../system/src/gd32f10x/gd32f10x_timer.c ****                              TIMER_COUNTER_CENTER_BOTH
 155:../system/src/gd32f10x/gd32f10x_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
 156:../system/src/gd32f10x/gd32f10x_timer.c ****                 period: counter auto reload value,0~65535
 157:../system/src/gd32f10x/gd32f10x_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
 158:../system/src/gd32f10x/gd32f10x_timer.c ****                 repetitioncounter: counter repetition value,0~255
 159:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 160:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 161:../system/src/gd32f10x/gd32f10x_timer.c **** */
 162:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 163:../system/src/gd32f10x/gd32f10x_timer.c **** {
 238              		.loc 1 163 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 164:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure the counter prescaler value */
 165:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 243              		.loc 1 165 5 view .LVU55
 244              		.loc 1 165 49 is_stmt 0 view .LVU56
 245 0000 0B88     		ldrh	r3, [r1]
 246              		.loc 1 165 29 view .LVU57
 247 0002 8362     		str	r3, [r0, #40]
 166:../system/src/gd32f10x/gd32f10x_timer.c **** 
 167:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure the counter direction and aligned mode */
 168:../system/src/gd32f10x/gd32f10x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph) || (TIMER3 
 248              		.loc 1 168 5 is_stmt 1 view .LVU58
 249              		.loc 1 168 7 is_stmt 0 view .LVU59
 250 0004 2F4B     		ldr	r3, .L25
 251 0006 9842     		cmp	r0, r3
 252 0008 2AD0     		beq	.L20
 253              		.loc 1 168 33 discriminator 1 view .LVU60
 254 000a B0F1804F 		cmp	r0, #1073741824
 255 000e 27D0     		beq	.L20
 256              		.loc 1 168 61 discriminator 2 view .LVU61
 257 0010 A3F59433 		sub	r3, r3, #75776
 258 0014 9842     		cmp	r0, r3
 259 0016 23D0     		beq	.L20
 260              		.loc 1 168 89 discriminator 3 view .LVU62
 261 0018 03F58063 		add	r3, r3, #1024
 262 001c 9842     		cmp	r0, r3
 263 001e 1FD0     		beq	.L20
 264              		.loc 1 168 117 discriminator 4 view .LVU63
 265 0020 03F58063 		add	r3, r3, #1024
 266 0024 9842     		cmp	r0, r3
 267 0026 1BD0     		beq	.L20
 169:../system/src/gd32f10x/gd32f10x_timer.c ****        (TIMER4 == timer_periph) || (TIMER7 == timer_periph) || (TIMER8 == timer_periph) || (TIMER9 
 268              		.loc 1 169 33 view .LVU64
 269 0028 03F59433 		add	r3, r3, #75776
 270 002c 9842     		cmp	r0, r3
 271 002e 17D0     		beq	.L20
 272              		.loc 1 169 61 discriminator 1 view .LVU65
 273 0030 03F5C053 		add	r3, r3, #6144
 274 0034 9842     		cmp	r0, r3
 275 0036 13D0     		beq	.L20
 276              		.loc 1 169 89 discriminator 2 view .LVU66
 277 0038 03F58063 		add	r3, r3, #1024
 278 003c 9842     		cmp	r0, r3
 279 003e 0FD0     		beq	.L20
 280              		.loc 1 169 117 discriminator 3 view .LVU67
 281 0040 03F58063 		add	r3, r3, #1024
 282 0044 9842     		cmp	r0, r3
 283 0046 0BD0     		beq	.L20
 170:../system/src/gd32f10x/gd32f10x_timer.c ****        (TIMER10 == timer_periph) || (TIMER11 == timer_periph) || (TIMER12 == timer_periph) || (TIME
 284              		.loc 1 170 34 view .LVU68
 285 0048 A3F59E33 		sub	r3, r3, #80896
 286 004c 9842     		cmp	r0, r3
 287 004e 07D0     		beq	.L20
 288              		.loc 1 170 63 discriminator 1 view .LVU69
 289 0050 03F58063 		add	r3, r3, #1024
 290 0054 9842     		cmp	r0, r3
 291 0056 03D0     		beq	.L20
 292              		.loc 1 170 92 discriminator 2 view .LVU70
 293 0058 03F58063 		add	r3, r3, #1024
 294 005c 9842     		cmp	r0, r3
 295 005e 0FD1     		bne	.L21
 296              	.L20:
 171:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM));
 297              		.loc 1 171 9 is_stmt 1 view .LVU71
 298 0060 0368     		ldr	r3, [r0]
 299              		.loc 1 171 34 is_stmt 0 view .LVU72
 300 0062 23F07003 		bic	r3, r3, #112
 301 0066 0360     		str	r3, [r0]
 172:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 302              		.loc 1 172 9 is_stmt 1 view .LVU73
 303 0068 0368     		ldr	r3, [r0]
 304              		.loc 1 172 56 is_stmt 0 view .LVU74
 305 006a 4A88     		ldrh	r2, [r1, #2]
 306              		.loc 1 172 37 view .LVU75
 307 006c 02F06002 		and	r2, r2, #96
 308              		.loc 1 172 34 view .LVU76
 309 0070 1343     		orrs	r3, r3, r2
 310 0072 0360     		str	r3, [r0]
 173:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 311              		.loc 1 173 9 is_stmt 1 view .LVU77
 312 0074 0368     		ldr	r3, [r0]
 313              		.loc 1 173 56 is_stmt 0 view .LVU78
 314 0076 8A88     		ldrh	r2, [r1, #4]
 315              		.loc 1 173 37 view .LVU79
 316 0078 02F01002 		and	r2, r2, #16
 317              		.loc 1 173 34 view .LVU80
 318 007c 1343     		orrs	r3, r3, r2
 319 007e 0360     		str	r3, [r0]
 320              	.L21:
 174:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 175:../system/src/gd32f10x/gd32f10x_timer.c **** 
 176:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure the autoreload value */
 177:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 321              		.loc 1 177 5 is_stmt 1 view .LVU81
 322              		.loc 1 177 49 is_stmt 0 view .LVU82
 323 0080 8B68     		ldr	r3, [r1, #8]
 324              		.loc 1 177 29 view .LVU83
 325 0082 C362     		str	r3, [r0, #44]
 178:../system/src/gd32f10x/gd32f10x_timer.c **** 
 179:../system/src/gd32f10x/gd32f10x_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 326              		.loc 1 179 5 is_stmt 1 view .LVU84
 327              		.loc 1 179 7 is_stmt 0 view .LVU85
 328 0084 104B     		ldr	r3, .L25+4
 329 0086 9842     		cmp	r0, r3
 330 0088 10D0     		beq	.L22
 331              		.loc 1 179 33 discriminator 1 view .LVU86
 332 008a 03F58063 		add	r3, r3, #1024
 333 008e 9842     		cmp	r0, r3
 334 0090 0CD0     		beq	.L22
 180:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CKDIV bit */
 181:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)TIMER_CTL0_CKDIV);
 335              		.loc 1 181 9 is_stmt 1 view .LVU87
 336 0092 0368     		ldr	r3, [r0]
 337              		.loc 1 181 34 is_stmt 0 view .LVU88
 338 0094 23F44073 		bic	r3, r3, #768
 339 0098 0360     		str	r3, [r0]
 182:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 340              		.loc 1 182 9 is_stmt 1 view .LVU89
 341 009a 0368     		ldr	r3, [r0]
 342              		.loc 1 182 56 is_stmt 0 view .LVU90
 343 009c 8A89     		ldrh	r2, [r1, #12]
 344              		.loc 1 182 37 view .LVU91
 345 009e 02F44072 		and	r2, r2, #768
 346              		.loc 1 182 34 view .LVU92
 347 00a2 1343     		orrs	r3, r3, r2
 348 00a4 0360     		str	r3, [r0]
 183:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 184:../system/src/gd32f10x/gd32f10x_timer.c **** 
 185:../system/src/gd32f10x/gd32f10x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 349              		.loc 1 185 5 is_stmt 1 view .LVU93
 350              		.loc 1 185 7 is_stmt 0 view .LVU94
 351 00a6 074B     		ldr	r3, .L25
 352 00a8 9842     		cmp	r0, r3
 353 00aa 07D0     		beq	.L23
 354              	.L22:
 355              		.loc 1 185 33 discriminator 1 view .LVU95
 356 00ac 074B     		ldr	r3, .L25+8
 357 00ae 9842     		cmp	r0, r3
 358 00b0 04D0     		beq	.L23
 359              	.L24:
 186:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure the repetition counter value */
 187:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 188:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 189:../system/src/gd32f10x/gd32f10x_timer.c **** 
 190:../system/src/gd32f10x/gd32f10x_timer.c ****     /* generate an update event */
 191:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 360              		.loc 1 191 5 is_stmt 1 view .LVU96
 361 00b2 4369     		ldr	r3, [r0, #20]
 362              		.loc 1 191 31 is_stmt 0 view .LVU97
 363 00b4 43F00103 		orr	r3, r3, #1
 364 00b8 4361     		str	r3, [r0, #20]
 192:../system/src/gd32f10x/gd32f10x_timer.c **** }
 365              		.loc 1 192 1 view .LVU98
 366 00ba 7047     		bx	lr
 367              	.L23:
 187:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 368              		.loc 1 187 9 is_stmt 1 view .LVU99
 187:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 369              		.loc 1 187 54 is_stmt 0 view .LVU100
 370 00bc 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
 187:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 371              		.loc 1 187 34 view .LVU101
 372 00be 0363     		str	r3, [r0, #48]
 373 00c0 F7E7     		b	.L24
 374              	.L26:
 375 00c2 00BF     		.align	2
 376              	.L25:
 377 00c4 002C0140 		.word	1073818624
 378 00c8 00100040 		.word	1073745920
 379 00cc 00340140 		.word	1073820672
 380              		.cfi_endproc
 381              	.LFE58:
 383              		.section	.text.timer_enable,"ax",%progbits
 384              		.align	1
 385              		.global	timer_enable
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	timer_enable:
 391              	.LVL34:
 392              	.LFB59:
 193:../system/src/gd32f10x/gd32f10x_timer.c **** 
 194:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 195:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable a TIMER
 196:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 197:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 198:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 199:../system/src/gd32f10x/gd32f10x_timer.c **** */
 200:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_enable(uint32_t timer_periph)
 201:../system/src/gd32f10x/gd32f10x_timer.c **** {
 393              		.loc 1 201 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 202:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 398              		.loc 1 202 5 view .LVU103
 399 0000 0368     		ldr	r3, [r0]
 400              		.loc 1 202 30 is_stmt 0 view .LVU104
 401 0002 43F00103 		orr	r3, r3, #1
 402 0006 0360     		str	r3, [r0]
 203:../system/src/gd32f10x/gd32f10x_timer.c **** }
 403              		.loc 1 203 1 view .LVU105
 404 0008 7047     		bx	lr
 405              		.cfi_endproc
 406              	.LFE59:
 408              		.section	.text.timer_disable,"ax",%progbits
 409              		.align	1
 410              		.global	timer_disable
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 415              	timer_disable:
 416              	.LVL35:
 417              	.LFB60:
 204:../system/src/gd32f10x/gd32f10x_timer.c **** 
 205:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 206:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable a TIMER
 207:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 208:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 209:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 210:../system/src/gd32f10x/gd32f10x_timer.c **** */
 211:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_disable(uint32_t timer_periph)
 212:../system/src/gd32f10x/gd32f10x_timer.c **** {
 418              		.loc 1 212 1 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 0
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422              		@ link register save eliminated.
 213:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 423              		.loc 1 213 5 view .LVU107
 424 0000 0368     		ldr	r3, [r0]
 425              		.loc 1 213 30 is_stmt 0 view .LVU108
 426 0002 23F00103 		bic	r3, r3, #1
 427 0006 0360     		str	r3, [r0]
 214:../system/src/gd32f10x/gd32f10x_timer.c **** }
 428              		.loc 1 214 1 view .LVU109
 429 0008 7047     		bx	lr
 430              		.cfi_endproc
 431              	.LFE60:
 433              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 434              		.align	1
 435              		.global	timer_auto_reload_shadow_enable
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 440              	timer_auto_reload_shadow_enable:
 441              	.LVL36:
 442              	.LFB61:
 215:../system/src/gd32f10x/gd32f10x_timer.c **** 
 216:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 217:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable the auto reload shadow function
 218:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 219:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 220:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 221:../system/src/gd32f10x/gd32f10x_timer.c **** */
 222:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 223:../system/src/gd32f10x/gd32f10x_timer.c **** {
 443              		.loc 1 223 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 0
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		@ link register save eliminated.
 224:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 448              		.loc 1 224 5 view .LVU111
 449 0000 0368     		ldr	r3, [r0]
 450              		.loc 1 224 30 is_stmt 0 view .LVU112
 451 0002 43F08003 		orr	r3, r3, #128
 452 0006 0360     		str	r3, [r0]
 225:../system/src/gd32f10x/gd32f10x_timer.c **** }
 453              		.loc 1 225 1 view .LVU113
 454 0008 7047     		bx	lr
 455              		.cfi_endproc
 456              	.LFE61:
 458              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 459              		.align	1
 460              		.global	timer_auto_reload_shadow_disable
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	timer_auto_reload_shadow_disable:
 466              	.LVL37:
 467              	.LFB62:
 226:../system/src/gd32f10x/gd32f10x_timer.c **** 
 227:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 228:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable the auto reload shadow function
 229:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 230:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 231:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 232:../system/src/gd32f10x/gd32f10x_timer.c **** */
 233:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 234:../system/src/gd32f10x/gd32f10x_timer.c **** {
 468              		.loc 1 234 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472              		@ link register save eliminated.
 235:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 473              		.loc 1 235 5 view .LVU115
 474 0000 0368     		ldr	r3, [r0]
 475              		.loc 1 235 30 is_stmt 0 view .LVU116
 476 0002 23F08003 		bic	r3, r3, #128
 477 0006 0360     		str	r3, [r0]
 236:../system/src/gd32f10x/gd32f10x_timer.c **** }
 478              		.loc 1 236 1 view .LVU117
 479 0008 7047     		bx	lr
 480              		.cfi_endproc
 481              	.LFE62:
 483              		.section	.text.timer_update_event_enable,"ax",%progbits
 484              		.align	1
 485              		.global	timer_update_event_enable
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	timer_update_event_enable:
 491              	.LVL38:
 492              	.LFB63:
 237:../system/src/gd32f10x/gd32f10x_timer.c **** 
 238:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 239:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable the update event
 240:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 241:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 242:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 243:../system/src/gd32f10x/gd32f10x_timer.c **** */
 244:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 245:../system/src/gd32f10x/gd32f10x_timer.c **** {
 493              		.loc 1 245 1 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 246:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 498              		.loc 1 246 5 view .LVU119
 499 0000 0368     		ldr	r3, [r0]
 500              		.loc 1 246 30 is_stmt 0 view .LVU120
 501 0002 23F00203 		bic	r3, r3, #2
 502 0006 0360     		str	r3, [r0]
 247:../system/src/gd32f10x/gd32f10x_timer.c **** }
 503              		.loc 1 247 1 view .LVU121
 504 0008 7047     		bx	lr
 505              		.cfi_endproc
 506              	.LFE63:
 508              		.section	.text.timer_update_event_disable,"ax",%progbits
 509              		.align	1
 510              		.global	timer_update_event_disable
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 515              	timer_update_event_disable:
 516              	.LVL39:
 517              	.LFB64:
 248:../system/src/gd32f10x/gd32f10x_timer.c **** 
 249:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 250:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable the update event
 251:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 252:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 253:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 254:../system/src/gd32f10x/gd32f10x_timer.c **** */
 255:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 256:../system/src/gd32f10x/gd32f10x_timer.c **** {
 518              		.loc 1 256 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		@ link register save eliminated.
 257:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 523              		.loc 1 257 5 view .LVU123
 524 0000 0368     		ldr	r3, [r0]
 525              		.loc 1 257 30 is_stmt 0 view .LVU124
 526 0002 43F00203 		orr	r3, r3, #2
 527 0006 0360     		str	r3, [r0]
 258:../system/src/gd32f10x/gd32f10x_timer.c **** }
 528              		.loc 1 258 1 view .LVU125
 529 0008 7047     		bx	lr
 530              		.cfi_endproc
 531              	.LFE64:
 533              		.section	.text.timer_counter_alignment,"ax",%progbits
 534              		.align	1
 535              		.global	timer_counter_alignment
 536              		.syntax unified
 537              		.thumb
 538              		.thumb_func
 540              	timer_counter_alignment:
 541              	.LVL40:
 542              	.LFB65:
 259:../system/src/gd32f10x/gd32f10x_timer.c **** 
 260:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 261:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      set TIMER counter alignment mode
 262:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 263:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  aligned:
 264:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 265:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 266:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 267:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 268:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 269:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 270:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 271:../system/src/gd32f10x/gd32f10x_timer.c **** */
 272:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 273:../system/src/gd32f10x/gd32f10x_timer.c **** {
 543              		.loc 1 273 1 is_stmt 1 view -0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 0, uses_anonymous_args = 0
 547              		@ link register save eliminated.
 274:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 548              		.loc 1 274 5 view .LVU127
 549 0000 0368     		ldr	r3, [r0]
 550              		.loc 1 274 30 is_stmt 0 view .LVU128
 551 0002 23F06003 		bic	r3, r3, #96
 552 0006 0360     		str	r3, [r0]
 275:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 553              		.loc 1 275 5 is_stmt 1 view .LVU129
 554 0008 0368     		ldr	r3, [r0]
 555              		.loc 1 275 30 is_stmt 0 view .LVU130
 556 000a 0B43     		orrs	r3, r3, r1
 557 000c 0360     		str	r3, [r0]
 276:../system/src/gd32f10x/gd32f10x_timer.c **** }
 558              		.loc 1 276 1 view .LVU131
 559 000e 7047     		bx	lr
 560              		.cfi_endproc
 561              	.LFE65:
 563              		.section	.text.timer_counter_up_direction,"ax",%progbits
 564              		.align	1
 565              		.global	timer_counter_up_direction
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	timer_counter_up_direction:
 571              	.LVL41:
 572              	.LFB66:
 277:../system/src/gd32f10x/gd32f10x_timer.c **** 
 278:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 279:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      set TIMER counter up direction
 280:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 281:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 282:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 283:../system/src/gd32f10x/gd32f10x_timer.c **** */
 284:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 285:../system/src/gd32f10x/gd32f10x_timer.c **** {
 573              		.loc 1 285 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 286:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 578              		.loc 1 286 5 view .LVU133
 579 0000 0368     		ldr	r3, [r0]
 580              		.loc 1 286 30 is_stmt 0 view .LVU134
 581 0002 23F01003 		bic	r3, r3, #16
 582 0006 0360     		str	r3, [r0]
 287:../system/src/gd32f10x/gd32f10x_timer.c **** }
 583              		.loc 1 287 1 view .LVU135
 584 0008 7047     		bx	lr
 585              		.cfi_endproc
 586              	.LFE66:
 588              		.section	.text.timer_counter_down_direction,"ax",%progbits
 589              		.align	1
 590              		.global	timer_counter_down_direction
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 595              	timer_counter_down_direction:
 596              	.LVL42:
 597              	.LFB67:
 288:../system/src/gd32f10x/gd32f10x_timer.c **** 
 289:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 290:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      set TIMER counter down direction
 291:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 292:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 293:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 294:../system/src/gd32f10x/gd32f10x_timer.c **** */
 295:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 296:../system/src/gd32f10x/gd32f10x_timer.c **** {
 598              		.loc 1 296 1 is_stmt 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		@ link register save eliminated.
 297:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 603              		.loc 1 297 5 view .LVU137
 604 0000 0368     		ldr	r3, [r0]
 605              		.loc 1 297 30 is_stmt 0 view .LVU138
 606 0002 43F01003 		orr	r3, r3, #16
 607 0006 0360     		str	r3, [r0]
 298:../system/src/gd32f10x/gd32f10x_timer.c **** }
 608              		.loc 1 298 1 view .LVU139
 609 0008 7047     		bx	lr
 610              		.cfi_endproc
 611              	.LFE67:
 613              		.section	.text.timer_prescaler_config,"ax",%progbits
 614              		.align	1
 615              		.global	timer_prescaler_config
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 620              	timer_prescaler_config:
 621              	.LVL43:
 622              	.LFB68:
 299:../system/src/gd32f10x/gd32f10x_timer.c **** 
 300:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 301:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER prescaler
 302:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 303:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  prescaler: prescaler value
 304:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  pscreload: prescaler reload mode
 305:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 306:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 307:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 308:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 309:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 310:../system/src/gd32f10x/gd32f10x_timer.c **** */
 311:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint32_t pscreload)
 312:../system/src/gd32f10x/gd32f10x_timer.c **** {
 623              		.loc 1 312 1 is_stmt 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 313:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 628              		.loc 1 313 5 view .LVU141
 629              		.loc 1 313 29 is_stmt 0 view .LVU142
 630 0000 8162     		str	r1, [r0, #40]
 314:../system/src/gd32f10x/gd32f10x_timer.c ****     
 315:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 631              		.loc 1 315 5 is_stmt 1 view .LVU143
 632              		.loc 1 315 7 is_stmt 0 view .LVU144
 633 0002 012A     		cmp	r2, #1
 634 0004 00D0     		beq	.L38
 635              	.L36:
 316:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 317:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 318:../system/src/gd32f10x/gd32f10x_timer.c **** }
 636              		.loc 1 318 1 view .LVU145
 637 0006 7047     		bx	lr
 638              	.L38:
 316:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 639              		.loc 1 316 9 is_stmt 1 view .LVU146
 640 0008 4369     		ldr	r3, [r0, #20]
 316:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 641              		.loc 1 316 35 is_stmt 0 view .LVU147
 642 000a 43F00103 		orr	r3, r3, #1
 643 000e 4361     		str	r3, [r0, #20]
 644              		.loc 1 318 1 view .LVU148
 645 0010 F9E7     		b	.L36
 646              		.cfi_endproc
 647              	.LFE68:
 649              		.section	.text.timer_repetition_value_config,"ax",%progbits
 650              		.align	1
 651              		.global	timer_repetition_value_config
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	timer_repetition_value_config:
 657              	.LVL44:
 658              	.LFB69:
 319:../system/src/gd32f10x/gd32f10x_timer.c **** 
 320:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 321:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER repetition register value
 322:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 323:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 324:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 325:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 326:../system/src/gd32f10x/gd32f10x_timer.c **** */
 327:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint8_t repetition)
 328:../system/src/gd32f10x/gd32f10x_timer.c **** {
 659              		.loc 1 328 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 329:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 664              		.loc 1 329 5 view .LVU150
 665              		.loc 1 329 30 is_stmt 0 view .LVU151
 666 0000 0163     		str	r1, [r0, #48]
 330:../system/src/gd32f10x/gd32f10x_timer.c **** } 
 667              		.loc 1 330 1 view .LVU152
 668 0002 7047     		bx	lr
 669              		.cfi_endproc
 670              	.LFE69:
 672              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 673              		.align	1
 674              		.global	timer_autoreload_value_config
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 679              	timer_autoreload_value_config:
 680              	.LVL45:
 681              	.LFB70:
 331:../system/src/gd32f10x/gd32f10x_timer.c ****  
 332:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 333:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER autoreload register value
 334:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 335:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 336:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 337:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 338:../system/src/gd32f10x/gd32f10x_timer.c **** */         
 339:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
 340:../system/src/gd32f10x/gd32f10x_timer.c **** {
 682              		.loc 1 340 1 is_stmt 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 0
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686              		@ link register save eliminated.
 341:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 687              		.loc 1 341 5 view .LVU154
 688              		.loc 1 341 29 is_stmt 0 view .LVU155
 689 0000 C162     		str	r1, [r0, #44]
 342:../system/src/gd32f10x/gd32f10x_timer.c **** }
 690              		.loc 1 342 1 view .LVU156
 691 0002 7047     		bx	lr
 692              		.cfi_endproc
 693              	.LFE70:
 695              		.section	.text.timer_counter_value_config,"ax",%progbits
 696              		.align	1
 697              		.global	timer_counter_value_config
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
 702              	timer_counter_value_config:
 703              	.LVL46:
 704              	.LFB71:
 343:../system/src/gd32f10x/gd32f10x_timer.c **** 
 344:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 345:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER counter register value
 346:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 347:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  counter: the counter value
 348:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 349:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 350:../system/src/gd32f10x/gd32f10x_timer.c **** */         
 351:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
 352:../system/src/gd32f10x/gd32f10x_timer.c **** {
 705              		.loc 1 352 1 is_stmt 1 view -0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709              		@ link register save eliminated.
 353:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 710              		.loc 1 353 5 view .LVU158
 711              		.loc 1 353 29 is_stmt 0 view .LVU159
 712 0000 4162     		str	r1, [r0, #36]
 354:../system/src/gd32f10x/gd32f10x_timer.c **** }
 713              		.loc 1 354 1 view .LVU160
 714 0002 7047     		bx	lr
 715              		.cfi_endproc
 716              	.LFE71:
 718              		.section	.text.timer_counter_read,"ax",%progbits
 719              		.align	1
 720              		.global	timer_counter_read
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	timer_counter_read:
 726              	.LVL47:
 727              	.LFB72:
 355:../system/src/gd32f10x/gd32f10x_timer.c **** 
 356:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 357:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      read TIMER counter value
 358:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 359:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 360:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     counter value
 361:../system/src/gd32f10x/gd32f10x_timer.c **** */         
 362:../system/src/gd32f10x/gd32f10x_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 363:../system/src/gd32f10x/gd32f10x_timer.c **** {
 728              		.loc 1 363 1 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		@ link register save eliminated.
 364:../system/src/gd32f10x/gd32f10x_timer.c ****     uint32_t count_value = 0U;
 733              		.loc 1 364 5 view .LVU162
 365:../system/src/gd32f10x/gd32f10x_timer.c ****     count_value = TIMER_CNT(timer_periph);
 734              		.loc 1 365 5 view .LVU163
 735              		.loc 1 365 17 is_stmt 0 view .LVU164
 736 0000 406A     		ldr	r0, [r0, #36]
 737              	.LVL48:
 366:../system/src/gd32f10x/gd32f10x_timer.c ****     return (count_value);
 738              		.loc 1 366 5 is_stmt 1 view .LVU165
 367:../system/src/gd32f10x/gd32f10x_timer.c **** }
 739              		.loc 1 367 1 is_stmt 0 view .LVU166
 740 0002 7047     		bx	lr
 741              		.cfi_endproc
 742              	.LFE72:
 744              		.section	.text.timer_prescaler_read,"ax",%progbits
 745              		.align	1
 746              		.global	timer_prescaler_read
 747              		.syntax unified
 748              		.thumb
 749              		.thumb_func
 751              	timer_prescaler_read:
 752              	.LVL49:
 753              	.LFB73:
 368:../system/src/gd32f10x/gd32f10x_timer.c **** 
 369:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 370:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      read TIMER prescaler value
 371:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 372:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 373:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     prescaler register value
 374:../system/src/gd32f10x/gd32f10x_timer.c **** */         
 375:../system/src/gd32f10x/gd32f10x_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 376:../system/src/gd32f10x/gd32f10x_timer.c **** {
 754              		.loc 1 376 1 is_stmt 1 view -0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758              		@ link register save eliminated.
 377:../system/src/gd32f10x/gd32f10x_timer.c ****     uint16_t prescaler_value = 0U;
 759              		.loc 1 377 5 view .LVU168
 378:../system/src/gd32f10x/gd32f10x_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 760              		.loc 1 378 5 view .LVU169
 761              		.loc 1 378 34 is_stmt 0 view .LVU170
 762 0000 806A     		ldr	r0, [r0, #40]
 763              	.LVL50:
 379:../system/src/gd32f10x/gd32f10x_timer.c ****     return (prescaler_value);
 764              		.loc 1 379 5 is_stmt 1 view .LVU171
 380:../system/src/gd32f10x/gd32f10x_timer.c **** }
 765              		.loc 1 380 1 is_stmt 0 view .LVU172
 766 0002 80B2     		uxth	r0, r0
 767              		.loc 1 380 1 view .LVU173
 768 0004 7047     		bx	lr
 769              		.cfi_endproc
 770              	.LFE73:
 772              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 773              		.align	1
 774              		.global	timer_single_pulse_mode_config
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 779              	timer_single_pulse_mode_config:
 780              	.LVL51:
 781              	.LFB74:
 381:../system/src/gd32f10x/gd32f10x_timer.c **** 
 382:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 383:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER single pulse mode
 384:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 385:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  spmode:
 386:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 387:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 388:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 389:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 390:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 391:../system/src/gd32f10x/gd32f10x_timer.c **** */
 392:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 393:../system/src/gd32f10x/gd32f10x_timer.c **** {
 782              		.loc 1 393 1 is_stmt 1 view -0
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 0
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 786              		@ link register save eliminated.
 394:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 787              		.loc 1 394 5 view .LVU175
 788              		.loc 1 394 7 is_stmt 0 view .LVU176
 789 0000 0829     		cmp	r1, #8
 790 0002 05D0     		beq	.L47
 395:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 396:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 791              		.loc 1 396 11 is_stmt 1 view .LVU177
 792              		.loc 1 396 13 is_stmt 0 view .LVU178
 793 0004 19B9     		cbnz	r1, .L44
 397:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 794              		.loc 1 397 9 is_stmt 1 view .LVU179
 795 0006 0368     		ldr	r3, [r0]
 796              		.loc 1 397 34 is_stmt 0 view .LVU180
 797 0008 23F00803 		bic	r3, r3, #8
 798 000c 0360     		str	r3, [r0]
 398:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 399:../system/src/gd32f10x/gd32f10x_timer.c ****         /* illegal parameters */        
 400:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 799              		.loc 1 400 5 is_stmt 1 view .LVU181
 800              	.L44:
 401:../system/src/gd32f10x/gd32f10x_timer.c **** }
 801              		.loc 1 401 1 is_stmt 0 view .LVU182
 802 000e 7047     		bx	lr
 803              	.L47:
 395:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 804              		.loc 1 395 9 is_stmt 1 view .LVU183
 805 0010 0368     		ldr	r3, [r0]
 395:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 806              		.loc 1 395 34 is_stmt 0 view .LVU184
 807 0012 43F00803 		orr	r3, r3, #8
 808 0016 0360     		str	r3, [r0]
 809 0018 7047     		bx	lr
 810              		.cfi_endproc
 811              	.LFE74:
 813              		.section	.text.timer_update_source_config,"ax",%progbits
 814              		.align	1
 815              		.global	timer_update_source_config
 816              		.syntax unified
 817              		.thumb
 818              		.thumb_func
 820              	timer_update_source_config:
 821              	.LVL52:
 822              	.LFB75:
 402:../system/src/gd32f10x/gd32f10x_timer.c **** 
 403:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 404:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER update source 
 405:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 406:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  update:
 407:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 408:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 409:../system/src/gd32f10x/gd32f10x_timer.c ****                   or the slave mode controller trigger
 410:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 411:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 412:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 413:../system/src/gd32f10x/gd32f10x_timer.c **** */
 414:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 415:../system/src/gd32f10x/gd32f10x_timer.c **** {
 823              		.loc 1 415 1 is_stmt 1 view -0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		@ link register save eliminated.
 416:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 828              		.loc 1 416 5 view .LVU186
 829              		.loc 1 416 7 is_stmt 0 view .LVU187
 830 0000 0429     		cmp	r1, #4
 831 0002 05D0     		beq	.L51
 417:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 418:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 832              		.loc 1 418 11 is_stmt 1 view .LVU188
 833              		.loc 1 418 13 is_stmt 0 view .LVU189
 834 0004 19B9     		cbnz	r1, .L48
 419:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 835              		.loc 1 419 9 is_stmt 1 view .LVU190
 836 0006 0368     		ldr	r3, [r0]
 837              		.loc 1 419 34 is_stmt 0 view .LVU191
 838 0008 23F00403 		bic	r3, r3, #4
 839 000c 0360     		str	r3, [r0]
 420:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 421:../system/src/gd32f10x/gd32f10x_timer.c ****         /* illegal parameters */
 422:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 840              		.loc 1 422 5 is_stmt 1 view .LVU192
 841              	.L48:
 423:../system/src/gd32f10x/gd32f10x_timer.c **** }
 842              		.loc 1 423 1 is_stmt 0 view .LVU193
 843 000e 7047     		bx	lr
 844              	.L51:
 417:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 845              		.loc 1 417 9 is_stmt 1 view .LVU194
 846 0010 0368     		ldr	r3, [r0]
 417:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 847              		.loc 1 417 34 is_stmt 0 view .LVU195
 848 0012 43F00403 		orr	r3, r3, #4
 849 0016 0360     		str	r3, [r0]
 850 0018 7047     		bx	lr
 851              		.cfi_endproc
 852              	.LFE75:
 854              		.section	.text.timer_dma_enable,"ax",%progbits
 855              		.align	1
 856              		.global	timer_dma_enable
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 861              	timer_dma_enable:
 862              	.LVL53:
 863              	.LFB76:
 424:../system/src/gd32f10x/gd32f10x_timer.c **** 
 425:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 426:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable the TIMER DMA
 427:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 428:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  dma: timer DMA source enable
 429:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 430:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable,TIMERx(x=0..7)
 431:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable,TIMERx(x=0..4,7)
 432:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable,TIMERx(x=0..4,7)
 433:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable,TIMERx(x=0..4,7)
 434:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable,TIMERx(x=0..4,7)
 435:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request enable,TIMERx(x=0,7)
 436:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable,TIMERx(x=0..4,7)
 437:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 438:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 439:../system/src/gd32f10x/gd32f10x_timer.c **** */
 440:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 441:../system/src/gd32f10x/gd32f10x_timer.c **** {
 864              		.loc 1 441 1 is_stmt 1 view -0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 442:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 869              		.loc 1 442 5 view .LVU197
 870 0000 C368     		ldr	r3, [r0, #12]
 871              		.loc 1 442 34 is_stmt 0 view .LVU198
 872 0002 0B43     		orrs	r3, r3, r1
 873 0004 C360     		str	r3, [r0, #12]
 443:../system/src/gd32f10x/gd32f10x_timer.c **** }
 874              		.loc 1 443 1 view .LVU199
 875 0006 7047     		bx	lr
 876              		.cfi_endproc
 877              	.LFE76:
 879              		.section	.text.timer_dma_disable,"ax",%progbits
 880              		.align	1
 881              		.global	timer_dma_disable
 882              		.syntax unified
 883              		.thumb
 884              		.thumb_func
 886              	timer_dma_disable:
 887              	.LVL54:
 888              	.LFB77:
 444:../system/src/gd32f10x/gd32f10x_timer.c **** 
 445:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 446:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable the TIMER DMA
 447:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 448:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  dma: timer DMA source disable
 449:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 450:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA disable,TIMERx(x=0..7)
 451:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA disable,TIMERx(x=0..4,7)
 452:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA disable,TIMERx(x=0..4,7)
 453:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA disable,TIMERx(x=0..4,7)
 454:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA disable,TIMERx(x=0..4,7)
 455:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request disable,TIMERx(x=0,7)
 456:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA disable,TIMERx(x=0..4,7)
 457:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 458:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 459:../system/src/gd32f10x/gd32f10x_timer.c **** */
 460:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 461:../system/src/gd32f10x/gd32f10x_timer.c **** {
 889              		.loc 1 461 1 is_stmt 1 view -0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 0
 892              		@ frame_needed = 0, uses_anonymous_args = 0
 893              		@ link register save eliminated.
 462:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 894              		.loc 1 462 5 view .LVU201
 895 0000 C368     		ldr	r3, [r0, #12]
 896              		.loc 1 462 34 is_stmt 0 view .LVU202
 897 0002 23EA0103 		bic	r3, r3, r1
 898 0006 C360     		str	r3, [r0, #12]
 463:../system/src/gd32f10x/gd32f10x_timer.c **** }
 899              		.loc 1 463 1 view .LVU203
 900 0008 7047     		bx	lr
 901              		.cfi_endproc
 902              	.LFE77:
 904              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 905              		.align	1
 906              		.global	timer_channel_dma_request_source_select
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 911              	timer_channel_dma_request_source_select:
 912              	.LVL55:
 913              	.LFB78:
 464:../system/src/gd32f10x/gd32f10x_timer.c **** 
 465:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 466:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      channel DMA request source selection
 467:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 468:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 469:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 470:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 471:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 472:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 473:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 474:../system/src/gd32f10x/gd32f10x_timer.c **** */
 475:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint32_t dma_request)
 476:../system/src/gd32f10x/gd32f10x_timer.c **** {
 914              		.loc 1 476 1 is_stmt 1 view -0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 477:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 919              		.loc 1 477 5 view .LVU205
 920              		.loc 1 477 7 is_stmt 0 view .LVU206
 921 0000 0829     		cmp	r1, #8
 922 0002 05D0     		beq	.L57
 478:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 479:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 923              		.loc 1 479 11 is_stmt 1 view .LVU207
 924              		.loc 1 479 13 is_stmt 0 view .LVU208
 925 0004 19B9     		cbnz	r1, .L54
 480:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 926              		.loc 1 480 9 is_stmt 1 view .LVU209
 927 0006 4368     		ldr	r3, [r0, #4]
 928              		.loc 1 480 34 is_stmt 0 view .LVU210
 929 0008 23F00803 		bic	r3, r3, #8
 930 000c 4360     		str	r3, [r0, #4]
 481:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 482:../system/src/gd32f10x/gd32f10x_timer.c ****         /* illegal parameters */        
 483:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 931              		.loc 1 483 5 is_stmt 1 view .LVU211
 932              	.L54:
 484:../system/src/gd32f10x/gd32f10x_timer.c **** }
 933              		.loc 1 484 1 is_stmt 0 view .LVU212
 934 000e 7047     		bx	lr
 935              	.L57:
 478:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 936              		.loc 1 478 9 is_stmt 1 view .LVU213
 937 0010 4368     		ldr	r3, [r0, #4]
 478:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 938              		.loc 1 478 34 is_stmt 0 view .LVU214
 939 0012 43F00803 		orr	r3, r3, #8
 940 0016 4360     		str	r3, [r0, #4]
 941 0018 7047     		bx	lr
 942              		.cfi_endproc
 943              	.LFE78:
 945              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 946              		.align	1
 947              		.global	timer_dma_transfer_config
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 952              	timer_dma_transfer_config:
 953              	.LVL56:
 954              	.LFB79:
 485:../system/src/gd32f10x/gd32f10x_timer.c **** 
 486:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 487:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure the TIMER DMA transfer
 488:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 489:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  dma_baseaddr:
 490:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 491:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 492:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 493:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 494:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 495:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 496:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 497:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 498:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 499:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 500:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 501:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 502:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 503:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 504:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 505:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 506:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 507:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 508:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0,7)
 509:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 510:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  dma_lenth:
 511:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 512:../system/src/gd32f10x/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 513:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 514:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 515:../system/src/gd32f10x/gd32f10x_timer.c **** */
 516:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 517:../system/src/gd32f10x/gd32f10x_timer.c **** {
 955              		.loc 1 517 1 is_stmt 1 view -0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 0
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		@ link register save eliminated.
 518:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 960              		.loc 1 518 5 view .LVU216
 961 0000 836C     		ldr	r3, [r0, #72]
 962              		.loc 1 518 32 is_stmt 0 view .LVU217
 963 0002 23F4F853 		bic	r3, r3, #7936
 964 0006 23F01F03 		bic	r3, r3, #31
 965 000a 8364     		str	r3, [r0, #72]
 519:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 966              		.loc 1 519 5 is_stmt 1 view .LVU218
 967 000c 836C     		ldr	r3, [r0, #72]
 968              		.loc 1 519 59 is_stmt 0 view .LVU219
 969 000e 1143     		orrs	r1, r1, r2
 970              	.LVL57:
 971              		.loc 1 519 32 view .LVU220
 972 0010 0B43     		orrs	r3, r3, r1
 973 0012 8364     		str	r3, [r0, #72]
 520:../system/src/gd32f10x/gd32f10x_timer.c **** }
 974              		.loc 1 520 1 view .LVU221
 975 0014 7047     		bx	lr
 976              		.cfi_endproc
 977              	.LFE79:
 979              		.section	.text.timer_event_software_generate,"ax",%progbits
 980              		.align	1
 981              		.global	timer_event_software_generate
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 986              	timer_event_software_generate:
 987              	.LVL58:
 988              	.LFB80:
 521:../system/src/gd32f10x/gd32f10x_timer.c **** 
 522:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 523:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      software generate events 
 524:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 525:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  event: the timer software event generation sources
 526:../system/src/gd32f10x/gd32f10x_timer.c ****                 one or more parameters can be selected which are shown as below:
 527:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event generation, TIMERx(x=0..13)
 528:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation, TIMERx(x=0..
 529:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation, TIMERx(x=0..
 530:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation, TIMERx(x=0..
 531:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation, TIMERx(x=0..
 532:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation, TIMERx(x=0,7) 
 533:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation, TIMERx(x=0..4,7,8,11)
 534:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation, TIMERx(x=0,7)
 535:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 536:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 537:../system/src/gd32f10x/gd32f10x_timer.c **** */
 538:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 539:../system/src/gd32f10x/gd32f10x_timer.c **** {
 989              		.loc 1 539 1 is_stmt 1 view -0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993              		@ link register save eliminated.
 540:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 994              		.loc 1 540 5 view .LVU223
 995 0000 4369     		ldr	r3, [r0, #20]
 996              		.loc 1 540 31 is_stmt 0 view .LVU224
 997 0002 0B43     		orrs	r3, r3, r1
 998 0004 4361     		str	r3, [r0, #20]
 541:../system/src/gd32f10x/gd32f10x_timer.c **** }
 999              		.loc 1 541 1 view .LVU225
 1000 0006 7047     		bx	lr
 1001              		.cfi_endproc
 1002              	.LFE80:
 1004              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1005              		.align	1
 1006              		.global	timer_break_struct_para_init
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
 1011              	timer_break_struct_para_init:
 1012              	.LVL59:
 1013              	.LFB81:
 542:../system/src/gd32f10x/gd32f10x_timer.c **** 
 543:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 544:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 545:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 546:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 547:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 548:../system/src/gd32f10x/gd32f10x_timer.c **** */
 549:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 550:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1014              		.loc 1 550 1 is_stmt 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              		@ link register save eliminated.
 551:../system/src/gd32f10x/gd32f10x_timer.c ****     /* initialize the break parameter struct member with the default value */
 552:../system/src/gd32f10x/gd32f10x_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1019              		.loc 1 552 5 view .LVU227
 1020              		.loc 1 552 32 is_stmt 0 view .LVU228
 1021 0000 0023     		movs	r3, #0
 1022 0002 0380     		strh	r3, [r0]	@ movhi
 553:../system/src/gd32f10x/gd32f10x_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1023              		.loc 1 553 5 is_stmt 1 view .LVU229
 1024              		.loc 1 553 32 is_stmt 0 view .LVU230
 1025 0004 4380     		strh	r3, [r0, #2]	@ movhi
 554:../system/src/gd32f10x/gd32f10x_timer.c ****     breakpara->deadtime        = 0U;
 1026              		.loc 1 554 5 is_stmt 1 view .LVU231
 1027              		.loc 1 554 32 is_stmt 0 view .LVU232
 1028 0006 8380     		strh	r3, [r0, #4]	@ movhi
 555:../system/src/gd32f10x/gd32f10x_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1029              		.loc 1 555 5 is_stmt 1 view .LVU233
 1030              		.loc 1 555 32 is_stmt 0 view .LVU234
 1031 0008 C380     		strh	r3, [r0, #6]	@ movhi
 556:../system/src/gd32f10x/gd32f10x_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1032              		.loc 1 556 5 is_stmt 1 view .LVU235
 1033              		.loc 1 556 32 is_stmt 0 view .LVU236
 1034 000a 0381     		strh	r3, [r0, #8]	@ movhi
 557:../system/src/gd32f10x/gd32f10x_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1035              		.loc 1 557 5 is_stmt 1 view .LVU237
 1036              		.loc 1 557 32 is_stmt 0 view .LVU238
 1037 000c 4381     		strh	r3, [r0, #10]	@ movhi
 558:../system/src/gd32f10x/gd32f10x_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1038              		.loc 1 558 5 is_stmt 1 view .LVU239
 1039              		.loc 1 558 32 is_stmt 0 view .LVU240
 1040 000e 8381     		strh	r3, [r0, #12]	@ movhi
 559:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1041              		.loc 1 559 1 view .LVU241
 1042 0010 7047     		bx	lr
 1043              		.cfi_endproc
 1044              	.LFE81:
 1046              		.section	.text.timer_break_config,"ax",%progbits
 1047              		.align	1
 1048              		.global	timer_break_config
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1053              	timer_break_config:
 1054              	.LVL60:
 1055              	.LFB82:
 560:../system/src/gd32f10x/gd32f10x_timer.c **** 
 561:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 562:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER break function 
 563:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 564:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 565:../system/src/gd32f10x/gd32f10x_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 566:../system/src/gd32f10x/gd32f10x_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 567:../system/src/gd32f10x/gd32f10x_timer.c ****                 deadtime: 0~255
 568:../system/src/gd32f10x/gd32f10x_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 569:../system/src/gd32f10x/gd32f10x_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 570:../system/src/gd32f10x/gd32f10x_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 571:../system/src/gd32f10x/gd32f10x_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 572:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 573:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 574:../system/src/gd32f10x/gd32f10x_timer.c **** */
 575:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 576:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1056              		.loc 1 576 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		.loc 1 576 1 is_stmt 0 view .LVU243
 1061 0000 70B5     		push	{r4, r5, r6, lr}
 1062              		.cfi_def_cfa_offset 16
 1063              		.cfi_offset 4, -16
 1064              		.cfi_offset 5, -12
 1065              		.cfi_offset 6, -8
 1066              		.cfi_offset 14, -4
 577:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1067              		.loc 1 577 5 is_stmt 1 view .LVU244
 1068              		.loc 1 577 64 is_stmt 0 view .LVU245
 1069 0002 0D88     		ldrh	r5, [r1]
 578:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1070              		.loc 1 578 64 view .LVU246
 1071 0004 4E88     		ldrh	r6, [r1, #2]
 579:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 1072              		.loc 1 579 64 view .LVU247
 1073 0006 8C88     		ldrh	r4, [r1, #4]
 580:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 1074              		.loc 1 580 64 view .LVU248
 1075 0008 B1F806E0 		ldrh	lr, [r1, #6]
 581:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1076              		.loc 1 581 64 view .LVU249
 1077 000c B1F808C0 		ldrh	ip, [r1, #8]
 582:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 1078              		.loc 1 582 64 view .LVU250
 1079 0010 4A89     		ldrh	r2, [r1, #10]
 583:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1080              		.loc 1 583 64 view .LVU251
 1081 0012 8B89     		ldrh	r3, [r1, #12]
 577:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1082              		.loc 1 577 32 view .LVU252
 1083 0014 45EA0601 		orr	r1, r5, r6
 1084              	.LVL61:
 577:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1085              		.loc 1 577 32 view .LVU253
 1086 0018 2143     		orrs	r1, r1, r4
 1087 001a 4EEA0101 		orr	r1, lr, r1
 1088 001e 4CEA0101 		orr	r1, ip, r1
 1089 0022 0A43     		orrs	r2, r2, r1
 1090 0024 1343     		orrs	r3, r3, r2
 577:../system/src/gd32f10x/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1091              		.loc 1 577 30 view .LVU254
 1092 0026 4364     		str	r3, [r0, #68]
 584:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1093              		.loc 1 584 1 view .LVU255
 1094 0028 70BD     		pop	{r4, r5, r6, pc}
 1095              		.cfi_endproc
 1096              	.LFE82:
 1098              		.section	.text.timer_break_enable,"ax",%progbits
 1099              		.align	1
 1100              		.global	timer_break_enable
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	timer_break_enable:
 1106              	.LVL62:
 1107              	.LFB83:
 585:../system/src/gd32f10x/gd32f10x_timer.c **** 
 586:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 587:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable TIMER break function
 588:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 589:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 590:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 591:../system/src/gd32f10x/gd32f10x_timer.c **** */
 592:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_break_enable(uint32_t timer_periph)
 593:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1108              		.loc 1 593 1 is_stmt 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112              		@ link register save eliminated.
 594:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1113              		.loc 1 594 5 view .LVU257
 1114 0000 436C     		ldr	r3, [r0, #68]
 1115              		.loc 1 594 30 is_stmt 0 view .LVU258
 1116 0002 43F48053 		orr	r3, r3, #4096
 1117 0006 4364     		str	r3, [r0, #68]
 595:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1118              		.loc 1 595 1 view .LVU259
 1119 0008 7047     		bx	lr
 1120              		.cfi_endproc
 1121              	.LFE83:
 1123              		.section	.text.timer_break_disable,"ax",%progbits
 1124              		.align	1
 1125              		.global	timer_break_disable
 1126              		.syntax unified
 1127              		.thumb
 1128              		.thumb_func
 1130              	timer_break_disable:
 1131              	.LVL63:
 1132              	.LFB84:
 596:../system/src/gd32f10x/gd32f10x_timer.c **** 
 597:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 598:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable TIMER break function
 599:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 600:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 601:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 602:../system/src/gd32f10x/gd32f10x_timer.c **** */
 603:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_break_disable(uint32_t timer_periph)
 604:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1133              		.loc 1 604 1 is_stmt 1 view -0
 1134              		.cfi_startproc
 1135              		@ args = 0, pretend = 0, frame = 0
 1136              		@ frame_needed = 0, uses_anonymous_args = 0
 1137              		@ link register save eliminated.
 605:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1138              		.loc 1 605 5 view .LVU261
 1139 0000 436C     		ldr	r3, [r0, #68]
 1140              		.loc 1 605 30 is_stmt 0 view .LVU262
 1141 0002 23F48053 		bic	r3, r3, #4096
 1142 0006 4364     		str	r3, [r0, #68]
 606:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1143              		.loc 1 606 1 view .LVU263
 1144 0008 7047     		bx	lr
 1145              		.cfi_endproc
 1146              	.LFE84:
 1148              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1149              		.align	1
 1150              		.global	timer_automatic_output_enable
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1155              	timer_automatic_output_enable:
 1156              	.LVL64:
 1157              	.LFB85:
 607:../system/src/gd32f10x/gd32f10x_timer.c **** 
 608:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 609:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable TIMER output automatic function
 610:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 611:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 612:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 613:../system/src/gd32f10x/gd32f10x_timer.c **** */
 614:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 615:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1158              		.loc 1 615 1 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 0
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 1162              		@ link register save eliminated.
 616:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1163              		.loc 1 616 5 view .LVU265
 1164 0000 436C     		ldr	r3, [r0, #68]
 1165              		.loc 1 616 30 is_stmt 0 view .LVU266
 1166 0002 43F48043 		orr	r3, r3, #16384
 1167 0006 4364     		str	r3, [r0, #68]
 617:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1168              		.loc 1 617 1 view .LVU267
 1169 0008 7047     		bx	lr
 1170              		.cfi_endproc
 1171              	.LFE85:
 1173              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1174              		.align	1
 1175              		.global	timer_automatic_output_disable
 1176              		.syntax unified
 1177              		.thumb
 1178              		.thumb_func
 1180              	timer_automatic_output_disable:
 1181              	.LVL65:
 1182              	.LFB86:
 618:../system/src/gd32f10x/gd32f10x_timer.c **** 
 619:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 620:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable TIMER output automatic function
 621:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 622:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 623:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 624:../system/src/gd32f10x/gd32f10x_timer.c **** */
 625:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 626:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1183              		.loc 1 626 1 is_stmt 1 view -0
 1184              		.cfi_startproc
 1185              		@ args = 0, pretend = 0, frame = 0
 1186              		@ frame_needed = 0, uses_anonymous_args = 0
 1187              		@ link register save eliminated.
 627:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1188              		.loc 1 627 5 view .LVU269
 1189 0000 436C     		ldr	r3, [r0, #68]
 1190              		.loc 1 627 30 is_stmt 0 view .LVU270
 1191 0002 23F48043 		bic	r3, r3, #16384
 1192 0006 4364     		str	r3, [r0, #68]
 628:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1193              		.loc 1 628 1 view .LVU271
 1194 0008 7047     		bx	lr
 1195              		.cfi_endproc
 1196              	.LFE86:
 1198              		.section	.text.timer_primary_output_config,"ax",%progbits
 1199              		.align	1
 1200              		.global	timer_primary_output_config
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1205              	timer_primary_output_config:
 1206              	.LVL66:
 1207              	.LFB87:
 629:../system/src/gd32f10x/gd32f10x_timer.c **** 
 630:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 631:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable or disable TIMER primary output function
 632:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 633:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 634:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 635:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 636:../system/src/gd32f10x/gd32f10x_timer.c **** */
 637:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 638:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1208              		.loc 1 638 1 is_stmt 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 639:../system/src/gd32f10x/gd32f10x_timer.c ****     if(ENABLE == newvalue){
 1213              		.loc 1 639 5 view .LVU273
 1214              		.loc 1 639 7 is_stmt 0 view .LVU274
 1215 0000 0129     		cmp	r1, #1
 1216 0002 04D0     		beq	.L70
 640:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 641:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 642:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1217              		.loc 1 642 9 is_stmt 1 view .LVU275
 1218 0004 436C     		ldr	r3, [r0, #68]
 1219              		.loc 1 642 34 is_stmt 0 view .LVU276
 1220 0006 23F40043 		bic	r3, r3, #32768
 1221 000a 4364     		str	r3, [r0, #68]
 643:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 644:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1222              		.loc 1 644 1 view .LVU277
 1223 000c 7047     		bx	lr
 1224              	.L70:
 640:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1225              		.loc 1 640 9 is_stmt 1 view .LVU278
 1226 000e 436C     		ldr	r3, [r0, #68]
 640:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1227              		.loc 1 640 34 is_stmt 0 view .LVU279
 1228 0010 43F40043 		orr	r3, r3, #32768
 1229 0014 4364     		str	r3, [r0, #68]
 1230 0016 7047     		bx	lr
 1231              		.cfi_endproc
 1232              	.LFE87:
 1234              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1235              		.align	1
 1236              		.global	timer_channel_control_shadow_config
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1241              	timer_channel_control_shadow_config:
 1242              	.LVL67:
 1243              	.LFB88:
 645:../system/src/gd32f10x/gd32f10x_timer.c **** 
 646:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 647:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable or disable channel capture/compare control shadow register 
 648:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 649:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 650:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 651:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 652:../system/src/gd32f10x/gd32f10x_timer.c **** */
 653:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 654:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1244              		.loc 1 654 1 is_stmt 1 view -0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 0
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248              		@ link register save eliminated.
 655:../system/src/gd32f10x/gd32f10x_timer.c ****      if(ENABLE == newvalue){
 1249              		.loc 1 655 6 view .LVU281
 1250              		.loc 1 655 8 is_stmt 0 view .LVU282
 1251 0000 0129     		cmp	r1, #1
 1252 0002 04D0     		beq	.L74
 656:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 657:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 658:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1253              		.loc 1 658 9 is_stmt 1 view .LVU283
 1254 0004 4368     		ldr	r3, [r0, #4]
 1255              		.loc 1 658 34 is_stmt 0 view .LVU284
 1256 0006 23F00103 		bic	r3, r3, #1
 1257 000a 4360     		str	r3, [r0, #4]
 659:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 660:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1258              		.loc 1 660 1 view .LVU285
 1259 000c 7047     		bx	lr
 1260              	.L74:
 656:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1261              		.loc 1 656 9 is_stmt 1 view .LVU286
 1262 000e 4368     		ldr	r3, [r0, #4]
 656:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1263              		.loc 1 656 34 is_stmt 0 view .LVU287
 1264 0010 43F00103 		orr	r3, r3, #1
 1265 0014 4360     		str	r3, [r0, #4]
 1266 0016 7047     		bx	lr
 1267              		.cfi_endproc
 1268              	.LFE88:
 1270              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1271              		.align	1
 1272              		.global	timer_channel_control_shadow_update_config
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	timer_channel_control_shadow_update_config:
 1278              	.LVL68:
 1279              	.LFB89:
 661:../system/src/gd32f10x/gd32f10x_timer.c **** 
 662:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 663:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel control shadow register update control
 664:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 665:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 666:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 667:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 668:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 669:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 670:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 671:../system/src/gd32f10x/gd32f10x_timer.c **** */              
 672:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint32_t ccuctl)
 673:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1280              		.loc 1 673 1 is_stmt 1 view -0
 1281              		.cfi_startproc
 1282              		@ args = 0, pretend = 0, frame = 0
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 1284              		@ link register save eliminated.
 674:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1285              		.loc 1 674 5 view .LVU289
 1286              		.loc 1 674 7 is_stmt 0 view .LVU290
 1287 0000 21B9     		cbnz	r1, .L76
 675:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1288              		.loc 1 675 9 is_stmt 1 view .LVU291
 1289 0002 4368     		ldr	r3, [r0, #4]
 1290              		.loc 1 675 34 is_stmt 0 view .LVU292
 1291 0004 23F00403 		bic	r3, r3, #4
 1292 0008 4360     		str	r3, [r0, #4]
 1293 000a 7047     		bx	lr
 1294              	.L76:
 676:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1295              		.loc 1 676 11 is_stmt 1 view .LVU293
 1296              		.loc 1 676 13 is_stmt 0 view .LVU294
 1297 000c 0429     		cmp	r1, #4
 1298 000e 00D0     		beq	.L78
 1299              	.L75:
 677:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 678:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 679:../system/src/gd32f10x/gd32f10x_timer.c ****         /* illegal parameters */        
 680:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 681:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1300              		.loc 1 681 1 view .LVU295
 1301 0010 7047     		bx	lr
 1302              	.L78:
 677:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1303              		.loc 1 677 9 is_stmt 1 view .LVU296
 1304 0012 4368     		ldr	r3, [r0, #4]
 677:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1305              		.loc 1 677 34 is_stmt 0 view .LVU297
 1306 0014 43F00403 		orr	r3, r3, #4
 1307 0018 4360     		str	r3, [r0, #4]
 680:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1308              		.loc 1 680 5 is_stmt 1 view .LVU298
 1309              		.loc 1 681 1 is_stmt 0 view .LVU299
 1310 001a F9E7     		b	.L75
 1311              		.cfi_endproc
 1312              	.LFE89:
 1314              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1315              		.align	1
 1316              		.global	timer_channel_output_struct_para_init
 1317              		.syntax unified
 1318              		.thumb
 1319              		.thumb_func
 1321              	timer_channel_output_struct_para_init:
 1322              	.LVL69:
 1323              	.LFB90:
 682:../system/src/gd32f10x/gd32f10x_timer.c **** 
 683:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 684:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 685:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 686:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 687:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 688:../system/src/gd32f10x/gd32f10x_timer.c **** */
 689:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 690:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1324              		.loc 1 690 1 is_stmt 1 view -0
 1325              		.cfi_startproc
 1326              		@ args = 0, pretend = 0, frame = 0
 1327              		@ frame_needed = 0, uses_anonymous_args = 0
 1328              		@ link register save eliminated.
 691:../system/src/gd32f10x/gd32f10x_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 692:../system/src/gd32f10x/gd32f10x_timer.c ****     ocpara->outputstate  = TIMER_CCX_DISABLE;
 1329              		.loc 1 692 5 view .LVU301
 1330              		.loc 1 692 26 is_stmt 0 view .LVU302
 1331 0000 0023     		movs	r3, #0
 1332 0002 0380     		strh	r3, [r0]	@ movhi
 693:../system/src/gd32f10x/gd32f10x_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1333              		.loc 1 693 5 is_stmt 1 view .LVU303
 1334              		.loc 1 693 26 is_stmt 0 view .LVU304
 1335 0004 4380     		strh	r3, [r0, #2]	@ movhi
 694:../system/src/gd32f10x/gd32f10x_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1336              		.loc 1 694 5 is_stmt 1 view .LVU305
 1337              		.loc 1 694 26 is_stmt 0 view .LVU306
 1338 0006 8380     		strh	r3, [r0, #4]	@ movhi
 695:../system/src/gd32f10x/gd32f10x_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1339              		.loc 1 695 5 is_stmt 1 view .LVU307
 1340              		.loc 1 695 26 is_stmt 0 view .LVU308
 1341 0008 C380     		strh	r3, [r0, #6]	@ movhi
 696:../system/src/gd32f10x/gd32f10x_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1342              		.loc 1 696 5 is_stmt 1 view .LVU309
 1343              		.loc 1 696 26 is_stmt 0 view .LVU310
 1344 000a 0381     		strh	r3, [r0, #8]	@ movhi
 697:../system/src/gd32f10x/gd32f10x_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1345              		.loc 1 697 5 is_stmt 1 view .LVU311
 1346              		.loc 1 697 26 is_stmt 0 view .LVU312
 1347 000c 4381     		strh	r3, [r0, #10]	@ movhi
 698:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1348              		.loc 1 698 1 view .LVU313
 1349 000e 7047     		bx	lr
 1350              		.cfi_endproc
 1351              	.LFE90:
 1353              		.section	.text.timer_channel_output_config,"ax",%progbits
 1354              		.align	1
 1355              		.global	timer_channel_output_config
 1356              		.syntax unified
 1357              		.thumb
 1358              		.thumb_func
 1360              	timer_channel_output_config:
 1361              	.LVL70:
 1362              	.LFB91:
 699:../system/src/gd32f10x/gd32f10x_timer.c **** 
 700:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 701:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel output function
 702:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 703:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
 704:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 705:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 706:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 707:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 708:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 709:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 710:../system/src/gd32f10x/gd32f10x_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 711:../system/src/gd32f10x/gd32f10x_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 712:../system/src/gd32f10x/gd32f10x_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 713:../system/src/gd32f10x/gd32f10x_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 714:../system/src/gd32f10x/gd32f10x_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 715:../system/src/gd32f10x/gd32f10x_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 716:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 717:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 718:../system/src/gd32f10x/gd32f10x_timer.c **** */
 719:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 720:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1363              		.loc 1 720 1 is_stmt 1 view -0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 0
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 1367              		@ link register save eliminated.
 721:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 1368              		.loc 1 721 5 view .LVU315
 1369 0000 0329     		cmp	r1, #3
 1370 0002 00F2EE80 		bhi	.L80
 1371 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1372              	.L83:
 1373 000a 0400     		.2byte	(.L86-.L83)/2
 1374 000c 4100     		.2byte	(.L85-.L83)/2
 1375 000e 8400     		.2byte	(.L84-.L83)/2
 1376 0010 C600     		.2byte	(.L82-.L83)/2
 1377              		.p2align 1
 1378              	.L86:
 722:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 723:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
 724:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0EN bit */
 725:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1379              		.loc 1 725 9 view .LVU316
 1380 0012 036A     		ldr	r3, [r0, #32]
 1381              		.loc 1 725 36 is_stmt 0 view .LVU317
 1382 0014 23F00103 		bic	r3, r3, #1
 1383 0018 0362     		str	r3, [r0, #32]
 726:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1384              		.loc 1 726 9 is_stmt 1 view .LVU318
 1385 001a 8369     		ldr	r3, [r0, #24]
 1386              		.loc 1 726 36 is_stmt 0 view .LVU319
 1387 001c 23F00303 		bic	r3, r3, #3
 1388 0020 8361     		str	r3, [r0, #24]
 727:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
 728:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1389              		.loc 1 728 9 is_stmt 1 view .LVU320
 1390 0022 036A     		ldr	r3, [r0, #32]
 1391              		.loc 1 728 55 is_stmt 0 view .LVU321
 1392 0024 1188     		ldrh	r1, [r2]
 1393              	.LVL71:
 1394              		.loc 1 728 36 view .LVU322
 1395 0026 0B43     		orrs	r3, r3, r1
 1396 0028 0362     		str	r3, [r0, #32]
 729:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0P bit */
 730:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1397              		.loc 1 730 9 is_stmt 1 view .LVU323
 1398 002a 036A     		ldr	r3, [r0, #32]
 1399              		.loc 1 730 36 is_stmt 0 view .LVU324
 1400 002c 23F00203 		bic	r3, r3, #2
 1401 0030 0362     		str	r3, [r0, #32]
 731:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0P bit */
 732:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1402              		.loc 1 732 9 is_stmt 1 view .LVU325
 1403 0032 036A     		ldr	r3, [r0, #32]
 1404              		.loc 1 732 55 is_stmt 0 view .LVU326
 1405 0034 9188     		ldrh	r1, [r2, #4]
 1406              		.loc 1 732 36 view .LVU327
 1407 0036 0B43     		orrs	r3, r3, r1
 1408 0038 0362     		str	r3, [r0, #32]
 733:../system/src/gd32f10x/gd32f10x_timer.c **** 
 734:../system/src/gd32f10x/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1409              		.loc 1 734 9 is_stmt 1 view .LVU328
 1410              		.loc 1 734 11 is_stmt 0 view .LVU329
 1411 003a 6A4B     		ldr	r3, .L92
 1412 003c 9842     		cmp	r0, r3
 1413 003e 04D0     		beq	.L87
 1414              		.loc 1 734 37 discriminator 1 view .LVU330
 1415 0040 03F50063 		add	r3, r3, #2048
 1416 0044 9842     		cmp	r0, r3
 1417 0046 40F0CC80 		bne	.L80
 1418              	.L87:
 735:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the CH0NEN bit */
 736:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1419              		.loc 1 736 13 is_stmt 1 view .LVU331
 1420 004a 036A     		ldr	r3, [r0, #32]
 1421              		.loc 1 736 40 is_stmt 0 view .LVU332
 1422 004c 23F00403 		bic	r3, r3, #4
 1423 0050 0362     		str	r3, [r0, #32]
 737:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the CH0NEN bit */
 738:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1424              		.loc 1 738 13 is_stmt 1 view .LVU333
 1425 0052 036A     		ldr	r3, [r0, #32]
 1426              		.loc 1 738 59 is_stmt 0 view .LVU334
 1427 0054 5188     		ldrh	r1, [r2, #2]
 1428              		.loc 1 738 40 view .LVU335
 1429 0056 0B43     		orrs	r3, r3, r1
 1430 0058 0362     		str	r3, [r0, #32]
 739:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the CH0NP bit */
 740:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1431              		.loc 1 740 13 is_stmt 1 view .LVU336
 1432 005a 036A     		ldr	r3, [r0, #32]
 1433              		.loc 1 740 40 is_stmt 0 view .LVU337
 1434 005c 23F00803 		bic	r3, r3, #8
 1435 0060 0362     		str	r3, [r0, #32]
 741:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the CH0NP bit */
 742:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1436              		.loc 1 742 13 is_stmt 1 view .LVU338
 1437 0062 036A     		ldr	r3, [r0, #32]
 1438              		.loc 1 742 59 is_stmt 0 view .LVU339
 1439 0064 D188     		ldrh	r1, [r2, #6]
 1440              		.loc 1 742 40 view .LVU340
 1441 0066 0B43     		orrs	r3, r3, r1
 1442 0068 0362     		str	r3, [r0, #32]
 743:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the ISO0 bit */
 744:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1443              		.loc 1 744 13 is_stmt 1 view .LVU341
 1444 006a 4368     		ldr	r3, [r0, #4]
 1445              		.loc 1 744 38 is_stmt 0 view .LVU342
 1446 006c 23F48073 		bic	r3, r3, #256
 1447 0070 4360     		str	r3, [r0, #4]
 745:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the ISO0 bit */
 746:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1448              		.loc 1 746 13 is_stmt 1 view .LVU343
 1449 0072 4368     		ldr	r3, [r0, #4]
 1450              		.loc 1 746 57 is_stmt 0 view .LVU344
 1451 0074 1189     		ldrh	r1, [r2, #8]
 1452              		.loc 1 746 38 view .LVU345
 1453 0076 0B43     		orrs	r3, r3, r1
 1454 0078 4360     		str	r3, [r0, #4]
 747:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the ISO0N bit */
 748:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1455              		.loc 1 748 13 is_stmt 1 view .LVU346
 1456 007a 4368     		ldr	r3, [r0, #4]
 1457              		.loc 1 748 38 is_stmt 0 view .LVU347
 1458 007c 23F40073 		bic	r3, r3, #512
 1459 0080 4360     		str	r3, [r0, #4]
 749:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the ISO0N bit */
 750:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1460              		.loc 1 750 13 is_stmt 1 view .LVU348
 1461 0082 4368     		ldr	r3, [r0, #4]
 1462              		.loc 1 750 57 is_stmt 0 view .LVU349
 1463 0084 5289     		ldrh	r2, [r2, #10]
 1464              	.LVL72:
 1465              		.loc 1 750 38 view .LVU350
 1466 0086 1343     		orrs	r3, r3, r2
 1467 0088 4360     		str	r3, [r0, #4]
 1468 008a 7047     		bx	lr
 1469              	.LVL73:
 1470              	.L85:
 751:../system/src/gd32f10x/gd32f10x_timer.c ****         }
 752:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 753:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 754:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
 755:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1EN bit */
 756:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1471              		.loc 1 756 9 is_stmt 1 view .LVU351
 1472 008c 036A     		ldr	r3, [r0, #32]
 1473              		.loc 1 756 36 is_stmt 0 view .LVU352
 1474 008e 23F01003 		bic	r3, r3, #16
 1475 0092 0362     		str	r3, [r0, #32]
 757:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1476              		.loc 1 757 9 is_stmt 1 view .LVU353
 1477 0094 8369     		ldr	r3, [r0, #24]
 1478              		.loc 1 757 36 is_stmt 0 view .LVU354
 1479 0096 23F44073 		bic	r3, r3, #768
 1480 009a 8361     		str	r3, [r0, #24]
 758:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
 759:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 4U);
 1481              		.loc 1 759 9 is_stmt 1 view .LVU355
 1482 009c 036A     		ldr	r3, [r0, #32]
 1483              		.loc 1 759 67 is_stmt 0 view .LVU356
 1484 009e 1188     		ldrh	r1, [r2]
 1485              	.LVL74:
 1486              		.loc 1 759 36 view .LVU357
 1487 00a0 43EA0113 		orr	r3, r3, r1, lsl #4
 1488 00a4 0362     		str	r3, [r0, #32]
 760:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1P bit */
 761:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1489              		.loc 1 761 9 is_stmt 1 view .LVU358
 1490 00a6 036A     		ldr	r3, [r0, #32]
 1491              		.loc 1 761 36 is_stmt 0 view .LVU359
 1492 00a8 23F02003 		bic	r3, r3, #32
 1493 00ac 0362     		str	r3, [r0, #32]
 762:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1P bit */
 763:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity)<< 4U);
 1494              		.loc 1 763 9 is_stmt 1 view .LVU360
 1495 00ae 036A     		ldr	r3, [r0, #32]
 1496              		.loc 1 763 67 is_stmt 0 view .LVU361
 1497 00b0 9188     		ldrh	r1, [r2, #4]
 1498              		.loc 1 763 36 view .LVU362
 1499 00b2 43EA0113 		orr	r3, r3, r1, lsl #4
 1500 00b6 0362     		str	r3, [r0, #32]
 764:../system/src/gd32f10x/gd32f10x_timer.c **** 
 765:../system/src/gd32f10x/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1501              		.loc 1 765 9 is_stmt 1 view .LVU363
 1502              		.loc 1 765 11 is_stmt 0 view .LVU364
 1503 00b8 4A4B     		ldr	r3, .L92
 1504 00ba 9842     		cmp	r0, r3
 1505 00bc 04D0     		beq	.L88
 1506              		.loc 1 765 37 discriminator 1 view .LVU365
 1507 00be 03F50063 		add	r3, r3, #2048
 1508 00c2 9842     		cmp	r0, r3
 1509 00c4 40F08D80 		bne	.L80
 1510              	.L88:
 766:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the CH1NEN bit */
 767:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 1511              		.loc 1 767 13 is_stmt 1 view .LVU366
 1512 00c8 036A     		ldr	r3, [r0, #32]
 1513              		.loc 1 767 40 is_stmt 0 view .LVU367
 1514 00ca 23F04003 		bic	r3, r3, #64
 1515 00ce 0362     		str	r3, [r0, #32]
 768:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the CH1NEN bit */
 769:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate)<< 4U);
 1516              		.loc 1 769 13 is_stmt 1 view .LVU368
 1517 00d0 036A     		ldr	r3, [r0, #32]
 1518              		.loc 1 769 71 is_stmt 0 view .LVU369
 1519 00d2 5188     		ldrh	r1, [r2, #2]
 1520              		.loc 1 769 40 view .LVU370
 1521 00d4 43EA0113 		orr	r3, r3, r1, lsl #4
 1522 00d8 0362     		str	r3, [r0, #32]
 770:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the CH1NP bit */
 771:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 1523              		.loc 1 771 13 is_stmt 1 view .LVU371
 1524 00da 036A     		ldr	r3, [r0, #32]
 1525              		.loc 1 771 40 is_stmt 0 view .LVU372
 1526 00dc 23F08003 		bic	r3, r3, #128
 1527 00e0 0362     		str	r3, [r0, #32]
 772:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the CH1NP bit */
 773:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity)<< 4U);
 1528              		.loc 1 773 13 is_stmt 1 view .LVU373
 1529 00e2 036A     		ldr	r3, [r0, #32]
 1530              		.loc 1 773 71 is_stmt 0 view .LVU374
 1531 00e4 D188     		ldrh	r1, [r2, #6]
 1532              		.loc 1 773 40 view .LVU375
 1533 00e6 43EA0113 		orr	r3, r3, r1, lsl #4
 1534 00ea 0362     		str	r3, [r0, #32]
 774:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the ISO1 bit */
 775:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 1535              		.loc 1 775 13 is_stmt 1 view .LVU376
 1536 00ec 4368     		ldr	r3, [r0, #4]
 1537              		.loc 1 775 38 is_stmt 0 view .LVU377
 1538 00ee 23F48063 		bic	r3, r3, #1024
 1539 00f2 4360     		str	r3, [r0, #4]
 776:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the ISO1 bit */
 777:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate)<< 2U);
 1540              		.loc 1 777 13 is_stmt 1 view .LVU378
 1541 00f4 4368     		ldr	r3, [r0, #4]
 1542              		.loc 1 777 69 is_stmt 0 view .LVU379
 1543 00f6 1189     		ldrh	r1, [r2, #8]
 1544              		.loc 1 777 38 view .LVU380
 1545 00f8 43EA8103 		orr	r3, r3, r1, lsl #2
 1546 00fc 4360     		str	r3, [r0, #4]
 778:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the ISO1N bit */
 779:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 1547              		.loc 1 779 13 is_stmt 1 view .LVU381
 1548 00fe 4368     		ldr	r3, [r0, #4]
 1549              		.loc 1 779 38 is_stmt 0 view .LVU382
 1550 0100 23F40063 		bic	r3, r3, #2048
 1551 0104 4360     		str	r3, [r0, #4]
 780:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the ISO1N bit */
 781:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate)<< 2U);
 1552              		.loc 1 781 13 is_stmt 1 view .LVU383
 1553 0106 4368     		ldr	r3, [r0, #4]
 1554              		.loc 1 781 69 is_stmt 0 view .LVU384
 1555 0108 5289     		ldrh	r2, [r2, #10]
 1556              	.LVL75:
 1557              		.loc 1 781 38 view .LVU385
 1558 010a 43EA8203 		orr	r3, r3, r2, lsl #2
 1559 010e 4360     		str	r3, [r0, #4]
 1560 0110 7047     		bx	lr
 1561              	.LVL76:
 1562              	.L84:
 782:../system/src/gd32f10x/gd32f10x_timer.c ****         }
 783:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 784:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 785:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
 786:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH2EN bit */
 787:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 1563              		.loc 1 787 9 is_stmt 1 view .LVU386
 1564 0112 036A     		ldr	r3, [r0, #32]
 1565              		.loc 1 787 36 is_stmt 0 view .LVU387
 1566 0114 23F48073 		bic	r3, r3, #256
 1567 0118 0362     		str	r3, [r0, #32]
 788:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1568              		.loc 1 788 9 is_stmt 1 view .LVU388
 1569 011a C369     		ldr	r3, [r0, #28]
 1570              		.loc 1 788 36 is_stmt 0 view .LVU389
 1571 011c 23F00303 		bic	r3, r3, #3
 1572 0120 C361     		str	r3, [r0, #28]
 789:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH2EN bit */
 790:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 8U);
 1573              		.loc 1 790 9 is_stmt 1 view .LVU390
 1574 0122 036A     		ldr	r3, [r0, #32]
 1575              		.loc 1 790 67 is_stmt 0 view .LVU391
 1576 0124 1188     		ldrh	r1, [r2]
 1577              	.LVL77:
 1578              		.loc 1 790 36 view .LVU392
 1579 0126 43EA0123 		orr	r3, r3, r1, lsl #8
 1580 012a 0362     		str	r3, [r0, #32]
 791:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH2P bit */
 792:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 1581              		.loc 1 792 9 is_stmt 1 view .LVU393
 1582 012c 036A     		ldr	r3, [r0, #32]
 1583              		.loc 1 792 36 is_stmt 0 view .LVU394
 1584 012e 23F40073 		bic	r3, r3, #512
 1585 0132 0362     		str	r3, [r0, #32]
 793:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH2P bit */
 794:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity)<< 8U);
 1586              		.loc 1 794 9 is_stmt 1 view .LVU395
 1587 0134 036A     		ldr	r3, [r0, #32]
 1588              		.loc 1 794 67 is_stmt 0 view .LVU396
 1589 0136 9188     		ldrh	r1, [r2, #4]
 1590              		.loc 1 794 36 view .LVU397
 1591 0138 43EA0123 		orr	r3, r3, r1, lsl #8
 1592 013c 0362     		str	r3, [r0, #32]
 795:../system/src/gd32f10x/gd32f10x_timer.c **** 
 796:../system/src/gd32f10x/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1593              		.loc 1 796 9 is_stmt 1 view .LVU398
 1594              		.loc 1 796 11 is_stmt 0 view .LVU399
 1595 013e 294B     		ldr	r3, .L92
 1596 0140 9842     		cmp	r0, r3
 1597 0142 03D0     		beq	.L89
 1598              		.loc 1 796 37 discriminator 1 view .LVU400
 1599 0144 03F50063 		add	r3, r3, #2048
 1600 0148 9842     		cmp	r0, r3
 1601 014a 4AD1     		bne	.L80
 1602              	.L89:
 797:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the CH2NEN bit */
 798:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 1603              		.loc 1 798 13 is_stmt 1 view .LVU401
 1604 014c 036A     		ldr	r3, [r0, #32]
 1605              		.loc 1 798 40 is_stmt 0 view .LVU402
 1606 014e 23F48063 		bic	r3, r3, #1024
 1607 0152 0362     		str	r3, [r0, #32]
 799:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the CH2NEN bit */
 800:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate)<< 8U);
 1608              		.loc 1 800 13 is_stmt 1 view .LVU403
 1609 0154 036A     		ldr	r3, [r0, #32]
 1610              		.loc 1 800 71 is_stmt 0 view .LVU404
 1611 0156 5188     		ldrh	r1, [r2, #2]
 1612              		.loc 1 800 40 view .LVU405
 1613 0158 43EA0123 		orr	r3, r3, r1, lsl #8
 1614 015c 0362     		str	r3, [r0, #32]
 801:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the CH2NP bit */
 802:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 1615              		.loc 1 802 13 is_stmt 1 view .LVU406
 1616 015e 036A     		ldr	r3, [r0, #32]
 1617              		.loc 1 802 40 is_stmt 0 view .LVU407
 1618 0160 23F40063 		bic	r3, r3, #2048
 1619 0164 0362     		str	r3, [r0, #32]
 803:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the CH2NP bit */
 804:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity)<< 8U);
 1620              		.loc 1 804 13 is_stmt 1 view .LVU408
 1621 0166 036A     		ldr	r3, [r0, #32]
 1622              		.loc 1 804 71 is_stmt 0 view .LVU409
 1623 0168 D188     		ldrh	r1, [r2, #6]
 1624              		.loc 1 804 40 view .LVU410
 1625 016a 43EA0123 		orr	r3, r3, r1, lsl #8
 1626 016e 0362     		str	r3, [r0, #32]
 805:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the ISO2 bit */
 806:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 1627              		.loc 1 806 13 is_stmt 1 view .LVU411
 1628 0170 4368     		ldr	r3, [r0, #4]
 1629              		.loc 1 806 38 is_stmt 0 view .LVU412
 1630 0172 23F48053 		bic	r3, r3, #4096
 1631 0176 4360     		str	r3, [r0, #4]
 807:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the ISO2 bit */
 808:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate)<< 4U);
 1632              		.loc 1 808 13 is_stmt 1 view .LVU413
 1633 0178 4368     		ldr	r3, [r0, #4]
 1634              		.loc 1 808 69 is_stmt 0 view .LVU414
 1635 017a 1189     		ldrh	r1, [r2, #8]
 1636              		.loc 1 808 38 view .LVU415
 1637 017c 43EA0113 		orr	r3, r3, r1, lsl #4
 1638 0180 4360     		str	r3, [r0, #4]
 809:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the ISO2N bit */
 810:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 1639              		.loc 1 810 13 is_stmt 1 view .LVU416
 1640 0182 4368     		ldr	r3, [r0, #4]
 1641              		.loc 1 810 38 is_stmt 0 view .LVU417
 1642 0184 23F40053 		bic	r3, r3, #8192
 1643 0188 4360     		str	r3, [r0, #4]
 811:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the ISO2N bit */
 812:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate)<< 4U);
 1644              		.loc 1 812 13 is_stmt 1 view .LVU418
 1645 018a 4368     		ldr	r3, [r0, #4]
 1646              		.loc 1 812 69 is_stmt 0 view .LVU419
 1647 018c 5289     		ldrh	r2, [r2, #10]
 1648              	.LVL78:
 1649              		.loc 1 812 38 view .LVU420
 1650 018e 43EA0213 		orr	r3, r3, r2, lsl #4
 1651 0192 4360     		str	r3, [r0, #4]
 1652 0194 7047     		bx	lr
 1653              	.LVL79:
 1654              	.L82:
 813:../system/src/gd32f10x/gd32f10x_timer.c ****         }
 814:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 815:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 816:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
 817:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH3EN bit */
 818:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 1655              		.loc 1 818 9 is_stmt 1 view .LVU421
 1656 0196 036A     		ldr	r3, [r0, #32]
 1657              		.loc 1 818 36 is_stmt 0 view .LVU422
 1658 0198 23F48053 		bic	r3, r3, #4096
 1659 019c 0362     		str	r3, [r0, #32]
 819:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1660              		.loc 1 819 9 is_stmt 1 view .LVU423
 1661 019e C369     		ldr	r3, [r0, #28]
 1662              		.loc 1 819 36 is_stmt 0 view .LVU424
 1663 01a0 23F44073 		bic	r3, r3, #768
 1664 01a4 C361     		str	r3, [r0, #28]
 820:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH3EN bit */
 821:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 12U);
 1665              		.loc 1 821 9 is_stmt 1 view .LVU425
 1666 01a6 036A     		ldr	r3, [r0, #32]
 1667              		.loc 1 821 67 is_stmt 0 view .LVU426
 1668 01a8 1188     		ldrh	r1, [r2]
 1669              	.LVL80:
 1670              		.loc 1 821 36 view .LVU427
 1671 01aa 43EA0133 		orr	r3, r3, r1, lsl #12
 1672 01ae 0362     		str	r3, [r0, #32]
 822:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH3P bit */
 823:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 1673              		.loc 1 823 9 is_stmt 1 view .LVU428
 1674 01b0 036A     		ldr	r3, [r0, #32]
 1675              		.loc 1 823 36 is_stmt 0 view .LVU429
 1676 01b2 23F40053 		bic	r3, r3, #8192
 1677 01b6 0362     		str	r3, [r0, #32]
 824:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH3P bit */
 825:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity)<< 12U);
 1678              		.loc 1 825 9 is_stmt 1 view .LVU430
 1679 01b8 036A     		ldr	r3, [r0, #32]
 1680              		.loc 1 825 67 is_stmt 0 view .LVU431
 1681 01ba 9188     		ldrh	r1, [r2, #4]
 1682              		.loc 1 825 36 view .LVU432
 1683 01bc 43EA0133 		orr	r3, r3, r1, lsl #12
 1684 01c0 0362     		str	r3, [r0, #32]
 826:../system/src/gd32f10x/gd32f10x_timer.c **** 
 827:../system/src/gd32f10x/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1685              		.loc 1 827 9 is_stmt 1 view .LVU433
 1686              		.loc 1 827 11 is_stmt 0 view .LVU434
 1687 01c2 084B     		ldr	r3, .L92
 1688 01c4 9842     		cmp	r0, r3
 1689 01c6 03D0     		beq	.L90
 1690              		.loc 1 827 37 discriminator 1 view .LVU435
 1691 01c8 03F50063 		add	r3, r3, #2048
 1692 01cc 9842     		cmp	r0, r3
 1693 01ce 08D1     		bne	.L80
 1694              	.L90:
 828:../system/src/gd32f10x/gd32f10x_timer.c ****             /* reset the ISO3 bit */
 829:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 1695              		.loc 1 829 13 is_stmt 1 view .LVU436
 1696 01d0 4368     		ldr	r3, [r0, #4]
 1697              		.loc 1 829 38 is_stmt 0 view .LVU437
 1698 01d2 23F48043 		bic	r3, r3, #16384
 1699 01d6 4360     		str	r3, [r0, #4]
 830:../system/src/gd32f10x/gd32f10x_timer.c ****             /* set the ISO3 bit */
 831:../system/src/gd32f10x/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate)<< 6U);
 1700              		.loc 1 831 13 is_stmt 1 view .LVU438
 1701 01d8 4368     		ldr	r3, [r0, #4]
 1702              		.loc 1 831 69 is_stmt 0 view .LVU439
 1703 01da 1289     		ldrh	r2, [r2, #8]
 1704              	.LVL81:
 1705              		.loc 1 831 38 view .LVU440
 1706 01dc 43EA8213 		orr	r3, r3, r2, lsl #6
 1707 01e0 4360     		str	r3, [r0, #4]
 1708              	.L80:
 832:../system/src/gd32f10x/gd32f10x_timer.c ****         }
 833:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 834:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 835:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 836:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 837:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1709              		.loc 1 837 1 view .LVU441
 1710 01e2 7047     		bx	lr
 1711              	.L93:
 1712              		.align	2
 1713              	.L92:
 1714 01e4 002C0140 		.word	1073818624
 1715              		.cfi_endproc
 1716              	.LFE91:
 1718              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1719              		.align	1
 1720              		.global	timer_channel_output_mode_config
 1721              		.syntax unified
 1722              		.thumb
 1723              		.thumb_func
 1725              	timer_channel_output_mode_config:
 1726              	.LVL82:
 1727              	.LFB92:
 838:../system/src/gd32f10x/gd32f10x_timer.c **** 
 839:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 840:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel output compare mode
 841:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 842:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
 843:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 844:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 845:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 846:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 847:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 848:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocmode: channel output compare mode
 849:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 850:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 851:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 852:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 853:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 854:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 855:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 856:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 857:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 858:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 859:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 860:../system/src/gd32f10x/gd32f10x_timer.c **** */
 861:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 862:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1728              		.loc 1 862 1 is_stmt 1 view -0
 1729              		.cfi_startproc
 1730              		@ args = 0, pretend = 0, frame = 0
 1731              		@ frame_needed = 0, uses_anonymous_args = 0
 1732              		@ link register save eliminated.
 863:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 1733              		.loc 1 863 5 view .LVU443
 1734 0000 0329     		cmp	r1, #3
 1735 0002 24D8     		bhi	.L94
 1736 0004 DFE801F0 		tbb	[pc, r1]
 1737              	.L97:
 1738 0008 02       		.byte	(.L100-.L97)/2
 1739 0009 0A       		.byte	(.L99-.L97)/2
 1740 000a 13       		.byte	(.L98-.L97)/2
 1741 000b 1B       		.byte	(.L96-.L97)/2
 1742              		.p2align 1
 1743              	.L100:
 864:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 865:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
 866:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1744              		.loc 1 866 9 view .LVU444
 1745 000c 8369     		ldr	r3, [r0, #24]
 1746              		.loc 1 866 36 is_stmt 0 view .LVU445
 1747 000e 23F07003 		bic	r3, r3, #112
 1748 0012 8361     		str	r3, [r0, #24]
 867:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1749              		.loc 1 867 9 is_stmt 1 view .LVU446
 1750 0014 8369     		ldr	r3, [r0, #24]
 1751              		.loc 1 867 36 is_stmt 0 view .LVU447
 1752 0016 1343     		orrs	r3, r3, r2
 1753 0018 8361     		str	r3, [r0, #24]
 868:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1754              		.loc 1 868 9 is_stmt 1 view .LVU448
 1755 001a 7047     		bx	lr
 1756              	.L99:
 869:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 870:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
 871:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 1757              		.loc 1 871 9 view .LVU449
 1758 001c 8369     		ldr	r3, [r0, #24]
 1759              		.loc 1 871 36 is_stmt 0 view .LVU450
 1760 001e 23F4E043 		bic	r3, r3, #28672
 1761 0022 8361     		str	r3, [r0, #24]
 872:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode)<< 8U);
 1762              		.loc 1 872 9 is_stmt 1 view .LVU451
 1763 0024 8369     		ldr	r3, [r0, #24]
 1764              		.loc 1 872 36 is_stmt 0 view .LVU452
 1765 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1766 002a 8361     		str	r3, [r0, #24]
 873:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1767              		.loc 1 873 9 is_stmt 1 view .LVU453
 1768 002c 7047     		bx	lr
 1769              	.L98:
 874:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 875:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
 876:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 1770              		.loc 1 876 9 view .LVU454
 1771 002e C369     		ldr	r3, [r0, #28]
 1772              		.loc 1 876 36 is_stmt 0 view .LVU455
 1773 0030 23F07003 		bic	r3, r3, #112
 1774 0034 C361     		str	r3, [r0, #28]
 877:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1775              		.loc 1 877 9 is_stmt 1 view .LVU456
 1776 0036 C369     		ldr	r3, [r0, #28]
 1777              		.loc 1 877 36 is_stmt 0 view .LVU457
 1778 0038 1343     		orrs	r3, r3, r2
 1779 003a C361     		str	r3, [r0, #28]
 878:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1780              		.loc 1 878 9 is_stmt 1 view .LVU458
 1781 003c 7047     		bx	lr
 1782              	.L96:
 879:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 880:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
 881:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 1783              		.loc 1 881 9 view .LVU459
 1784 003e C369     		ldr	r3, [r0, #28]
 1785              		.loc 1 881 36 is_stmt 0 view .LVU460
 1786 0040 23F4E043 		bic	r3, r3, #28672
 1787 0044 C361     		str	r3, [r0, #28]
 882:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode)<< 8U);
 1788              		.loc 1 882 9 is_stmt 1 view .LVU461
 1789 0046 C369     		ldr	r3, [r0, #28]
 1790              		.loc 1 882 36 is_stmt 0 view .LVU462
 1791 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 1792 004c C361     		str	r3, [r0, #28]
 883:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1793              		.loc 1 883 9 is_stmt 1 view .LVU463
 1794              	.L94:
 884:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 885:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 886:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 887:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1795              		.loc 1 887 1 is_stmt 0 view .LVU464
 1796 004e 7047     		bx	lr
 1797              		.cfi_endproc
 1798              	.LFE92:
 1800              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 1801              		.align	1
 1802              		.global	timer_channel_output_pulse_value_config
 1803              		.syntax unified
 1804              		.thumb
 1805              		.thumb_func
 1807              	timer_channel_output_pulse_value_config:
 1808              	.LVL83:
 1809              	.LFB93:
 888:../system/src/gd32f10x/gd32f10x_timer.c **** 
 889:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 890:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel output pulse value
 891:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 892:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
 893:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 894:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 895:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 896:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 897:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 898:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  pulse: channel output pulse value
 899:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 900:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 901:../system/src/gd32f10x/gd32f10x_timer.c **** */
 902:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint16_t puls
 903:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1810              		.loc 1 903 1 is_stmt 1 view -0
 1811              		.cfi_startproc
 1812              		@ args = 0, pretend = 0, frame = 0
 1813              		@ frame_needed = 0, uses_anonymous_args = 0
 1814              		@ link register save eliminated.
 904:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 1815              		.loc 1 904 5 view .LVU466
 1816 0000 0329     		cmp	r1, #3
 1817 0002 0AD8     		bhi	.L102
 1818 0004 DFE801F0 		tbb	[pc, r1]
 1819              	.L105:
 1820 0008 02       		.byte	(.L108-.L105)/2
 1821 0009 04       		.byte	(.L107-.L105)/2
 1822 000a 06       		.byte	(.L106-.L105)/2
 1823 000b 08       		.byte	(.L104-.L105)/2
 1824              		.p2align 1
 1825              	.L108:
 905:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 906:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
 907:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 1826              		.loc 1 907 9 view .LVU467
 1827              		.loc 1 907 35 is_stmt 0 view .LVU468
 1828 000c 4263     		str	r2, [r0, #52]
 908:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1829              		.loc 1 908 9 is_stmt 1 view .LVU469
 1830 000e 7047     		bx	lr
 1831              	.L107:
 909:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 910:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
 911:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 1832              		.loc 1 911 9 view .LVU470
 1833              		.loc 1 911 35 is_stmt 0 view .LVU471
 1834 0010 8263     		str	r2, [r0, #56]
 912:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1835              		.loc 1 912 9 is_stmt 1 view .LVU472
 1836 0012 7047     		bx	lr
 1837              	.L106:
 913:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 914:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
 915:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 1838              		.loc 1 915 9 view .LVU473
 1839              		.loc 1 915 35 is_stmt 0 view .LVU474
 1840 0014 C263     		str	r2, [r0, #60]
 916:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1841              		.loc 1 916 9 is_stmt 1 view .LVU475
 1842 0016 7047     		bx	lr
 1843              	.L104:
 917:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 918:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
 919:../system/src/gd32f10x/gd32f10x_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 1844              		.loc 1 919 10 view .LVU476
 1845              		.loc 1 919 36 is_stmt 0 view .LVU477
 1846 0018 0264     		str	r2, [r0, #64]
 920:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1847              		.loc 1 920 9 is_stmt 1 view .LVU478
 1848              	.L102:
 921:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 922:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 923:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 924:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1849              		.loc 1 924 1 is_stmt 0 view .LVU479
 1850 001a 7047     		bx	lr
 1851              		.cfi_endproc
 1852              	.LFE93:
 1854              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 1855              		.align	1
 1856              		.global	timer_channel_output_shadow_config
 1857              		.syntax unified
 1858              		.thumb
 1859              		.thumb_func
 1861              	timer_channel_output_shadow_config:
 1862              	.LVL84:
 1863              	.LFB94:
 925:../system/src/gd32f10x/gd32f10x_timer.c **** 
 926:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 927:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel output shadow function
 928:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 929:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
 930:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 931:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 932:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 933:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 934:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 935:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocshadow: channel output shadow state
 936:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 937:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 938:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 939:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 940:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 941:../system/src/gd32f10x/gd32f10x_timer.c **** */
 942:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 943:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1864              		.loc 1 943 1 is_stmt 1 view -0
 1865              		.cfi_startproc
 1866              		@ args = 0, pretend = 0, frame = 0
 1867              		@ frame_needed = 0, uses_anonymous_args = 0
 1868              		@ link register save eliminated.
 944:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 1869              		.loc 1 944 5 view .LVU481
 1870 0000 0329     		cmp	r1, #3
 1871 0002 24D8     		bhi	.L110
 1872 0004 DFE801F0 		tbb	[pc, r1]
 1873              	.L113:
 1874 0008 02       		.byte	(.L116-.L113)/2
 1875 0009 0A       		.byte	(.L115-.L113)/2
 1876 000a 13       		.byte	(.L114-.L113)/2
 1877 000b 1B       		.byte	(.L112-.L113)/2
 1878              		.p2align 1
 1879              	.L116:
 945:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 946:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
 947:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 1880              		.loc 1 947 9 view .LVU482
 1881 000c 8369     		ldr	r3, [r0, #24]
 1882              		.loc 1 947 36 is_stmt 0 view .LVU483
 1883 000e 23F00803 		bic	r3, r3, #8
 1884 0012 8361     		str	r3, [r0, #24]
 948:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 1885              		.loc 1 948 9 is_stmt 1 view .LVU484
 1886 0014 8369     		ldr	r3, [r0, #24]
 1887              		.loc 1 948 36 is_stmt 0 view .LVU485
 1888 0016 1343     		orrs	r3, r3, r2
 1889 0018 8361     		str	r3, [r0, #24]
 949:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1890              		.loc 1 949 9 is_stmt 1 view .LVU486
 1891 001a 7047     		bx	lr
 1892              	.L115:
 950:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 951:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
 952:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 1893              		.loc 1 952 9 view .LVU487
 1894 001c 8369     		ldr	r3, [r0, #24]
 1895              		.loc 1 952 36 is_stmt 0 view .LVU488
 1896 001e 23F40063 		bic	r3, r3, #2048
 1897 0022 8361     		str	r3, [r0, #24]
 953:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1898              		.loc 1 953 9 is_stmt 1 view .LVU489
 1899 0024 8369     		ldr	r3, [r0, #24]
 1900              		.loc 1 953 36 is_stmt 0 view .LVU490
 1901 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1902 002a 8361     		str	r3, [r0, #24]
 954:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1903              		.loc 1 954 9 is_stmt 1 view .LVU491
 1904 002c 7047     		bx	lr
 1905              	.L114:
 955:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 956:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
 957:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 1906              		.loc 1 957 9 view .LVU492
 1907 002e C369     		ldr	r3, [r0, #28]
 1908              		.loc 1 957 36 is_stmt 0 view .LVU493
 1909 0030 23F00803 		bic	r3, r3, #8
 1910 0034 C361     		str	r3, [r0, #28]
 958:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1911              		.loc 1 958 9 is_stmt 1 view .LVU494
 1912 0036 C369     		ldr	r3, [r0, #28]
 1913              		.loc 1 958 36 is_stmt 0 view .LVU495
 1914 0038 1343     		orrs	r3, r3, r2
 1915 003a C361     		str	r3, [r0, #28]
 959:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1916              		.loc 1 959 9 is_stmt 1 view .LVU496
 1917 003c 7047     		bx	lr
 1918              	.L112:
 960:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 961:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
 962:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 1919              		.loc 1 962 9 view .LVU497
 1920 003e C369     		ldr	r3, [r0, #28]
 1921              		.loc 1 962 36 is_stmt 0 view .LVU498
 1922 0040 23F40063 		bic	r3, r3, #2048
 1923 0044 C361     		str	r3, [r0, #28]
 963:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1924              		.loc 1 963 9 is_stmt 1 view .LVU499
 1925 0046 C369     		ldr	r3, [r0, #28]
 1926              		.loc 1 963 36 is_stmt 0 view .LVU500
 1927 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 1928 004c C361     		str	r3, [r0, #28]
 964:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1929              		.loc 1 964 9 is_stmt 1 view .LVU501
 1930              	.L110:
 965:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 966:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 967:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 968:../system/src/gd32f10x/gd32f10x_timer.c **** }
 1931              		.loc 1 968 1 is_stmt 0 view .LVU502
 1932 004e 7047     		bx	lr
 1933              		.cfi_endproc
 1934              	.LFE94:
 1936              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 1937              		.align	1
 1938              		.global	timer_channel_output_fast_config
 1939              		.syntax unified
 1940              		.thumb
 1941              		.thumb_func
 1943              	timer_channel_output_fast_config:
 1944              	.LVL85:
 1945              	.LFB95:
 969:../system/src/gd32f10x/gd32f10x_timer.c **** 
 970:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
 971:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel output fast function
 972:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 973:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
 974:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 975:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 976:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 977:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 978:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 979:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocfast: channel output fast function
 980:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 981:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 982:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 983:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
 984:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
 985:../system/src/gd32f10x/gd32f10x_timer.c **** */
 986:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 987:../system/src/gd32f10x/gd32f10x_timer.c **** {
 1946              		.loc 1 987 1 is_stmt 1 view -0
 1947              		.cfi_startproc
 1948              		@ args = 0, pretend = 0, frame = 0
 1949              		@ frame_needed = 0, uses_anonymous_args = 0
 1950              		@ link register save eliminated.
 988:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 1951              		.loc 1 988 5 view .LVU504
 1952 0000 0329     		cmp	r1, #3
 1953 0002 24D8     		bhi	.L118
 1954 0004 DFE801F0 		tbb	[pc, r1]
 1955              	.L121:
 1956 0008 02       		.byte	(.L124-.L121)/2
 1957 0009 0A       		.byte	(.L123-.L121)/2
 1958 000a 13       		.byte	(.L122-.L121)/2
 1959 000b 1B       		.byte	(.L120-.L121)/2
 1960              		.p2align 1
 1961              	.L124:
 989:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 990:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
 991:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 1962              		.loc 1 991 9 view .LVU505
 1963 000c 8369     		ldr	r3, [r0, #24]
 1964              		.loc 1 991 36 is_stmt 0 view .LVU506
 1965 000e 23F00403 		bic	r3, r3, #4
 1966 0012 8361     		str	r3, [r0, #24]
 992:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 1967              		.loc 1 992 9 is_stmt 1 view .LVU507
 1968 0014 8369     		ldr	r3, [r0, #24]
 1969              		.loc 1 992 36 is_stmt 0 view .LVU508
 1970 0016 1343     		orrs	r3, r3, r2
 1971 0018 8361     		str	r3, [r0, #24]
 993:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1972              		.loc 1 993 9 is_stmt 1 view .LVU509
 1973 001a 7047     		bx	lr
 1974              	.L123:
 994:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 995:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
 996:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 1975              		.loc 1 996 9 view .LVU510
 1976 001c 8369     		ldr	r3, [r0, #24]
 1977              		.loc 1 996 36 is_stmt 0 view .LVU511
 1978 001e 23F48063 		bic	r3, r3, #1024
 1979 0022 8361     		str	r3, [r0, #24]
 997:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1980              		.loc 1 997 9 is_stmt 1 view .LVU512
 1981 0024 8369     		ldr	r3, [r0, #24]
 1982              		.loc 1 997 36 is_stmt 0 view .LVU513
 1983 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1984 002a 8361     		str	r3, [r0, #24]
 998:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1985              		.loc 1 998 9 is_stmt 1 view .LVU514
 1986 002c 7047     		bx	lr
 1987              	.L122:
 999:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1000:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1001:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 1988              		.loc 1 1001 9 view .LVU515
 1989 002e C369     		ldr	r3, [r0, #28]
 1990              		.loc 1 1001 36 is_stmt 0 view .LVU516
 1991 0030 23F00403 		bic	r3, r3, #4
 1992 0034 C361     		str	r3, [r0, #28]
1002:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 1993              		.loc 1 1002 9 is_stmt 1 view .LVU517
 1994 0036 C369     		ldr	r3, [r0, #28]
 1995              		.loc 1 1002 36 is_stmt 0 view .LVU518
 1996 0038 1343     		orrs	r3, r3, r2
 1997 003a C361     		str	r3, [r0, #28]
1003:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 1998              		.loc 1 1003 9 is_stmt 1 view .LVU519
 1999 003c 7047     		bx	lr
 2000              	.L120:
1004:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1005:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
1006:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2001              		.loc 1 1006 9 view .LVU520
 2002 003e C369     		ldr	r3, [r0, #28]
 2003              		.loc 1 1006 36 is_stmt 0 view .LVU521
 2004 0040 23F48063 		bic	r3, r3, #1024
 2005 0044 C361     		str	r3, [r0, #28]
1007:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2006              		.loc 1 1007 9 is_stmt 1 view .LVU522
 2007 0046 C369     		ldr	r3, [r0, #28]
 2008              		.loc 1 1007 36 is_stmt 0 view .LVU523
 2009 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2010 004c C361     		str	r3, [r0, #28]
1008:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2011              		.loc 1 1008 9 is_stmt 1 view .LVU524
 2012              	.L118:
1009:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1010:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1011:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1012:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2013              		.loc 1 1012 1 is_stmt 0 view .LVU525
 2014 004e 7047     		bx	lr
 2015              		.cfi_endproc
 2016              	.LFE95:
 2018              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2019              		.align	1
 2020              		.global	timer_channel_output_clear_config
 2021              		.syntax unified
 2022              		.thumb
 2023              		.thumb_func
 2025              	timer_channel_output_clear_config:
 2026              	.LVL86:
 2027              	.LFB96:
1013:../system/src/gd32f10x/gd32f10x_timer.c **** 
1014:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1015:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel output clear function
1016:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1017:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1018:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1019:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1020:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1021:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1022:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3
1023:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  occlear: channel output clear function
1024:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1025:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1026:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1027:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1028:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1029:../system/src/gd32f10x/gd32f10x_timer.c **** */
1030:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1031:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2028              		.loc 1 1031 1 is_stmt 1 view -0
 2029              		.cfi_startproc
 2030              		@ args = 0, pretend = 0, frame = 0
 2031              		@ frame_needed = 0, uses_anonymous_args = 0
 2032              		@ link register save eliminated.
1032:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2033              		.loc 1 1032 5 view .LVU527
 2034 0000 0329     		cmp	r1, #3
 2035 0002 24D8     		bhi	.L126
 2036 0004 DFE801F0 		tbb	[pc, r1]
 2037              	.L129:
 2038 0008 02       		.byte	(.L132-.L129)/2
 2039 0009 0A       		.byte	(.L131-.L129)/2
 2040 000a 13       		.byte	(.L130-.L129)/2
 2041 000b 1B       		.byte	(.L128-.L129)/2
 2042              		.p2align 1
 2043              	.L132:
1033:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1034:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1035:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2044              		.loc 1 1035 9 view .LVU528
 2045 000c 8369     		ldr	r3, [r0, #24]
 2046              		.loc 1 1035 36 is_stmt 0 view .LVU529
 2047 000e 23F08003 		bic	r3, r3, #128
 2048 0012 8361     		str	r3, [r0, #24]
1036:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2049              		.loc 1 1036 9 is_stmt 1 view .LVU530
 2050 0014 8369     		ldr	r3, [r0, #24]
 2051              		.loc 1 1036 36 is_stmt 0 view .LVU531
 2052 0016 1343     		orrs	r3, r3, r2
 2053 0018 8361     		str	r3, [r0, #24]
1037:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2054              		.loc 1 1037 9 is_stmt 1 view .LVU532
 2055 001a 7047     		bx	lr
 2056              	.L131:
1038:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1039:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1040:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2057              		.loc 1 1040 9 view .LVU533
 2058 001c 8369     		ldr	r3, [r0, #24]
 2059              		.loc 1 1040 36 is_stmt 0 view .LVU534
 2060 001e 23F40043 		bic	r3, r3, #32768
 2061 0022 8361     		str	r3, [r0, #24]
1041:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2062              		.loc 1 1041 9 is_stmt 1 view .LVU535
 2063 0024 8369     		ldr	r3, [r0, #24]
 2064              		.loc 1 1041 36 is_stmt 0 view .LVU536
 2065 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2066 002a 8361     		str	r3, [r0, #24]
1042:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2067              		.loc 1 1042 9 is_stmt 1 view .LVU537
 2068 002c 7047     		bx	lr
 2069              	.L130:
1043:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1044:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1045:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2070              		.loc 1 1045 9 view .LVU538
 2071 002e C369     		ldr	r3, [r0, #28]
 2072              		.loc 1 1045 36 is_stmt 0 view .LVU539
 2073 0030 23F08003 		bic	r3, r3, #128
 2074 0034 C361     		str	r3, [r0, #28]
1046:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2075              		.loc 1 1046 9 is_stmt 1 view .LVU540
 2076 0036 C369     		ldr	r3, [r0, #28]
 2077              		.loc 1 1046 36 is_stmt 0 view .LVU541
 2078 0038 1343     		orrs	r3, r3, r2
 2079 003a C361     		str	r3, [r0, #28]
1047:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2080              		.loc 1 1047 9 is_stmt 1 view .LVU542
 2081 003c 7047     		bx	lr
 2082              	.L128:
1048:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1049:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
1050:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2083              		.loc 1 1050 9 view .LVU543
 2084 003e C369     		ldr	r3, [r0, #28]
 2085              		.loc 1 1050 36 is_stmt 0 view .LVU544
 2086 0040 23F40043 		bic	r3, r3, #32768
 2087 0044 C361     		str	r3, [r0, #28]
1051:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2088              		.loc 1 1051 9 is_stmt 1 view .LVU545
 2089 0046 C369     		ldr	r3, [r0, #28]
 2090              		.loc 1 1051 36 is_stmt 0 view .LVU546
 2091 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2092 004c C361     		str	r3, [r0, #28]
1052:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2093              		.loc 1 1052 9 is_stmt 1 view .LVU547
 2094              	.L126:
1053:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1054:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1055:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1056:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2095              		.loc 1 1056 1 is_stmt 0 view .LVU548
 2096 004e 7047     		bx	lr
 2097              		.cfi_endproc
 2098              	.LFE96:
 2100              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2101              		.align	1
 2102              		.global	timer_channel_output_polarity_config
 2103              		.syntax unified
 2104              		.thumb
 2105              		.thumb_func
 2107              	timer_channel_output_polarity_config:
 2108              	.LVL87:
 2109              	.LFB97:
1057:../system/src/gd32f10x/gd32f10x_timer.c **** 
1058:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1059:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel output polarity 
1060:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1061:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1062:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1063:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1064:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1065:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1066:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1067:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocpolarity: channel output polarity
1068:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1069:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1070:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1071:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1072:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1073:../system/src/gd32f10x/gd32f10x_timer.c **** */
1074:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1075:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2110              		.loc 1 1075 1 is_stmt 1 view -0
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 0, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
1076:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2115              		.loc 1 1076 5 view .LVU550
 2116 0000 0329     		cmp	r1, #3
 2117 0002 25D8     		bhi	.L134
 2118 0004 DFE801F0 		tbb	[pc, r1]
 2119              	.L137:
 2120 0008 02       		.byte	(.L140-.L137)/2
 2121 0009 0A       		.byte	(.L139-.L137)/2
 2122 000a 13       		.byte	(.L138-.L137)/2
 2123 000b 1C       		.byte	(.L136-.L137)/2
 2124              		.p2align 1
 2125              	.L140:
1077:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1078:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1079:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2126              		.loc 1 1079 9 view .LVU551
 2127 000c 036A     		ldr	r3, [r0, #32]
 2128              		.loc 1 1079 36 is_stmt 0 view .LVU552
 2129 000e 23F00203 		bic	r3, r3, #2
 2130 0012 0362     		str	r3, [r0, #32]
1080:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2131              		.loc 1 1080 9 is_stmt 1 view .LVU553
 2132 0014 036A     		ldr	r3, [r0, #32]
 2133              		.loc 1 1080 36 is_stmt 0 view .LVU554
 2134 0016 1343     		orrs	r3, r3, r2
 2135 0018 0362     		str	r3, [r0, #32]
1081:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2136              		.loc 1 1081 9 is_stmt 1 view .LVU555
 2137 001a 7047     		bx	lr
 2138              	.L139:
1082:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1083:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1084:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2139              		.loc 1 1084 9 view .LVU556
 2140 001c 036A     		ldr	r3, [r0, #32]
 2141              		.loc 1 1084 36 is_stmt 0 view .LVU557
 2142 001e 23F02003 		bic	r3, r3, #32
 2143 0022 0362     		str	r3, [r0, #32]
1085:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2144              		.loc 1 1085 9 is_stmt 1 view .LVU558
 2145 0024 036A     		ldr	r3, [r0, #32]
 2146              		.loc 1 1085 36 is_stmt 0 view .LVU559
 2147 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2148 002a 0362     		str	r3, [r0, #32]
1086:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2149              		.loc 1 1086 9 is_stmt 1 view .LVU560
 2150 002c 7047     		bx	lr
 2151              	.L138:
1087:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1088:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1089:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2152              		.loc 1 1089 9 view .LVU561
 2153 002e 036A     		ldr	r3, [r0, #32]
 2154              		.loc 1 1089 36 is_stmt 0 view .LVU562
 2155 0030 23F40073 		bic	r3, r3, #512
 2156 0034 0362     		str	r3, [r0, #32]
1090:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2157              		.loc 1 1090 9 is_stmt 1 view .LVU563
 2158 0036 036A     		ldr	r3, [r0, #32]
 2159              		.loc 1 1090 36 is_stmt 0 view .LVU564
 2160 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2161 003c 0362     		str	r3, [r0, #32]
1091:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2162              		.loc 1 1091 9 is_stmt 1 view .LVU565
 2163 003e 7047     		bx	lr
 2164              	.L136:
1092:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1093:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
1094:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2165              		.loc 1 1094 9 view .LVU566
 2166 0040 036A     		ldr	r3, [r0, #32]
 2167              		.loc 1 1094 36 is_stmt 0 view .LVU567
 2168 0042 23F40053 		bic	r3, r3, #8192
 2169 0046 0362     		str	r3, [r0, #32]
1095:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2170              		.loc 1 1095 9 is_stmt 1 view .LVU568
 2171 0048 036A     		ldr	r3, [r0, #32]
 2172              		.loc 1 1095 36 is_stmt 0 view .LVU569
 2173 004a 43EA0233 		orr	r3, r3, r2, lsl #12
 2174 004e 0362     		str	r3, [r0, #32]
1096:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2175              		.loc 1 1096 9 is_stmt 1 view .LVU570
 2176              	.L134:
1097:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1098:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1099:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1100:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2177              		.loc 1 1100 1 is_stmt 0 view .LVU571
 2178 0050 7047     		bx	lr
 2179              		.cfi_endproc
 2180              	.LFE97:
 2182              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2183              		.align	1
 2184              		.global	timer_channel_complementary_output_polarity_config
 2185              		.syntax unified
 2186              		.thumb
 2187              		.thumb_func
 2189              	timer_channel_complementary_output_polarity_config:
 2190              	.LVL88:
 2191              	.LFB98:
1101:../system/src/gd32f10x/gd32f10x_timer.c **** 
1102:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1103:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1104:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1105:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1106:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1107:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1108:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1109:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1110:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity 
1111:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1112:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1113:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1114:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1115:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1116:../system/src/gd32f10x/gd32f10x_timer.c **** */
1117:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1118:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2192              		.loc 1 1118 1 is_stmt 1 view -0
 2193              		.cfi_startproc
 2194              		@ args = 0, pretend = 0, frame = 0
 2195              		@ frame_needed = 0, uses_anonymous_args = 0
 2196              		@ link register save eliminated.
1119:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2197              		.loc 1 1119 5 view .LVU573
 2198 0000 0129     		cmp	r1, #1
 2199 0002 0BD0     		beq	.L143
 2200 0004 0229     		cmp	r1, #2
 2201 0006 12D0     		beq	.L144
 2202 0008 01B1     		cbz	r1, .L146
 2203              	.L142:
1120:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1121:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1122:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1123:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1124:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1125:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1126:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1127:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1128:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1129:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1130:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1131:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1132:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1133:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1134:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1135:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1136:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1137:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1138:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2204              		.loc 1 1138 1 is_stmt 0 view .LVU574
 2205 000a 7047     		bx	lr
 2206              	.L146:
1122:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2207              		.loc 1 1122 9 is_stmt 1 view .LVU575
 2208 000c 036A     		ldr	r3, [r0, #32]
1122:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2209              		.loc 1 1122 36 is_stmt 0 view .LVU576
 2210 000e 23F00803 		bic	r3, r3, #8
 2211 0012 0362     		str	r3, [r0, #32]
1123:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2212              		.loc 1 1123 9 is_stmt 1 view .LVU577
 2213 0014 036A     		ldr	r3, [r0, #32]
1123:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2214              		.loc 1 1123 36 is_stmt 0 view .LVU578
 2215 0016 1343     		orrs	r3, r3, r2
 2216 0018 0362     		str	r3, [r0, #32]
1124:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 2217              		.loc 1 1124 9 is_stmt 1 view .LVU579
 2218 001a 7047     		bx	lr
 2219              	.L143:
1127:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2220              		.loc 1 1127 9 view .LVU580
 2221 001c 036A     		ldr	r3, [r0, #32]
1127:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2222              		.loc 1 1127 36 is_stmt 0 view .LVU581
 2223 001e 23F08003 		bic	r3, r3, #128
 2224 0022 0362     		str	r3, [r0, #32]
1128:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2225              		.loc 1 1128 9 is_stmt 1 view .LVU582
 2226 0024 036A     		ldr	r3, [r0, #32]
1128:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2227              		.loc 1 1128 36 is_stmt 0 view .LVU583
 2228 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2229 002a 0362     		str	r3, [r0, #32]
1129:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 2230              		.loc 1 1129 9 is_stmt 1 view .LVU584
 2231 002c 7047     		bx	lr
 2232              	.L144:
1132:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2233              		.loc 1 1132 9 view .LVU585
 2234 002e 036A     		ldr	r3, [r0, #32]
1132:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2235              		.loc 1 1132 36 is_stmt 0 view .LVU586
 2236 0030 23F40063 		bic	r3, r3, #2048
 2237 0034 0362     		str	r3, [r0, #32]
1133:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2238              		.loc 1 1133 9 is_stmt 1 view .LVU587
 2239 0036 036A     		ldr	r3, [r0, #32]
1133:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2240              		.loc 1 1133 36 is_stmt 0 view .LVU588
 2241 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2242 003c 0362     		str	r3, [r0, #32]
1134:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 2243              		.loc 1 1134 9 is_stmt 1 view .LVU589
 2244              		.loc 1 1138 1 is_stmt 0 view .LVU590
 2245 003e E4E7     		b	.L142
 2246              		.cfi_endproc
 2247              	.LFE98:
 2249              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2250              		.align	1
 2251              		.global	timer_channel_output_state_config
 2252              		.syntax unified
 2253              		.thumb
 2254              		.thumb_func
 2256              	timer_channel_output_state_config:
 2257              	.LVL89:
 2258              	.LFB99:
1139:../system/src/gd32f10x/gd32f10x_timer.c **** 
1140:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1141:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel enable state
1142:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1143:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1144:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1145:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1146:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1147:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1148:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1149:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  state: TIMER channel enable state
1150:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1151:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1152:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1153:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1154:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1155:../system/src/gd32f10x/gd32f10x_timer.c **** */
1156:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1157:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2259              		.loc 1 1157 1 is_stmt 1 view -0
 2260              		.cfi_startproc
 2261              		@ args = 0, pretend = 0, frame = 0
 2262              		@ frame_needed = 0, uses_anonymous_args = 0
 2263              		@ link register save eliminated.
1158:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2264              		.loc 1 1158 5 view .LVU592
 2265 0000 0329     		cmp	r1, #3
 2266 0002 25D8     		bhi	.L147
 2267 0004 DFE801F0 		tbb	[pc, r1]
 2268              	.L150:
 2269 0008 02       		.byte	(.L153-.L150)/2
 2270 0009 0A       		.byte	(.L152-.L150)/2
 2271 000a 13       		.byte	(.L151-.L150)/2
 2272 000b 1C       		.byte	(.L149-.L150)/2
 2273              		.p2align 1
 2274              	.L153:
1159:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1160:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1161:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2275              		.loc 1 1161 9 view .LVU593
 2276 000c 036A     		ldr	r3, [r0, #32]
 2277              		.loc 1 1161 36 is_stmt 0 view .LVU594
 2278 000e 23F00103 		bic	r3, r3, #1
 2279 0012 0362     		str	r3, [r0, #32]
1162:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2280              		.loc 1 1162 9 is_stmt 1 view .LVU595
 2281 0014 036A     		ldr	r3, [r0, #32]
 2282              		.loc 1 1162 36 is_stmt 0 view .LVU596
 2283 0016 1343     		orrs	r3, r3, r2
 2284 0018 0362     		str	r3, [r0, #32]
1163:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2285              		.loc 1 1163 9 is_stmt 1 view .LVU597
 2286 001a 7047     		bx	lr
 2287              	.L152:
1164:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1165:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1166:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2288              		.loc 1 1166 9 view .LVU598
 2289 001c 036A     		ldr	r3, [r0, #32]
 2290              		.loc 1 1166 36 is_stmt 0 view .LVU599
 2291 001e 23F01003 		bic	r3, r3, #16
 2292 0022 0362     		str	r3, [r0, #32]
1167:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2293              		.loc 1 1167 9 is_stmt 1 view .LVU600
 2294 0024 036A     		ldr	r3, [r0, #32]
 2295              		.loc 1 1167 36 is_stmt 0 view .LVU601
 2296 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2297 002a 0362     		str	r3, [r0, #32]
1168:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2298              		.loc 1 1168 9 is_stmt 1 view .LVU602
 2299 002c 7047     		bx	lr
 2300              	.L151:
1169:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1170:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1171:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2301              		.loc 1 1171 9 view .LVU603
 2302 002e 036A     		ldr	r3, [r0, #32]
 2303              		.loc 1 1171 36 is_stmt 0 view .LVU604
 2304 0030 23F48073 		bic	r3, r3, #256
 2305 0034 0362     		str	r3, [r0, #32]
1172:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2306              		.loc 1 1172 9 is_stmt 1 view .LVU605
 2307 0036 036A     		ldr	r3, [r0, #32]
 2308              		.loc 1 1172 36 is_stmt 0 view .LVU606
 2309 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2310 003c 0362     		str	r3, [r0, #32]
1173:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2311              		.loc 1 1173 9 is_stmt 1 view .LVU607
 2312 003e 7047     		bx	lr
 2313              	.L149:
1174:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1175:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
1176:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2314              		.loc 1 1176 9 view .LVU608
 2315 0040 036A     		ldr	r3, [r0, #32]
 2316              		.loc 1 1176 36 is_stmt 0 view .LVU609
 2317 0042 23F48053 		bic	r3, r3, #4096
 2318 0046 0362     		str	r3, [r0, #32]
1177:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2319              		.loc 1 1177 9 is_stmt 1 view .LVU610
 2320 0048 036A     		ldr	r3, [r0, #32]
 2321              		.loc 1 1177 36 is_stmt 0 view .LVU611
 2322 004a 43EA0233 		orr	r3, r3, r2, lsl #12
 2323 004e 0362     		str	r3, [r0, #32]
1178:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2324              		.loc 1 1178 9 is_stmt 1 view .LVU612
 2325              	.L147:
1179:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1180:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1181:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1182:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2326              		.loc 1 1182 1 is_stmt 0 view .LVU613
 2327 0050 7047     		bx	lr
 2328              		.cfi_endproc
 2329              	.LFE99:
 2331              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2332              		.align	1
 2333              		.global	timer_channel_complementary_output_state_config
 2334              		.syntax unified
 2335              		.thumb
 2336              		.thumb_func
 2338              	timer_channel_complementary_output_state_config:
 2339              	.LVL90:
 2340              	.LFB100:
1183:../system/src/gd32f10x/gd32f10x_timer.c **** 
1184:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1185:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel complementary output enable state
1186:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1187:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1188:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1189:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1190:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1191:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1192:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1193:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1194:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1195:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1196:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1197:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1198:../system/src/gd32f10x/gd32f10x_timer.c **** */
1199:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1200:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2341              		.loc 1 1200 1 is_stmt 1 view -0
 2342              		.cfi_startproc
 2343              		@ args = 0, pretend = 0, frame = 0
 2344              		@ frame_needed = 0, uses_anonymous_args = 0
 2345              		@ link register save eliminated.
1201:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2346              		.loc 1 1201 5 view .LVU615
 2347 0000 0129     		cmp	r1, #1
 2348 0002 0BD0     		beq	.L156
 2349 0004 0229     		cmp	r1, #2
 2350 0006 12D0     		beq	.L157
 2351 0008 01B1     		cbz	r1, .L159
 2352              	.L155:
1202:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1203:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1204:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1205:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1206:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1207:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1208:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1209:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1210:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1211:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1212:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1213:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1214:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1215:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1216:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1217:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1218:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1219:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1220:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2353              		.loc 1 1220 1 is_stmt 0 view .LVU616
 2354 000a 7047     		bx	lr
 2355              	.L159:
1204:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2356              		.loc 1 1204 9 is_stmt 1 view .LVU617
 2357 000c 036A     		ldr	r3, [r0, #32]
1204:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2358              		.loc 1 1204 36 is_stmt 0 view .LVU618
 2359 000e 23F00403 		bic	r3, r3, #4
 2360 0012 0362     		str	r3, [r0, #32]
1205:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2361              		.loc 1 1205 9 is_stmt 1 view .LVU619
 2362 0014 036A     		ldr	r3, [r0, #32]
1205:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2363              		.loc 1 1205 36 is_stmt 0 view .LVU620
 2364 0016 1343     		orrs	r3, r3, r2
 2365 0018 0362     		str	r3, [r0, #32]
1206:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 2366              		.loc 1 1206 9 is_stmt 1 view .LVU621
 2367 001a 7047     		bx	lr
 2368              	.L156:
1209:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2369              		.loc 1 1209 9 view .LVU622
 2370 001c 036A     		ldr	r3, [r0, #32]
1209:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2371              		.loc 1 1209 36 is_stmt 0 view .LVU623
 2372 001e 23F04003 		bic	r3, r3, #64
 2373 0022 0362     		str	r3, [r0, #32]
1210:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2374              		.loc 1 1210 9 is_stmt 1 view .LVU624
 2375 0024 036A     		ldr	r3, [r0, #32]
1210:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2376              		.loc 1 1210 36 is_stmt 0 view .LVU625
 2377 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2378 002a 0362     		str	r3, [r0, #32]
1211:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 2379              		.loc 1 1211 9 is_stmt 1 view .LVU626
 2380 002c 7047     		bx	lr
 2381              	.L157:
1214:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2382              		.loc 1 1214 9 view .LVU627
 2383 002e 036A     		ldr	r3, [r0, #32]
1214:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2384              		.loc 1 1214 36 is_stmt 0 view .LVU628
 2385 0030 23F48063 		bic	r3, r3, #1024
 2386 0034 0362     		str	r3, [r0, #32]
1215:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2387              		.loc 1 1215 9 is_stmt 1 view .LVU629
 2388 0036 036A     		ldr	r3, [r0, #32]
1215:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2389              		.loc 1 1215 36 is_stmt 0 view .LVU630
 2390 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2391 003c 0362     		str	r3, [r0, #32]
1216:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 2392              		.loc 1 1216 9 is_stmt 1 view .LVU631
 2393              		.loc 1 1220 1 is_stmt 0 view .LVU632
 2394 003e E4E7     		b	.L155
 2395              		.cfi_endproc
 2396              	.LFE100:
 2398              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2399              		.align	1
 2400              		.global	timer_channel_input_struct_para_init
 2401              		.syntax unified
 2402              		.thumb
 2403              		.thumb_func
 2405              	timer_channel_input_struct_para_init:
 2406              	.LVL91:
 2407              	.LFB101:
1221:../system/src/gd32f10x/gd32f10x_timer.c **** 
1222:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1223:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1224:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1225:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1226:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1227:../system/src/gd32f10x/gd32f10x_timer.c **** */
1228:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1229:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2408              		.loc 1 1229 1 is_stmt 1 view -0
 2409              		.cfi_startproc
 2410              		@ args = 0, pretend = 0, frame = 0
 2411              		@ frame_needed = 0, uses_anonymous_args = 0
 2412              		@ link register save eliminated.
1230:../system/src/gd32f10x/gd32f10x_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1231:../system/src/gd32f10x/gd32f10x_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2413              		.loc 1 1231 5 view .LVU634
 2414              		.loc 1 1231 25 is_stmt 0 view .LVU635
 2415 0000 0023     		movs	r3, #0
 2416 0002 0380     		strh	r3, [r0]	@ movhi
1232:../system/src/gd32f10x/gd32f10x_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2417              		.loc 1 1232 5 is_stmt 1 view .LVU636
 2418              		.loc 1 1232 25 is_stmt 0 view .LVU637
 2419 0004 0122     		movs	r2, #1
 2420 0006 4280     		strh	r2, [r0, #2]	@ movhi
1233:../system/src/gd32f10x/gd32f10x_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2421              		.loc 1 1233 5 is_stmt 1 view .LVU638
 2422              		.loc 1 1233 25 is_stmt 0 view .LVU639
 2423 0008 8380     		strh	r3, [r0, #4]	@ movhi
1234:../system/src/gd32f10x/gd32f10x_timer.c ****     icpara->icfilter    = 0U;
 2424              		.loc 1 1234 5 is_stmt 1 view .LVU640
 2425              		.loc 1 1234 25 is_stmt 0 view .LVU641
 2426 000a C380     		strh	r3, [r0, #6]	@ movhi
1235:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2427              		.loc 1 1235 1 view .LVU642
 2428 000c 7047     		bx	lr
 2429              		.cfi_endproc
 2430              	.LFE101:
 2432              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2433              		.align	1
 2434              		.global	timer_channel_input_capture_prescaler_config
 2435              		.syntax unified
 2436              		.thumb
 2437              		.thumb_func
 2439              	timer_channel_input_capture_prescaler_config:
 2440              	.LVL92:
 2441              	.LFB103:
1236:../system/src/gd32f10x/gd32f10x_timer.c **** 
1237:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1238:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER input capture parameter 
1239:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1240:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1241:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1242:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1243:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1244:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1245:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
1246:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1247:../system/src/gd32f10x/gd32f10x_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING
1248:../system/src/gd32f10x/gd32f10x_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI,
1249:../system/src/gd32f10x/gd32f10x_timer.c ****                                TIMER_IC_SELECTION_ITS
1250:../system/src/gd32f10x/gd32f10x_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4,
1251:../system/src/gd32f10x/gd32f10x_timer.c ****                                TIMER_IC_PSC_DIV8
1252:../system/src/gd32f10x/gd32f10x_timer.c ****                   icfilter: 0~15
1253:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out]  none
1254:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval      none
1255:../system/src/gd32f10x/gd32f10x_timer.c **** */
1256:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct*
1257:../system/src/gd32f10x/gd32f10x_timer.c **** {
1258:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
1259:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1260:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1261:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1262:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1263:../system/src/gd32f10x/gd32f10x_timer.c **** 
1264:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1265:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1266:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1267:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1268:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1269:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1270:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1271:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1272:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1273:../system/src/gd32f10x/gd32f10x_timer.c **** 
1274:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
1275:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1276:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1277:../system/src/gd32f10x/gd32f10x_timer.c ****     
1278:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1279:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1280:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1281:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1282:../system/src/gd32f10x/gd32f10x_timer.c **** 
1283:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1284:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1285:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1286:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1287:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1288:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1289:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1290:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1291:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1292:../system/src/gd32f10x/gd32f10x_timer.c **** 
1293:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
1294:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1295:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1296:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1297:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1298:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH2EN bit */
1299:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1300:../system/src/gd32f10x/gd32f10x_timer.c **** 
1301:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH2P and CH2NP bits */
1302:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1303:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1304:../system/src/gd32f10x/gd32f10x_timer.c **** 
1305:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH2MS bit */
1306:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1307:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1308:../system/src/gd32f10x/gd32f10x_timer.c **** 
1309:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH2CAPFLT bit */
1310:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1311:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1312:../system/src/gd32f10x/gd32f10x_timer.c **** 
1313:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH2EN bit */
1314:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1315:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1316:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1317:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
1318:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH3EN bit */
1319:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1320:../system/src/gd32f10x/gd32f10x_timer.c **** 
1321:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH3P bits */
1322:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1323:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1324:../system/src/gd32f10x/gd32f10x_timer.c **** 
1325:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH3MS bit */
1326:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1327:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1328:../system/src/gd32f10x/gd32f10x_timer.c **** 
1329:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH3CAPFLT bit */
1330:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1331:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1332:../system/src/gd32f10x/gd32f10x_timer.c **** 
1333:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH3EN bit */
1334:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1335:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1336:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1337:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1338:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1339:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER channel input capture prescaler value */
1340:../system/src/gd32f10x/gd32f10x_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph,channel,(uint16_t)(icpara->icprescale
1341:../system/src/gd32f10x/gd32f10x_timer.c **** }
1342:../system/src/gd32f10x/gd32f10x_timer.c **** 
1343:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1344:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1345:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1346:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1347:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1348:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1349:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1350:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1351:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1352:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1353:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1354:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1355:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1356:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1357:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1358:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1359:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1360:../system/src/gd32f10x/gd32f10x_timer.c **** */
1361:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1362:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2442              		.loc 1 1362 1 is_stmt 1 view -0
 2443              		.cfi_startproc
 2444              		@ args = 0, pretend = 0, frame = 0
 2445              		@ frame_needed = 0, uses_anonymous_args = 0
 2446              		@ link register save eliminated.
1363:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2447              		.loc 1 1363 5 view .LVU644
 2448 0000 0329     		cmp	r1, #3
 2449 0002 24D8     		bhi	.L161
 2450 0004 DFE801F0 		tbb	[pc, r1]
 2451              	.L164:
 2452 0008 02       		.byte	(.L167-.L164)/2
 2453 0009 0A       		.byte	(.L166-.L164)/2
 2454 000a 13       		.byte	(.L165-.L164)/2
 2455 000b 1B       		.byte	(.L163-.L164)/2
 2456              		.p2align 1
 2457              	.L167:
1364:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1365:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1366:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2458              		.loc 1 1366 9 view .LVU645
 2459 000c 8369     		ldr	r3, [r0, #24]
 2460              		.loc 1 1366 36 is_stmt 0 view .LVU646
 2461 000e 23F00C03 		bic	r3, r3, #12
 2462 0012 8361     		str	r3, [r0, #24]
1367:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2463              		.loc 1 1367 9 is_stmt 1 view .LVU647
 2464 0014 8369     		ldr	r3, [r0, #24]
 2465              		.loc 1 1367 36 is_stmt 0 view .LVU648
 2466 0016 1343     		orrs	r3, r3, r2
 2467 0018 8361     		str	r3, [r0, #24]
1368:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2468              		.loc 1 1368 9 is_stmt 1 view .LVU649
 2469 001a 7047     		bx	lr
 2470              	.L166:
1369:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1370:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1371:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2471              		.loc 1 1371 9 view .LVU650
 2472 001c 8369     		ldr	r3, [r0, #24]
 2473              		.loc 1 1371 36 is_stmt 0 view .LVU651
 2474 001e 23F44063 		bic	r3, r3, #3072
 2475 0022 8361     		str	r3, [r0, #24]
1372:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2476              		.loc 1 1372 9 is_stmt 1 view .LVU652
 2477 0024 8369     		ldr	r3, [r0, #24]
 2478              		.loc 1 1372 36 is_stmt 0 view .LVU653
 2479 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2480 002a 8361     		str	r3, [r0, #24]
1373:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2481              		.loc 1 1373 9 is_stmt 1 view .LVU654
 2482 002c 7047     		bx	lr
 2483              	.L165:
1374:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1375:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1376:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2484              		.loc 1 1376 9 view .LVU655
 2485 002e C369     		ldr	r3, [r0, #28]
 2486              		.loc 1 1376 36 is_stmt 0 view .LVU656
 2487 0030 23F00C03 		bic	r3, r3, #12
 2488 0034 C361     		str	r3, [r0, #28]
1377:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2489              		.loc 1 1377 9 is_stmt 1 view .LVU657
 2490 0036 C369     		ldr	r3, [r0, #28]
 2491              		.loc 1 1377 36 is_stmt 0 view .LVU658
 2492 0038 1343     		orrs	r3, r3, r2
 2493 003a C361     		str	r3, [r0, #28]
1378:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2494              		.loc 1 1378 9 is_stmt 1 view .LVU659
 2495 003c 7047     		bx	lr
 2496              	.L163:
1379:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1380:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
1381:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2497              		.loc 1 1381 9 view .LVU660
 2498 003e C369     		ldr	r3, [r0, #28]
 2499              		.loc 1 1381 36 is_stmt 0 view .LVU661
 2500 0040 23F44063 		bic	r3, r3, #3072
 2501 0044 C361     		str	r3, [r0, #28]
1382:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2502              		.loc 1 1382 9 is_stmt 1 view .LVU662
 2503 0046 C369     		ldr	r3, [r0, #28]
 2504              		.loc 1 1382 36 is_stmt 0 view .LVU663
 2505 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2506 004c C361     		str	r3, [r0, #28]
1383:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2507              		.loc 1 1383 9 is_stmt 1 view .LVU664
 2508              	.L161:
1384:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1385:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1386:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1387:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2509              		.loc 1 1387 1 is_stmt 0 view .LVU665
 2510 004e 7047     		bx	lr
 2511              		.cfi_endproc
 2512              	.LFE103:
 2514              		.section	.text.timer_input_capture_config,"ax",%progbits
 2515              		.align	1
 2516              		.global	timer_input_capture_config
 2517              		.syntax unified
 2518              		.thumb
 2519              		.thumb_func
 2521              	timer_input_capture_config:
 2522              	.LVL93:
 2523              	.LFB102:
1257:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2524              		.loc 1 1257 1 is_stmt 1 view -0
 2525              		.cfi_startproc
 2526              		@ args = 0, pretend = 0, frame = 0
 2527              		@ frame_needed = 0, uses_anonymous_args = 0
1257:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2528              		.loc 1 1257 1 is_stmt 0 view .LVU667
 2529 0000 08B5     		push	{r3, lr}
 2530              		.cfi_def_cfa_offset 8
 2531              		.cfi_offset 3, -8
 2532              		.cfi_offset 14, -4
1258:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 2533              		.loc 1 1258 5 is_stmt 1 view .LVU668
 2534 0002 0329     		cmp	r1, #3
 2535 0004 29D8     		bhi	.L170
 2536 0006 DFE801F0 		tbb	[pc, r1]
 2537              	.L172:
 2538 000a 02       		.byte	(.L175-.L172)/2
 2539 000b 2C       		.byte	(.L174-.L172)/2
 2540 000c 53       		.byte	(.L173-.L172)/2
 2541 000d 7A       		.byte	(.L171-.L172)/2
 2542              		.p2align 1
 2543              	.L175:
1262:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2544              		.loc 1 1262 9 view .LVU669
 2545 000e 036A     		ldr	r3, [r0, #32]
1262:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2546              		.loc 1 1262 36 is_stmt 0 view .LVU670
 2547 0010 23F00103 		bic	r3, r3, #1
 2548 0014 0362     		str	r3, [r0, #32]
1265:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2549              		.loc 1 1265 9 is_stmt 1 view .LVU671
 2550 0016 036A     		ldr	r3, [r0, #32]
1265:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2551              		.loc 1 1265 36 is_stmt 0 view .LVU672
 2552 0018 23F00A03 		bic	r3, r3, #10
 2553 001c 0362     		str	r3, [r0, #32]
1266:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 2554              		.loc 1 1266 9 is_stmt 1 view .LVU673
 2555 001e 036A     		ldr	r3, [r0, #32]
1266:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 2556              		.loc 1 1266 56 is_stmt 0 view .LVU674
 2557 0020 B2F800C0 		ldrh	ip, [r2]
1266:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 2558              		.loc 1 1266 36 view .LVU675
 2559 0024 43EA0C03 		orr	r3, r3, ip
 2560 0028 0362     		str	r3, [r0, #32]
1268:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2561              		.loc 1 1268 9 is_stmt 1 view .LVU676
 2562 002a 8369     		ldr	r3, [r0, #24]
1268:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2563              		.loc 1 1268 36 is_stmt 0 view .LVU677
 2564 002c 23F00303 		bic	r3, r3, #3
 2565 0030 8361     		str	r3, [r0, #24]
1269:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 2566              		.loc 1 1269 9 is_stmt 1 view .LVU678
 2567 0032 8369     		ldr	r3, [r0, #24]
1269:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 2568              		.loc 1 1269 56 is_stmt 0 view .LVU679
 2569 0034 B2F802C0 		ldrh	ip, [r2, #2]
1269:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 2570              		.loc 1 1269 36 view .LVU680
 2571 0038 43EA0C03 		orr	r3, r3, ip
 2572 003c 8361     		str	r3, [r0, #24]
1271:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2573              		.loc 1 1271 9 is_stmt 1 view .LVU681
 2574 003e 8369     		ldr	r3, [r0, #24]
1271:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2575              		.loc 1 1271 36 is_stmt 0 view .LVU682
 2576 0040 23F0F003 		bic	r3, r3, #240
 2577 0044 8361     		str	r3, [r0, #24]
1272:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2578              		.loc 1 1272 9 is_stmt 1 view .LVU683
 2579 0046 8369     		ldr	r3, [r0, #24]
1272:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2580              		.loc 1 1272 67 is_stmt 0 view .LVU684
 2581 0048 B2F806C0 		ldrh	ip, [r2, #6]
1272:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2582              		.loc 1 1272 36 view .LVU685
 2583 004c 43EA0C13 		orr	r3, r3, ip, lsl #4
 2584 0050 8361     		str	r3, [r0, #24]
1275:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2585              		.loc 1 1275 9 is_stmt 1 view .LVU686
 2586 0052 036A     		ldr	r3, [r0, #32]
1275:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2587              		.loc 1 1275 36 is_stmt 0 view .LVU687
 2588 0054 43F00103 		orr	r3, r3, #1
 2589 0058 0362     		str	r3, [r0, #32]
1276:../system/src/gd32f10x/gd32f10x_timer.c ****     
 2590              		.loc 1 1276 9 is_stmt 1 view .LVU688
 2591              	.L170:
1340:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2592              		.loc 1 1340 5 view .LVU689
 2593 005a 9288     		ldrh	r2, [r2, #4]
 2594              	.LVL94:
1340:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2595              		.loc 1 1340 5 is_stmt 0 view .LVU690
 2596 005c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2597              	.LVL95:
1341:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2598              		.loc 1 1341 1 view .LVU691
 2599 0060 08BD     		pop	{r3, pc}
 2600              	.LVL96:
 2601              	.L174:
1281:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2602              		.loc 1 1281 9 is_stmt 1 view .LVU692
 2603 0062 036A     		ldr	r3, [r0, #32]
1281:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2604              		.loc 1 1281 36 is_stmt 0 view .LVU693
 2605 0064 23F01003 		bic	r3, r3, #16
 2606 0068 0362     		str	r3, [r0, #32]
1284:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2607              		.loc 1 1284 9 is_stmt 1 view .LVU694
 2608 006a 036A     		ldr	r3, [r0, #32]
1284:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2609              		.loc 1 1284 36 is_stmt 0 view .LVU695
 2610 006c 23F0A003 		bic	r3, r3, #160
 2611 0070 0362     		str	r3, [r0, #32]
1285:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 2612              		.loc 1 1285 9 is_stmt 1 view .LVU696
 2613 0072 036A     		ldr	r3, [r0, #32]
1285:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 2614              		.loc 1 1285 67 is_stmt 0 view .LVU697
 2615 0074 B2F800C0 		ldrh	ip, [r2]
1285:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 2616              		.loc 1 1285 36 view .LVU698
 2617 0078 43EA0C13 		orr	r3, r3, ip, lsl #4
 2618 007c 0362     		str	r3, [r0, #32]
1287:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2619              		.loc 1 1287 9 is_stmt 1 view .LVU699
 2620 007e 8369     		ldr	r3, [r0, #24]
1287:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2621              		.loc 1 1287 36 is_stmt 0 view .LVU700
 2622 0080 23F44073 		bic	r3, r3, #768
 2623 0084 8361     		str	r3, [r0, #24]
1288:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 2624              		.loc 1 1288 9 is_stmt 1 view .LVU701
 2625 0086 8369     		ldr	r3, [r0, #24]
1288:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 2626              		.loc 1 1288 67 is_stmt 0 view .LVU702
 2627 0088 B2F802C0 		ldrh	ip, [r2, #2]
1288:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 2628              		.loc 1 1288 36 view .LVU703
 2629 008c 43EA0C23 		orr	r3, r3, ip, lsl #8
 2630 0090 8361     		str	r3, [r0, #24]
1290:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2631              		.loc 1 1290 9 is_stmt 1 view .LVU704
 2632 0092 8369     		ldr	r3, [r0, #24]
1290:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2633              		.loc 1 1290 36 is_stmt 0 view .LVU705
 2634 0094 23F47043 		bic	r3, r3, #61440
 2635 0098 8361     		str	r3, [r0, #24]
1291:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2636              		.loc 1 1291 9 is_stmt 1 view .LVU706
 2637 009a 8369     		ldr	r3, [r0, #24]
1291:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2638              		.loc 1 1291 67 is_stmt 0 view .LVU707
 2639 009c B2F806C0 		ldrh	ip, [r2, #6]
1291:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2640              		.loc 1 1291 36 view .LVU708
 2641 00a0 43EA0C33 		orr	r3, r3, ip, lsl #12
 2642 00a4 8361     		str	r3, [r0, #24]
1294:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2643              		.loc 1 1294 9 is_stmt 1 view .LVU709
 2644 00a6 036A     		ldr	r3, [r0, #32]
1294:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2645              		.loc 1 1294 36 is_stmt 0 view .LVU710
 2646 00a8 43F01003 		orr	r3, r3, #16
 2647 00ac 0362     		str	r3, [r0, #32]
1295:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 2648              		.loc 1 1295 9 is_stmt 1 view .LVU711
 2649 00ae D4E7     		b	.L170
 2650              	.L173:
1299:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2651              		.loc 1 1299 9 view .LVU712
 2652 00b0 036A     		ldr	r3, [r0, #32]
1299:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2653              		.loc 1 1299 36 is_stmt 0 view .LVU713
 2654 00b2 23F48073 		bic	r3, r3, #256
 2655 00b6 0362     		str	r3, [r0, #32]
1302:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2656              		.loc 1 1302 9 is_stmt 1 view .LVU714
 2657 00b8 036A     		ldr	r3, [r0, #32]
1302:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2658              		.loc 1 1302 36 is_stmt 0 view .LVU715
 2659 00ba 23F42063 		bic	r3, r3, #2560
 2660 00be 0362     		str	r3, [r0, #32]
1303:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2661              		.loc 1 1303 9 is_stmt 1 view .LVU716
 2662 00c0 036A     		ldr	r3, [r0, #32]
1303:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2663              		.loc 1 1303 67 is_stmt 0 view .LVU717
 2664 00c2 B2F800C0 		ldrh	ip, [r2]
1303:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2665              		.loc 1 1303 36 view .LVU718
 2666 00c6 43EA0C23 		orr	r3, r3, ip, lsl #8
 2667 00ca 0362     		str	r3, [r0, #32]
1306:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2668              		.loc 1 1306 9 is_stmt 1 view .LVU719
 2669 00cc C369     		ldr	r3, [r0, #28]
1306:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2670              		.loc 1 1306 36 is_stmt 0 view .LVU720
 2671 00ce 23F00303 		bic	r3, r3, #3
 2672 00d2 C361     		str	r3, [r0, #28]
1307:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2673              		.loc 1 1307 9 is_stmt 1 view .LVU721
 2674 00d4 C369     		ldr	r3, [r0, #28]
1307:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2675              		.loc 1 1307 67 is_stmt 0 view .LVU722
 2676 00d6 B2F802C0 		ldrh	ip, [r2, #2]
1307:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2677              		.loc 1 1307 36 view .LVU723
 2678 00da 43EA0C03 		orr	r3, r3, ip
 2679 00de C361     		str	r3, [r0, #28]
1310:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2680              		.loc 1 1310 9 is_stmt 1 view .LVU724
 2681 00e0 C369     		ldr	r3, [r0, #28]
1310:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2682              		.loc 1 1310 36 is_stmt 0 view .LVU725
 2683 00e2 23F0F003 		bic	r3, r3, #240
 2684 00e6 C361     		str	r3, [r0, #28]
1311:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2685              		.loc 1 1311 9 is_stmt 1 view .LVU726
 2686 00e8 C369     		ldr	r3, [r0, #28]
1311:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2687              		.loc 1 1311 67 is_stmt 0 view .LVU727
 2688 00ea B2F806C0 		ldrh	ip, [r2, #6]
1311:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2689              		.loc 1 1311 36 view .LVU728
 2690 00ee 43EA0C13 		orr	r3, r3, ip, lsl #4
 2691 00f2 C361     		str	r3, [r0, #28]
1314:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2692              		.loc 1 1314 9 is_stmt 1 view .LVU729
 2693 00f4 036A     		ldr	r3, [r0, #32]
1314:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2694              		.loc 1 1314 36 is_stmt 0 view .LVU730
 2695 00f6 43F48073 		orr	r3, r3, #256
 2696 00fa 0362     		str	r3, [r0, #32]
1315:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 2697              		.loc 1 1315 9 is_stmt 1 view .LVU731
 2698 00fc ADE7     		b	.L170
 2699              	.L171:
1319:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2700              		.loc 1 1319 9 view .LVU732
 2701 00fe 036A     		ldr	r3, [r0, #32]
1319:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2702              		.loc 1 1319 36 is_stmt 0 view .LVU733
 2703 0100 23F48053 		bic	r3, r3, #4096
 2704 0104 0362     		str	r3, [r0, #32]
1322:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2705              		.loc 1 1322 9 is_stmt 1 view .LVU734
 2706 0106 036A     		ldr	r3, [r0, #32]
1322:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2707              		.loc 1 1322 36 is_stmt 0 view .LVU735
 2708 0108 23F40053 		bic	r3, r3, #8192
 2709 010c 0362     		str	r3, [r0, #32]
1323:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2710              		.loc 1 1323 9 is_stmt 1 view .LVU736
 2711 010e 036A     		ldr	r3, [r0, #32]
1323:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2712              		.loc 1 1323 67 is_stmt 0 view .LVU737
 2713 0110 B2F800C0 		ldrh	ip, [r2]
1323:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2714              		.loc 1 1323 36 view .LVU738
 2715 0114 43EA0C33 		orr	r3, r3, ip, lsl #12
 2716 0118 0362     		str	r3, [r0, #32]
1326:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2717              		.loc 1 1326 9 is_stmt 1 view .LVU739
 2718 011a C369     		ldr	r3, [r0, #28]
1326:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2719              		.loc 1 1326 36 is_stmt 0 view .LVU740
 2720 011c 23F44073 		bic	r3, r3, #768
 2721 0120 C361     		str	r3, [r0, #28]
1327:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2722              		.loc 1 1327 9 is_stmt 1 view .LVU741
 2723 0122 C369     		ldr	r3, [r0, #28]
1327:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2724              		.loc 1 1327 67 is_stmt 0 view .LVU742
 2725 0124 B2F802C0 		ldrh	ip, [r2, #2]
1327:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2726              		.loc 1 1327 36 view .LVU743
 2727 0128 43EA0C23 		orr	r3, r3, ip, lsl #8
 2728 012c C361     		str	r3, [r0, #28]
1330:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2729              		.loc 1 1330 9 is_stmt 1 view .LVU744
 2730 012e C369     		ldr	r3, [r0, #28]
1330:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2731              		.loc 1 1330 36 is_stmt 0 view .LVU745
 2732 0130 23F47043 		bic	r3, r3, #61440
 2733 0134 C361     		str	r3, [r0, #28]
1331:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2734              		.loc 1 1331 9 is_stmt 1 view .LVU746
 2735 0136 C369     		ldr	r3, [r0, #28]
1331:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2736              		.loc 1 1331 67 is_stmt 0 view .LVU747
 2737 0138 B2F806C0 		ldrh	ip, [r2, #6]
1331:../system/src/gd32f10x/gd32f10x_timer.c **** 
 2738              		.loc 1 1331 36 view .LVU748
 2739 013c 43EA0C33 		orr	r3, r3, ip, lsl #12
 2740 0140 C361     		str	r3, [r0, #28]
1334:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2741              		.loc 1 1334 9 is_stmt 1 view .LVU749
 2742 0142 036A     		ldr	r3, [r0, #32]
1334:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2743              		.loc 1 1334 36 is_stmt 0 view .LVU750
 2744 0144 43F48053 		orr	r3, r3, #4096
 2745 0148 0362     		str	r3, [r0, #32]
1335:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
 2746              		.loc 1 1335 9 is_stmt 1 view .LVU751
 2747 014a 86E7     		b	.L170
 2748              		.cfi_endproc
 2749              	.LFE102:
 2751              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 2752              		.align	1
 2753              		.global	timer_channel_capture_value_register_read
 2754              		.syntax unified
 2755              		.thumb
 2756              		.thumb_func
 2758              	timer_channel_capture_value_register_read:
 2759              	.LVL97:
 2760              	.LFB104:
1388:../system/src/gd32f10x/gd32f10x_timer.c **** 
1389:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1390:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      read TIMER channel capture compare register value
1391:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1392:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1393:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1394:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1395:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1396:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1397:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1398:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1399:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     channel capture compare register value
1400:../system/src/gd32f10x/gd32f10x_timer.c **** */
1401:../system/src/gd32f10x/gd32f10x_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1402:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2761              		.loc 1 1402 1 view -0
 2762              		.cfi_startproc
 2763              		@ args = 0, pretend = 0, frame = 0
 2764              		@ frame_needed = 0, uses_anonymous_args = 0
 2765              		@ link register save eliminated.
1403:../system/src/gd32f10x/gd32f10x_timer.c ****     uint32_t count_value = 0U;
 2766              		.loc 1 1403 5 view .LVU753
1404:../system/src/gd32f10x/gd32f10x_timer.c **** 
1405:../system/src/gd32f10x/gd32f10x_timer.c ****     switch(channel){
 2767              		.loc 1 1405 5 view .LVU754
 2768 0000 0329     		cmp	r1, #3
 2769 0002 0BD8     		bhi	.L185
 2770 0004 DFE801F0 		tbb	[pc, r1]
 2771              	.L181:
 2772 0008 02       		.byte	(.L184-.L181)/2
 2773 0009 04       		.byte	(.L183-.L181)/2
 2774 000a 06       		.byte	(.L182-.L181)/2
 2775 000b 08       		.byte	(.L180-.L181)/2
 2776              		.p2align 1
 2777              	.L184:
1406:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
1407:../system/src/gd32f10x/gd32f10x_timer.c ****         /* read TIMER channel 0 capture compare register value */
1408:../system/src/gd32f10x/gd32f10x_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 2778              		.loc 1 1408 9 view .LVU755
 2779              		.loc 1 1408 21 is_stmt 0 view .LVU756
 2780 000c 406B     		ldr	r0, [r0, #52]
 2781              	.LVL98:
1409:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2782              		.loc 1 1409 9 is_stmt 1 view .LVU757
 2783 000e 7047     		bx	lr
 2784              	.LVL99:
 2785              	.L183:
1410:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_1:
1411:../system/src/gd32f10x/gd32f10x_timer.c ****         /* read TIMER channel 1 capture compare register value */
1412:../system/src/gd32f10x/gd32f10x_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 2786              		.loc 1 1412 9 view .LVU758
 2787              		.loc 1 1412 21 is_stmt 0 view .LVU759
 2788 0010 806B     		ldr	r0, [r0, #56]
 2789              	.LVL100:
1413:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2790              		.loc 1 1413 9 is_stmt 1 view .LVU760
 2791 0012 7047     		bx	lr
 2792              	.LVL101:
 2793              	.L182:
1414:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_2:
1415:../system/src/gd32f10x/gd32f10x_timer.c ****         /* read TIMER channel 2 capture compare register value */
1416:../system/src/gd32f10x/gd32f10x_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 2794              		.loc 1 1416 9 view .LVU761
 2795              		.loc 1 1416 21 is_stmt 0 view .LVU762
 2796 0014 C06B     		ldr	r0, [r0, #60]
 2797              	.LVL102:
1417:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2798              		.loc 1 1417 9 is_stmt 1 view .LVU763
 2799 0016 7047     		bx	lr
 2800              	.LVL103:
 2801              	.L180:
1418:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_3:
1419:../system/src/gd32f10x/gd32f10x_timer.c ****         /* read TIMER channel 3 capture compare register value */
1420:../system/src/gd32f10x/gd32f10x_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 2802              		.loc 1 1420 9 view .LVU764
 2803              		.loc 1 1420 21 is_stmt 0 view .LVU765
 2804 0018 006C     		ldr	r0, [r0, #64]
 2805              	.LVL104:
1421:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
 2806              		.loc 1 1421 9 is_stmt 1 view .LVU766
 2807 001a 7047     		bx	lr
 2808              	.LVL105:
 2809              	.L185:
1405:../system/src/gd32f10x/gd32f10x_timer.c ****     case TIMER_CH_0:
 2810              		.loc 1 1405 5 is_stmt 0 view .LVU767
 2811 001c 0020     		movs	r0, #0
 2812              	.LVL106:
1422:../system/src/gd32f10x/gd32f10x_timer.c ****     default:
1423:../system/src/gd32f10x/gd32f10x_timer.c ****         break;
1424:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1425:../system/src/gd32f10x/gd32f10x_timer.c ****     return (count_value);
 2813              		.loc 1 1425 5 is_stmt 1 view .LVU768
1426:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2814              		.loc 1 1426 1 is_stmt 0 view .LVU769
 2815 001e 7047     		bx	lr
 2816              		.cfi_endproc
 2817              	.LFE104:
 2819              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 2820              		.align	1
 2821              		.global	timer_input_pwm_capture_config
 2822              		.syntax unified
 2823              		.thumb
 2824              		.thumb_func
 2826              	timer_input_pwm_capture_config:
 2827              	.LVL107:
 2828              	.LFB105:
1427:../system/src/gd32f10x/gd32f10x_timer.c **** 
1428:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1429:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER input pwm capture function 
1430:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1431:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  channel:
1432:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1433:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1434:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1435:../system/src/gd32f10x/gd32f10x_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1436:../system/src/gd32f10x/gd32f10x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1437:../system/src/gd32f10x/gd32f10x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1438:../system/src/gd32f10x/gd32f10x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1439:../system/src/gd32f10x/gd32f10x_timer.c ****                  icfilter: 0~15
1440:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1441:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1442:../system/src/gd32f10x/gd32f10x_timer.c **** */
1443:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1444:../system/src/gd32f10x/gd32f10x_timer.c **** {
 2829              		.loc 1 1444 1 is_stmt 1 view -0
 2830              		.cfi_startproc
 2831              		@ args = 0, pretend = 0, frame = 0
 2832              		@ frame_needed = 0, uses_anonymous_args = 0
 2833              		.loc 1 1444 1 is_stmt 0 view .LVU771
 2834 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2835              		.cfi_def_cfa_offset 24
 2836              		.cfi_offset 3, -24
 2837              		.cfi_offset 4, -20
 2838              		.cfi_offset 5, -16
 2839              		.cfi_offset 6, -12
 2840              		.cfi_offset 7, -8
 2841              		.cfi_offset 14, -4
 2842 0002 0446     		mov	r4, r0
 2843 0004 1546     		mov	r5, r2
1445:../system/src/gd32f10x/gd32f10x_timer.c ****     uint16_t icpolarity  = 0x0U;
 2844              		.loc 1 1445 5 is_stmt 1 view .LVU772
 2845              	.LVL108:
1446:../system/src/gd32f10x/gd32f10x_timer.c ****     uint16_t icselection = 0x0U;
 2846              		.loc 1 1446 5 view .LVU773
1447:../system/src/gd32f10x/gd32f10x_timer.c **** 
1448:../system/src/gd32f10x/gd32f10x_timer.c ****     /* Set channel input polarity */
1449:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 2847              		.loc 1 1449 5 view .LVU774
 2848              		.loc 1 1449 41 is_stmt 0 view .LVU775
 2849 0006 1388     		ldrh	r3, [r2]
 2850              		.loc 1 1449 7 view .LVU776
 2851 0008 002B     		cmp	r3, #0
 2852 000a 52D1     		bne	.L191
1450:../system/src/gd32f10x/gd32f10x_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2853              		.loc 1 1450 20 view .LVU777
 2854 000c 0227     		movs	r7, #2
 2855              	.L187:
 2856              	.LVL109:
1451:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1452:../system/src/gd32f10x/gd32f10x_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1453:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1454:../system/src/gd32f10x/gd32f10x_timer.c ****     /* Set channel input mode selection */
1455:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 2857              		.loc 1 1455 5 is_stmt 1 view .LVU778
 2858              		.loc 1 1455 44 is_stmt 0 view .LVU779
 2859 000e 6B88     		ldrh	r3, [r5, #2]
 2860              		.loc 1 1455 7 view .LVU780
 2861 0010 012B     		cmp	r3, #1
 2862 0012 50D0     		beq	.L194
1456:../system/src/gd32f10x/gd32f10x_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1457:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1458:../system/src/gd32f10x/gd32f10x_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 2863              		.loc 1 1458 21 view .LVU781
 2864 0014 0126     		movs	r6, #1
 2865              	.L188:
 2866              	.LVL110:
1459:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1460:../system/src/gd32f10x/gd32f10x_timer.c **** 
1461:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_CH_0 == channel){
 2867              		.loc 1 1461 5 is_stmt 1 view .LVU782
 2868              		.loc 1 1461 7 is_stmt 0 view .LVU783
 2869 0016 0029     		cmp	r1, #0
 2870 0018 4FD1     		bne	.L189
1462:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1463:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2871              		.loc 1 1463 9 is_stmt 1 view .LVU784
 2872 001a 236A     		ldr	r3, [r4, #32]
 2873              		.loc 1 1463 36 is_stmt 0 view .LVU785
 2874 001c 23F00103 		bic	r3, r3, #1
 2875 0020 2362     		str	r3, [r4, #32]
1464:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1465:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 2876              		.loc 1 1465 9 is_stmt 1 view .LVU786
 2877 0022 236A     		ldr	r3, [r4, #32]
 2878              		.loc 1 1465 36 is_stmt 0 view .LVU787
 2879 0024 23F00A03 		bic	r3, r3, #10
 2880 0028 2362     		str	r3, [r4, #32]
1466:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
1467:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 2881              		.loc 1 1467 9 is_stmt 1 view .LVU788
 2882 002a 236A     		ldr	r3, [r4, #32]
 2883              		.loc 1 1467 55 is_stmt 0 view .LVU789
 2884 002c 2A88     		ldrh	r2, [r5]
 2885              	.LVL111:
 2886              		.loc 1 1467 36 view .LVU790
 2887 002e 1343     		orrs	r3, r3, r2
 2888 0030 2362     		str	r3, [r4, #32]
1468:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1469:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 2889              		.loc 1 1469 9 is_stmt 1 view .LVU791
 2890 0032 A369     		ldr	r3, [r4, #24]
 2891              		.loc 1 1469 36 is_stmt 0 view .LVU792
 2892 0034 23F00303 		bic	r3, r3, #3
 2893 0038 A361     		str	r3, [r4, #24]
1470:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0MS bit */
1471:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 2894              		.loc 1 1471 9 is_stmt 1 view .LVU793
 2895 003a A369     		ldr	r3, [r4, #24]
 2896              		.loc 1 1471 55 is_stmt 0 view .LVU794
 2897 003c 6A88     		ldrh	r2, [r5, #2]
 2898              		.loc 1 1471 36 view .LVU795
 2899 003e 1343     		orrs	r3, r3, r2
 2900 0040 A361     		str	r3, [r4, #24]
1472:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1473:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 2901              		.loc 1 1473 9 is_stmt 1 view .LVU796
 2902 0042 A369     		ldr	r3, [r4, #24]
 2903              		.loc 1 1473 36 is_stmt 0 view .LVU797
 2904 0044 23F0F003 		bic	r3, r3, #240
 2905 0048 A361     		str	r3, [r4, #24]
1474:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
1475:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 2906              		.loc 1 1475 9 is_stmt 1 view .LVU798
 2907 004a A369     		ldr	r3, [r4, #24]
 2908              		.loc 1 1475 56 is_stmt 0 view .LVU799
 2909 004c EA88     		ldrh	r2, [r5, #6]
 2910              		.loc 1 1475 36 view .LVU800
 2911 004e 43EA0213 		orr	r3, r3, r2, lsl #4
 2912 0052 A361     		str	r3, [r4, #24]
1476:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
1477:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 2913              		.loc 1 1477 9 is_stmt 1 view .LVU801
 2914 0054 236A     		ldr	r3, [r4, #32]
 2915              		.loc 1 1477 36 is_stmt 0 view .LVU802
 2916 0056 43F00103 		orr	r3, r3, #1
 2917 005a 2362     		str	r3, [r4, #32]
1478:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1479:../system/src/gd32f10x/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
 2918              		.loc 1 1479 9 is_stmt 1 view .LVU803
 2919 005c AA88     		ldrh	r2, [r5, #4]
 2920 005e 2046     		mov	r0, r4
 2921              	.LVL112:
 2922              		.loc 1 1479 9 is_stmt 0 view .LVU804
 2923 0060 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2924              	.LVL113:
1480:../system/src/gd32f10x/gd32f10x_timer.c **** 
1481:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1482:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2925              		.loc 1 1482 9 is_stmt 1 view .LVU805
 2926 0064 236A     		ldr	r3, [r4, #32]
 2927              		.loc 1 1482 36 is_stmt 0 view .LVU806
 2928 0066 23F01003 		bic	r3, r3, #16
 2929 006a 2362     		str	r3, [r4, #32]
1483:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1484:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 2930              		.loc 1 1484 9 is_stmt 1 view .LVU807
 2931 006c 236A     		ldr	r3, [r4, #32]
 2932              		.loc 1 1484 36 is_stmt 0 view .LVU808
 2933 006e 23F0A003 		bic	r3, r3, #160
 2934 0072 2362     		str	r3, [r4, #32]
1485:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
1486:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity<< 4U);
 2935              		.loc 1 1486 9 is_stmt 1 view .LVU809
 2936 0074 236A     		ldr	r3, [r4, #32]
 2937              		.loc 1 1486 36 is_stmt 0 view .LVU810
 2938 0076 43EA0713 		orr	r3, r3, r7, lsl #4
 2939 007a 2362     		str	r3, [r4, #32]
1487:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1488:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 2940              		.loc 1 1488 9 is_stmt 1 view .LVU811
 2941 007c A369     		ldr	r3, [r4, #24]
 2942              		.loc 1 1488 36 is_stmt 0 view .LVU812
 2943 007e 23F44073 		bic	r3, r3, #768
 2944 0082 A361     		str	r3, [r4, #24]
1489:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1MS bit */
1490:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection<< 8U);
 2945              		.loc 1 1490 9 is_stmt 1 view .LVU813
 2946 0084 A369     		ldr	r3, [r4, #24]
 2947              		.loc 1 1490 36 is_stmt 0 view .LVU814
 2948 0086 43EA0623 		orr	r3, r3, r6, lsl #8
 2949 008a A361     		str	r3, [r4, #24]
1491:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1492:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 2950              		.loc 1 1492 9 is_stmt 1 view .LVU815
 2951 008c A369     		ldr	r3, [r4, #24]
 2952              		.loc 1 1492 36 is_stmt 0 view .LVU816
 2953 008e 23F47043 		bic	r3, r3, #61440
 2954 0092 A361     		str	r3, [r4, #24]
1493:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
1494:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter)<< 12U);
 2955              		.loc 1 1494 9 is_stmt 1 view .LVU817
 2956 0094 A369     		ldr	r3, [r4, #24]
 2957              		.loc 1 1494 66 is_stmt 0 view .LVU818
 2958 0096 EA88     		ldrh	r2, [r5, #6]
 2959              		.loc 1 1494 36 view .LVU819
 2960 0098 43EA0233 		orr	r3, r3, r2, lsl #12
 2961 009c A361     		str	r3, [r4, #24]
1495:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
1496:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 2962              		.loc 1 1496 9 is_stmt 1 view .LVU820
 2963 009e 236A     		ldr	r3, [r4, #32]
 2964              		.loc 1 1496 36 is_stmt 0 view .LVU821
 2965 00a0 43F01003 		orr	r3, r3, #16
 2966 00a4 2362     		str	r3, [r4, #32]
1497:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1498:../system/src/gd32f10x/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
 2967              		.loc 1 1498 9 is_stmt 1 view .LVU822
 2968 00a6 AA88     		ldrh	r2, [r5, #4]
 2969 00a8 0121     		movs	r1, #1
 2970 00aa 2046     		mov	r0, r4
 2971 00ac FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2972              	.LVL114:
 2973              	.L186:
1499:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1500:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1501:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1502:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1503:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1504:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
1505:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity)<< 4U);
1506:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1507:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1508:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1MS bit */
1509:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection)<< 8U);
1510:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1511:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1512:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
1513:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter)<< 12U);
1514:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
1515:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1516:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1517:../system/src/gd32f10x/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
1518:../system/src/gd32f10x/gd32f10x_timer.c **** 
1519:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1520:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1521:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1522:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1523:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
1524:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1525:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1526:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1527:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0MS bit */
1528:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1529:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1530:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1531:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
1532:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1533:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
1534:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1535:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1536:../system/src/gd32f10x/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
1537:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1538:../system/src/gd32f10x/gd32f10x_timer.c **** }
 2974              		.loc 1 1538 1 is_stmt 0 view .LVU823
 2975 00b0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2976              	.LVL115:
 2977              	.L191:
1452:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 2978              		.loc 1 1452 20 view .LVU824
 2979 00b2 0027     		movs	r7, #0
 2980 00b4 ABE7     		b	.L187
 2981              	.LVL116:
 2982              	.L194:
1456:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 2983              		.loc 1 1456 21 view .LVU825
 2984 00b6 0226     		movs	r6, #2
 2985 00b8 ADE7     		b	.L188
 2986              	.LVL117:
 2987              	.L189:
1501:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
 2988              		.loc 1 1501 9 is_stmt 1 view .LVU826
 2989 00ba 236A     		ldr	r3, [r4, #32]
1501:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
 2990              		.loc 1 1501 36 is_stmt 0 view .LVU827
 2991 00bc 23F01003 		bic	r3, r3, #16
 2992 00c0 2362     		str	r3, [r4, #32]
1503:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
 2993              		.loc 1 1503 9 is_stmt 1 view .LVU828
 2994 00c2 236A     		ldr	r3, [r4, #32]
1503:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
 2995              		.loc 1 1503 36 is_stmt 0 view .LVU829
 2996 00c4 23F0A003 		bic	r3, r3, #160
 2997 00c8 2362     		str	r3, [r4, #32]
1505:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 2998              		.loc 1 1505 9 is_stmt 1 view .LVU830
 2999 00ca 236A     		ldr	r3, [r4, #32]
1505:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 3000              		.loc 1 1505 66 is_stmt 0 view .LVU831
 3001 00cc 2A88     		ldrh	r2, [r5]
 3002              	.LVL118:
1505:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 3003              		.loc 1 1505 36 view .LVU832
 3004 00ce 43EA0213 		orr	r3, r3, r2, lsl #4
 3005 00d2 2362     		str	r3, [r4, #32]
1507:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1MS bit */
 3006              		.loc 1 1507 9 is_stmt 1 view .LVU833
 3007 00d4 A369     		ldr	r3, [r4, #24]
1507:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1MS bit */
 3008              		.loc 1 1507 36 is_stmt 0 view .LVU834
 3009 00d6 23F44073 		bic	r3, r3, #768
 3010 00da A361     		str	r3, [r4, #24]
1509:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3011              		.loc 1 1509 9 is_stmt 1 view .LVU835
 3012 00dc A369     		ldr	r3, [r4, #24]
1509:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3013              		.loc 1 1509 66 is_stmt 0 view .LVU836
 3014 00de 6A88     		ldrh	r2, [r5, #2]
1509:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3015              		.loc 1 1509 36 view .LVU837
 3016 00e0 43EA0223 		orr	r3, r3, r2, lsl #8
 3017 00e4 A361     		str	r3, [r4, #24]
1511:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
 3018              		.loc 1 1511 9 is_stmt 1 view .LVU838
 3019 00e6 A369     		ldr	r3, [r4, #24]
1511:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
 3020              		.loc 1 1511 36 is_stmt 0 view .LVU839
 3021 00e8 23F47043 		bic	r3, r3, #61440
 3022 00ec A361     		str	r3, [r4, #24]
1513:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
 3023              		.loc 1 1513 9 is_stmt 1 view .LVU840
 3024 00ee A369     		ldr	r3, [r4, #24]
1513:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
 3025              		.loc 1 1513 66 is_stmt 0 view .LVU841
 3026 00f0 EA88     		ldrh	r2, [r5, #6]
1513:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
 3027              		.loc 1 1513 36 view .LVU842
 3028 00f2 43EA0233 		orr	r3, r3, r2, lsl #12
 3029 00f6 A361     		str	r3, [r4, #24]
1515:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3030              		.loc 1 1515 9 is_stmt 1 view .LVU843
 3031 00f8 236A     		ldr	r3, [r4, #32]
1515:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3032              		.loc 1 1515 36 is_stmt 0 view .LVU844
 3033 00fa 43F01003 		orr	r3, r3, #16
 3034 00fe 2362     		str	r3, [r4, #32]
1517:../system/src/gd32f10x/gd32f10x_timer.c **** 
 3035              		.loc 1 1517 9 is_stmt 1 view .LVU845
 3036 0100 AA88     		ldrh	r2, [r5, #4]
 3037 0102 0121     		movs	r1, #1
 3038              	.LVL119:
1517:../system/src/gd32f10x/gd32f10x_timer.c **** 
 3039              		.loc 1 1517 9 is_stmt 0 view .LVU846
 3040 0104 2046     		mov	r0, r4
 3041              	.LVL120:
1517:../system/src/gd32f10x/gd32f10x_timer.c **** 
 3042              		.loc 1 1517 9 view .LVU847
 3043 0106 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3044              	.LVL121:
1520:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3045              		.loc 1 1520 9 is_stmt 1 view .LVU848
 3046 010a 236A     		ldr	r3, [r4, #32]
1520:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3047              		.loc 1 1520 36 is_stmt 0 view .LVU849
 3048 010c 23F00103 		bic	r3, r3, #1
 3049 0110 2362     		str	r3, [r4, #32]
1522:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
 3050              		.loc 1 1522 9 is_stmt 1 view .LVU850
 3051 0112 236A     		ldr	r3, [r4, #32]
1522:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
 3052              		.loc 1 1522 36 is_stmt 0 view .LVU851
 3053 0114 23F00A03 		bic	r3, r3, #10
 3054 0118 2362     		str	r3, [r4, #32]
1524:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 3055              		.loc 1 1524 9 is_stmt 1 view .LVU852
 3056 011a 236A     		ldr	r3, [r4, #32]
1524:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 3057              		.loc 1 1524 36 is_stmt 0 view .LVU853
 3058 011c 3B43     		orrs	r3, r3, r7
 3059 011e 2362     		str	r3, [r4, #32]
1526:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0MS bit */
 3060              		.loc 1 1526 9 is_stmt 1 view .LVU854
 3061 0120 A369     		ldr	r3, [r4, #24]
1526:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0MS bit */
 3062              		.loc 1 1526 36 is_stmt 0 view .LVU855
 3063 0122 23F00303 		bic	r3, r3, #3
 3064 0126 A361     		str	r3, [r4, #24]
1528:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 3065              		.loc 1 1528 9 is_stmt 1 view .LVU856
 3066 0128 A369     		ldr	r3, [r4, #24]
1528:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 3067              		.loc 1 1528 36 is_stmt 0 view .LVU857
 3068 012a 3343     		orrs	r3, r3, r6
 3069 012c A361     		str	r3, [r4, #24]
1530:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
 3070              		.loc 1 1530 9 is_stmt 1 view .LVU858
 3071 012e A369     		ldr	r3, [r4, #24]
1530:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
 3072              		.loc 1 1530 36 is_stmt 0 view .LVU859
 3073 0130 23F0F003 		bic	r3, r3, #240
 3074 0134 A361     		str	r3, [r4, #24]
1532:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
 3075              		.loc 1 1532 9 is_stmt 1 view .LVU860
 3076 0136 A369     		ldr	r3, [r4, #24]
1532:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
 3077              		.loc 1 1532 56 is_stmt 0 view .LVU861
 3078 0138 EA88     		ldrh	r2, [r5, #6]
1532:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
 3079              		.loc 1 1532 36 view .LVU862
 3080 013a 43EA0213 		orr	r3, r3, r2, lsl #4
 3081 013e A361     		str	r3, [r4, #24]
1534:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3082              		.loc 1 1534 9 is_stmt 1 view .LVU863
 3083 0140 236A     		ldr	r3, [r4, #32]
1534:../system/src/gd32f10x/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3084              		.loc 1 1534 36 is_stmt 0 view .LVU864
 3085 0142 43F00103 		orr	r3, r3, #1
 3086 0146 2362     		str	r3, [r4, #32]
1536:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 3087              		.loc 1 1536 9 is_stmt 1 view .LVU865
 3088 0148 AA88     		ldrh	r2, [r5, #4]
 3089 014a 0021     		movs	r1, #0
 3090 014c 2046     		mov	r0, r4
 3091 014e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3092              	.LVL122:
 3093              		.loc 1 1538 1 is_stmt 0 view .LVU866
 3094 0152 ADE7     		b	.L186
 3095              		.cfi_endproc
 3096              	.LFE105:
 3098              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3099              		.align	1
 3100              		.global	timer_hall_mode_config
 3101              		.syntax unified
 3102              		.thumb
 3103              		.thumb_func
 3105              	timer_hall_mode_config:
 3106              	.LVL123:
 3107              	.LFB106:
1539:../system/src/gd32f10x/gd32f10x_timer.c **** 
1540:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1541:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER hall sensor mode
1542:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1543:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  hallmode:
1544:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1545:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1546:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1547:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1548:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1549:../system/src/gd32f10x/gd32f10x_timer.c **** */
1550:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)    
1551:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3108              		.loc 1 1551 1 is_stmt 1 view -0
 3109              		.cfi_startproc
 3110              		@ args = 0, pretend = 0, frame = 0
 3111              		@ frame_needed = 0, uses_anonymous_args = 0
 3112              		@ link register save eliminated.
1552:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3113              		.loc 1 1552 5 view .LVU868
 3114              		.loc 1 1552 7 is_stmt 0 view .LVU869
 3115 0000 8029     		cmp	r1, #128
 3116 0002 05D0     		beq	.L198
1553:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
1554:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3117              		.loc 1 1554 11 is_stmt 1 view .LVU870
 3118              		.loc 1 1554 13 is_stmt 0 view .LVU871
 3119 0004 19B9     		cbnz	r1, .L195
1555:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3120              		.loc 1 1555 9 is_stmt 1 view .LVU872
 3121 0006 4368     		ldr	r3, [r0, #4]
 3122              		.loc 1 1555 34 is_stmt 0 view .LVU873
 3123 0008 23F08003 		bic	r3, r3, #128
 3124 000c 4360     		str	r3, [r0, #4]
1556:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1557:../system/src/gd32f10x/gd32f10x_timer.c ****         /* illegal parameters */        
1558:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 3125              		.loc 1 1558 5 is_stmt 1 view .LVU874
 3126              	.L195:
1559:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3127              		.loc 1 1559 1 is_stmt 0 view .LVU875
 3128 000e 7047     		bx	lr
 3129              	.L198:
1553:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3130              		.loc 1 1553 9 is_stmt 1 view .LVU876
 3131 0010 4368     		ldr	r3, [r0, #4]
1553:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3132              		.loc 1 1553 34 is_stmt 0 view .LVU877
 3133 0012 43F08003 		orr	r3, r3, #128
 3134 0016 4360     		str	r3, [r0, #4]
 3135 0018 7047     		bx	lr
 3136              		.cfi_endproc
 3137              	.LFE106:
 3139              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3140              		.align	1
 3141              		.global	timer_input_trigger_source_select
 3142              		.syntax unified
 3143              		.thumb
 3144              		.thumb_func
 3146              	timer_input_trigger_source_select:
 3147              	.LVL124:
 3148              	.LFB107:
1560:../system/src/gd32f10x/gd32f10x_timer.c **** 
1561:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1562:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      select TIMER input trigger source 
1563:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1564:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  intrigger:
1565:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1566:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0,TIMERx(x=0..4,7,8,11)
1567:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1,TIMERx(x=0..4,7,8,11)
1568:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2,TIMERx(x=0..4,7,8,11)
1569:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3,TIMERx(x=0..4,7,8,11)
1570:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector,TIMERx(x=0..4,7,8,11)
1571:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0,TIMERx(x=0..4,7,8,11)
1572:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1,TIMERx(x=0..4,7,8,11)
1573:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger,TIMERx(x=0..4,7)
1574:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1575:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1576:../system/src/gd32f10x/gd32f10x_timer.c **** */
1577:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1578:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3149              		.loc 1 1578 1 is_stmt 1 view -0
 3150              		.cfi_startproc
 3151              		@ args = 0, pretend = 0, frame = 0
 3152              		@ frame_needed = 0, uses_anonymous_args = 0
 3153              		@ link register save eliminated.
1579:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3154              		.loc 1 1579 5 view .LVU879
 3155 0000 8368     		ldr	r3, [r0, #8]
 3156              		.loc 1 1579 31 is_stmt 0 view .LVU880
 3157 0002 23F07003 		bic	r3, r3, #112
 3158 0006 8360     		str	r3, [r0, #8]
1580:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3159              		.loc 1 1580 5 is_stmt 1 view .LVU881
 3160 0008 8368     		ldr	r3, [r0, #8]
 3161              		.loc 1 1580 31 is_stmt 0 view .LVU882
 3162 000a 0B43     		orrs	r3, r3, r1
 3163 000c 8360     		str	r3, [r0, #8]
1581:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3164              		.loc 1 1581 1 view .LVU883
 3165 000e 7047     		bx	lr
 3166              		.cfi_endproc
 3167              	.LFE107:
 3169              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3170              		.align	1
 3171              		.global	timer_master_output_trigger_source_select
 3172              		.syntax unified
 3173              		.thumb
 3174              		.thumb_func
 3176              	timer_master_output_trigger_source_select:
 3177              	.LVL125:
 3178              	.LFB108:
1582:../system/src/gd32f10x/gd32f10x_timer.c **** 
1583:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1584:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      select TIMER master mode output trigger source 
1585:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1586:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  outrigger:
1587:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1588:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..7))
1589:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1590:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..7))
1591:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channel 0 as trig
1592:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4,7))
1593:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4,7))
1594:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4,7))
1595:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4,7))
1596:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1597:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1598:../system/src/gd32f10x/gd32f10x_timer.c **** */
1599:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1600:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3179              		.loc 1 1600 1 is_stmt 1 view -0
 3180              		.cfi_startproc
 3181              		@ args = 0, pretend = 0, frame = 0
 3182              		@ frame_needed = 0, uses_anonymous_args = 0
 3183              		@ link register save eliminated.
1601:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3184              		.loc 1 1601 5 view .LVU885
 3185 0000 4368     		ldr	r3, [r0, #4]
 3186              		.loc 1 1601 30 is_stmt 0 view .LVU886
 3187 0002 23F07003 		bic	r3, r3, #112
 3188 0006 4360     		str	r3, [r0, #4]
1602:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3189              		.loc 1 1602 5 is_stmt 1 view .LVU887
 3190 0008 4368     		ldr	r3, [r0, #4]
 3191              		.loc 1 1602 30 is_stmt 0 view .LVU888
 3192 000a 0B43     		orrs	r3, r3, r1
 3193 000c 4360     		str	r3, [r0, #4]
1603:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3194              		.loc 1 1603 1 view .LVU889
 3195 000e 7047     		bx	lr
 3196              		.cfi_endproc
 3197              	.LFE108:
 3199              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3200              		.align	1
 3201              		.global	timer_slave_mode_select
 3202              		.syntax unified
 3203              		.thumb
 3204              		.thumb_func
 3206              	timer_slave_mode_select:
 3207              	.LVL126:
 3208              	.LFB109:
1604:../system/src/gd32f10x/gd32f10x_timer.c **** 
1605:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1606:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      select TIMER slave mode 
1607:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1608:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  slavemode:
1609:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1610:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1611:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE0: quadrature decoder mode 0
1612:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE1: quadrature decoder mode 1
1613:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE2: quadrature decoder mode 2
1614:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1615:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1616:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1617:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.
1618:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1619:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1620:../system/src/gd32f10x/gd32f10x_timer.c **** */
1621:../system/src/gd32f10x/gd32f10x_timer.c **** 
1622:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1623:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3209              		.loc 1 1623 1 is_stmt 1 view -0
 3210              		.cfi_startproc
 3211              		@ args = 0, pretend = 0, frame = 0
 3212              		@ frame_needed = 0, uses_anonymous_args = 0
 3213              		@ link register save eliminated.
1624:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3214              		.loc 1 1624 5 view .LVU891
 3215 0000 8368     		ldr	r3, [r0, #8]
 3216              		.loc 1 1624 31 is_stmt 0 view .LVU892
 3217 0002 23F00703 		bic	r3, r3, #7
 3218 0006 8360     		str	r3, [r0, #8]
1625:../system/src/gd32f10x/gd32f10x_timer.c **** 
1626:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3219              		.loc 1 1626 5 is_stmt 1 view .LVU893
 3220 0008 8368     		ldr	r3, [r0, #8]
 3221              		.loc 1 1626 31 is_stmt 0 view .LVU894
 3222 000a 0B43     		orrs	r3, r3, r1
 3223 000c 8360     		str	r3, [r0, #8]
1627:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3224              		.loc 1 1627 1 view .LVU895
 3225 000e 7047     		bx	lr
 3226              		.cfi_endproc
 3227              	.LFE109:
 3229              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3230              		.align	1
 3231              		.global	timer_master_slave_mode_config
 3232              		.syntax unified
 3233              		.thumb
 3234              		.thumb_func
 3236              	timer_master_slave_mode_config:
 3237              	.LVL127:
 3238              	.LFB110:
1628:../system/src/gd32f10x/gd32f10x_timer.c **** 
1629:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1630:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER master slave mode 
1631:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1632:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  masterslave:
1633:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1634:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1635:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1636:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1637:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1638:../system/src/gd32f10x/gd32f10x_timer.c **** */ 
1639:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1640:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3239              		.loc 1 1640 1 is_stmt 1 view -0
 3240              		.cfi_startproc
 3241              		@ args = 0, pretend = 0, frame = 0
 3242              		@ frame_needed = 0, uses_anonymous_args = 0
 3243              		@ link register save eliminated.
1641:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3244              		.loc 1 1641 5 view .LVU897
 3245              		.loc 1 1641 7 is_stmt 0 view .LVU898
 3246 0000 8029     		cmp	r1, #128
 3247 0002 05D0     		beq	.L205
1642:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
1643:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3248              		.loc 1 1643 11 is_stmt 1 view .LVU899
 3249              		.loc 1 1643 13 is_stmt 0 view .LVU900
 3250 0004 19B9     		cbnz	r1, .L202
1644:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3251              		.loc 1 1644 9 is_stmt 1 view .LVU901
 3252 0006 8368     		ldr	r3, [r0, #8]
 3253              		.loc 1 1644 35 is_stmt 0 view .LVU902
 3254 0008 23F08003 		bic	r3, r3, #128
 3255 000c 8360     		str	r3, [r0, #8]
1645:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1646:../system/src/gd32f10x/gd32f10x_timer.c ****         /* illegal parameters */        
1647:../system/src/gd32f10x/gd32f10x_timer.c ****     }
 3256              		.loc 1 1647 5 is_stmt 1 view .LVU903
 3257              	.L202:
1648:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3258              		.loc 1 1648 1 is_stmt 0 view .LVU904
 3259 000e 7047     		bx	lr
 3260              	.L205:
1642:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3261              		.loc 1 1642 9 is_stmt 1 view .LVU905
 3262 0010 8368     		ldr	r3, [r0, #8]
1642:../system/src/gd32f10x/gd32f10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3263              		.loc 1 1642 35 is_stmt 0 view .LVU906
 3264 0012 43F08003 		orr	r3, r3, #128
 3265 0016 8360     		str	r3, [r0, #8]
 3266 0018 7047     		bx	lr
 3267              		.cfi_endproc
 3268              	.LFE110:
 3270              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3271              		.align	1
 3272              		.global	timer_external_trigger_config
 3273              		.syntax unified
 3274              		.thumb
 3275              		.thumb_func
 3277              	timer_external_trigger_config:
 3278              	.LVL128:
 3279              	.LFB111:
1649:../system/src/gd32f10x/gd32f10x_timer.c **** 
1650:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1651:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER external trigger input
1652:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1653:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extprescaler:
1654:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1655:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1656:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1657:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1658:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1659:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  expolarity:
1660:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1661:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1662:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1663:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1664:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1665:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1666:../system/src/gd32f10x/gd32f10x_timer.c **** */
1667:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolari
1668:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3280              		.loc 1 1668 1 is_stmt 1 view -0
 3281              		.cfi_startproc
 3282              		@ args = 0, pretend = 0, frame = 0
 3283              		@ frame_needed = 0, uses_anonymous_args = 0
 3284              		@ link register save eliminated.
 3285              		.loc 1 1668 1 is_stmt 0 view .LVU908
 3286 0000 10B4     		push	{r4}
 3287              		.cfi_def_cfa_offset 4
 3288              		.cfi_offset 4, -4
1669:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3289              		.loc 1 1669 5 is_stmt 1 view .LVU909
 3290 0002 8468     		ldr	r4, [r0, #8]
 3291              		.loc 1 1669 31 is_stmt 0 view .LVU910
 3292 0004 24F43F44 		bic	r4, r4, #48896
 3293 0008 8460     		str	r4, [r0, #8]
1670:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3294              		.loc 1 1670 5 is_stmt 1 view .LVU911
 3295 000a 8468     		ldr	r4, [r0, #8]
 3296              		.loc 1 1670 58 is_stmt 0 view .LVU912
 3297 000c 1143     		orrs	r1, r1, r2
 3298              	.LVL129:
 3299              		.loc 1 1670 31 view .LVU913
 3300 000e 0C43     		orrs	r4, r4, r1
 3301 0010 8460     		str	r4, [r0, #8]
1671:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3302              		.loc 1 1671 5 is_stmt 1 view .LVU914
 3303 0012 8268     		ldr	r2, [r0, #8]
 3304              	.LVL130:
 3305              		.loc 1 1671 31 is_stmt 0 view .LVU915
 3306 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3307 0018 8260     		str	r2, [r0, #8]
1672:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3308              		.loc 1 1672 1 view .LVU916
 3309 001a 10BC     		pop	{r4}
 3310              		.cfi_restore 4
 3311              		.cfi_def_cfa_offset 0
 3312 001c 7047     		bx	lr
 3313              		.cfi_endproc
 3314              	.LFE111:
 3316              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3317              		.align	1
 3318              		.global	timer_quadrature_decoder_mode_config
 3319              		.syntax unified
 3320              		.thumb
 3321              		.thumb_func
 3323              	timer_quadrature_decoder_mode_config:
 3324              	.LVL131:
 3325              	.LFB112:
1673:../system/src/gd32f10x/gd32f10x_timer.c **** 
1674:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1675:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER quadrature decoder mode
1676:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1677:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  decomode:
1678:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1679:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1680:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1681:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges dependin
1682:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ic0polarity:
1683:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1684:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1685:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1686:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  ic1polarity:
1687:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1688:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1689:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1690:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1691:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1692:../system/src/gd32f10x/gd32f10x_timer.c **** */
1693:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode, uint16_t ic0pol
1694:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3326              		.loc 1 1694 1 is_stmt 1 view -0
 3327              		.cfi_startproc
 3328              		@ args = 0, pretend = 0, frame = 0
 3329              		@ frame_needed = 0, uses_anonymous_args = 0
 3330              		@ link register save eliminated.
 3331              		.loc 1 1694 1 is_stmt 0 view .LVU918
 3332 0000 10B4     		push	{r4}
 3333              		.cfi_def_cfa_offset 4
 3334              		.cfi_offset 4, -4
1695:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure the quadrature decoder mode */
1696:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3335              		.loc 1 1696 5 is_stmt 1 view .LVU919
 3336 0002 8468     		ldr	r4, [r0, #8]
 3337              		.loc 1 1696 31 is_stmt 0 view .LVU920
 3338 0004 24F00704 		bic	r4, r4, #7
 3339 0008 8460     		str	r4, [r0, #8]
1697:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3340              		.loc 1 1697 5 is_stmt 1 view .LVU921
 3341 000a 8468     		ldr	r4, [r0, #8]
 3342              		.loc 1 1697 31 is_stmt 0 view .LVU922
 3343 000c 0C43     		orrs	r4, r4, r1
 3344 000e 8460     		str	r4, [r0, #8]
1698:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure input capture selection */
1699:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 3345              		.loc 1 1699 5 is_stmt 1 view .LVU923
 3346 0010 8169     		ldr	r1, [r0, #24]
 3347              	.LVL132:
 3348              		.loc 1 1699 32 is_stmt 0 view .LVU924
 3349 0012 21F44071 		bic	r1, r1, #768
 3350 0016 21F00301 		bic	r1, r1, #3
 3351 001a 8161     		str	r1, [r0, #24]
1700:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3352              		.loc 1 1700 5 is_stmt 1 view .LVU925
 3353 001c 8169     		ldr	r1, [r0, #24]
 3354              		.loc 1 1700 32 is_stmt 0 view .LVU926
 3355 001e 41F48071 		orr	r1, r1, #256
 3356 0022 41F00101 		orr	r1, r1, #1
 3357 0026 8161     		str	r1, [r0, #24]
1701:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure channel input capture polarity */
1702:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3358              		.loc 1 1702 5 is_stmt 1 view .LVU927
 3359 0028 016A     		ldr	r1, [r0, #32]
 3360              		.loc 1 1702 32 is_stmt 0 view .LVU928
 3361 002a 21F00A01 		bic	r1, r1, #10
 3362 002e 0162     		str	r1, [r0, #32]
1703:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3363              		.loc 1 1703 5 is_stmt 1 view .LVU929
 3364 0030 016A     		ldr	r1, [r0, #32]
 3365              		.loc 1 1703 32 is_stmt 0 view .LVU930
 3366 0032 21F0A001 		bic	r1, r1, #160
 3367 0036 0162     		str	r1, [r0, #32]
1704:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3368              		.loc 1 1704 5 is_stmt 1 view .LVU931
 3369 0038 016A     		ldr	r1, [r0, #32]
 3370              		.loc 1 1704 58 is_stmt 0 view .LVU932
 3371 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3372              	.LVL133:
 3373              		.loc 1 1704 32 view .LVU933
 3374 003e 1143     		orrs	r1, r1, r2
 3375 0040 0162     		str	r1, [r0, #32]
1705:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3376              		.loc 1 1705 1 view .LVU934
 3377 0042 10BC     		pop	{r4}
 3378              		.cfi_restore 4
 3379              		.cfi_def_cfa_offset 0
 3380 0044 7047     		bx	lr
 3381              		.cfi_endproc
 3382              	.LFE112:
 3384              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3385              		.align	1
 3386              		.global	timer_internal_clock_config
 3387              		.syntax unified
 3388              		.thumb
 3389              		.thumb_func
 3391              	timer_internal_clock_config:
 3392              	.LVL134:
 3393              	.LFB113:
1706:../system/src/gd32f10x/gd32f10x_timer.c **** 
1707:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1708:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER internal clock mode
1709:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1710:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1711:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1712:../system/src/gd32f10x/gd32f10x_timer.c **** */
1713:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1714:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3394              		.loc 1 1714 1 is_stmt 1 view -0
 3395              		.cfi_startproc
 3396              		@ args = 0, pretend = 0, frame = 0
 3397              		@ frame_needed = 0, uses_anonymous_args = 0
 3398              		@ link register save eliminated.
1715:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3399              		.loc 1 1715 5 view .LVU936
 3400 0000 8368     		ldr	r3, [r0, #8]
 3401              		.loc 1 1715 31 is_stmt 0 view .LVU937
 3402 0002 23F00703 		bic	r3, r3, #7
 3403 0006 8360     		str	r3, [r0, #8]
1716:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3404              		.loc 1 1716 1 view .LVU938
 3405 0008 7047     		bx	lr
 3406              		.cfi_endproc
 3407              	.LFE113:
 3409              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3410              		.align	1
 3411              		.global	timer_internal_trigger_as_external_clock_config
 3412              		.syntax unified
 3413              		.thumb
 3414              		.thumb_func
 3416              	timer_internal_trigger_as_external_clock_config:
 3417              	.LVL135:
 3418              	.LFB114:
1717:../system/src/gd32f10x/gd32f10x_timer.c **** 
1718:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1719:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1720:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1721:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  intrigger: 
1722:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1723:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1724:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1725:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1726:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1727:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1728:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1729:../system/src/gd32f10x/gd32f10x_timer.c **** */
1730:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1731:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3419              		.loc 1 1731 1 is_stmt 1 view -0
 3420              		.cfi_startproc
 3421              		@ args = 0, pretend = 0, frame = 0
 3422              		@ frame_needed = 0, uses_anonymous_args = 0
 3423              		.loc 1 1731 1 is_stmt 0 view .LVU940
 3424 0000 10B5     		push	{r4, lr}
 3425              		.cfi_def_cfa_offset 8
 3426              		.cfi_offset 4, -8
 3427              		.cfi_offset 14, -4
 3428 0002 0446     		mov	r4, r0
1732:../system/src/gd32f10x/gd32f10x_timer.c ****     timer_input_trigger_source_select(timer_periph,intrigger);
 3429              		.loc 1 1732 5 is_stmt 1 view .LVU941
 3430 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3431              	.LVL136:
1733:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3432              		.loc 1 1733 5 view .LVU942
 3433 0008 A368     		ldr	r3, [r4, #8]
 3434              		.loc 1 1733 31 is_stmt 0 view .LVU943
 3435 000a 23F00703 		bic	r3, r3, #7
 3436 000e A360     		str	r3, [r4, #8]
1734:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3437              		.loc 1 1734 5 is_stmt 1 view .LVU944
 3438 0010 A368     		ldr	r3, [r4, #8]
 3439              		.loc 1 1734 31 is_stmt 0 view .LVU945
 3440 0012 43F00703 		orr	r3, r3, #7
 3441 0016 A360     		str	r3, [r4, #8]
1735:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3442              		.loc 1 1735 1 view .LVU946
 3443 0018 10BD     		pop	{r4, pc}
 3444              		.loc 1 1735 1 view .LVU947
 3445              		.cfi_endproc
 3446              	.LFE114:
 3448              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3449              		.align	1
 3450              		.global	timer_external_trigger_as_external_clock_config
 3451              		.syntax unified
 3452              		.thumb
 3453              		.thumb_func
 3455              	timer_external_trigger_as_external_clock_config:
 3456              	.LVL137:
 3457              	.LFB115:
1736:../system/src/gd32f10x/gd32f10x_timer.c **** 
1737:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1738:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1739:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1740:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extrigger:
1741:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1742:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1743:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1744:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1745:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  expolarity:
1746:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1747:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1748:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1749:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1750:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1751:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1752:../system/src/gd32f10x/gd32f10x_timer.c **** */
1753:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger, uin
1754:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3458              		.loc 1 1754 1 is_stmt 1 view -0
 3459              		.cfi_startproc
 3460              		@ args = 0, pretend = 0, frame = 0
 3461              		@ frame_needed = 0, uses_anonymous_args = 0
 3462              		.loc 1 1754 1 is_stmt 0 view .LVU949
 3463 0000 10B5     		push	{r4, lr}
 3464              		.cfi_def_cfa_offset 8
 3465              		.cfi_offset 4, -8
 3466              		.cfi_offset 14, -4
 3467 0002 0446     		mov	r4, r0
1755:../system/src/gd32f10x/gd32f10x_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3468              		.loc 1 1755 5 is_stmt 1 view .LVU950
 3469              		.loc 1 1755 7 is_stmt 0 view .LVU951
 3470 0004 6029     		cmp	r1, #96
 3471 0006 2AD0     		beq	.L217
1756:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1757:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1758:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1NP bit */
1759:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1760:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1NP bit */
1761:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1762:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1763:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1764:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1MS bit */
1765:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI<< 8U);
1766:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1767:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1768:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
1769:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1770:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
1771:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1772:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1773:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1774:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3472              		.loc 1 1774 9 is_stmt 1 view .LVU952
 3473 0008 006A     		ldr	r0, [r0, #32]
 3474              	.LVL138:
 3475              		.loc 1 1774 36 is_stmt 0 view .LVU953
 3476 000a 20F00100 		bic	r0, r0, #1
 3477 000e 2062     		str	r0, [r4, #32]
1775:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1776:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3478              		.loc 1 1776 9 is_stmt 1 view .LVU954
 3479 0010 206A     		ldr	r0, [r4, #32]
 3480              		.loc 1 1776 36 is_stmt 0 view .LVU955
 3481 0012 20F00A00 		bic	r0, r0, #10
 3482 0016 2062     		str	r0, [r4, #32]
1777:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
1778:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 3483              		.loc 1 1778 9 is_stmt 1 view .LVU956
 3484 0018 206A     		ldr	r0, [r4, #32]
 3485              		.loc 1 1778 36 is_stmt 0 view .LVU957
 3486 001a 0243     		orrs	r2, r2, r0
 3487              	.LVL139:
 3488              		.loc 1 1778 36 view .LVU958
 3489 001c 2262     		str	r2, [r4, #32]
1779:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1780:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3490              		.loc 1 1780 9 is_stmt 1 view .LVU959
 3491 001e A269     		ldr	r2, [r4, #24]
 3492              		.loc 1 1780 36 is_stmt 0 view .LVU960
 3493 0020 22F00302 		bic	r2, r2, #3
 3494 0024 A261     		str	r2, [r4, #24]
1781:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0MS bit */
1782:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 3495              		.loc 1 1782 9 is_stmt 1 view .LVU961
 3496 0026 A269     		ldr	r2, [r4, #24]
 3497              		.loc 1 1782 36 is_stmt 0 view .LVU962
 3498 0028 42F00102 		orr	r2, r2, #1
 3499 002c A261     		str	r2, [r4, #24]
1783:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1784:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3500              		.loc 1 1784 9 is_stmt 1 view .LVU963
 3501 002e A269     		ldr	r2, [r4, #24]
 3502              		.loc 1 1784 36 is_stmt 0 view .LVU964
 3503 0030 22F0F002 		bic	r2, r2, #240
 3504 0034 A261     		str	r2, [r4, #24]
1785:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1786:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3505              		.loc 1 1786 9 is_stmt 1 view .LVU965
 3506 0036 A269     		ldr	r2, [r4, #24]
 3507              		.loc 1 1786 36 is_stmt 0 view .LVU966
 3508 0038 42EA0313 		orr	r3, r2, r3, lsl #4
 3509              	.LVL140:
 3510              		.loc 1 1786 36 view .LVU967
 3511 003c A361     		str	r3, [r4, #24]
1787:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH0EN bit */
1788:../system/src/gd32f10x/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3512              		.loc 1 1788 9 is_stmt 1 view .LVU968
 3513 003e 236A     		ldr	r3, [r4, #32]
 3514              		.loc 1 1788 36 is_stmt 0 view .LVU969
 3515 0040 43F00103 		orr	r3, r3, #1
 3516 0044 2362     		str	r3, [r4, #32]
 3517              	.L215:
1789:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1790:../system/src/gd32f10x/gd32f10x_timer.c ****     /* select TIMER input trigger source */
1791:../system/src/gd32f10x/gd32f10x_timer.c ****     timer_input_trigger_source_select(timer_periph,extrigger);
 3518              		.loc 1 1791 5 is_stmt 1 view .LVU970
 3519 0046 2046     		mov	r0, r4
 3520 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 3521              	.LVL141:
1792:../system/src/gd32f10x/gd32f10x_timer.c ****     /* reset the SMC bit */
1793:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3522              		.loc 1 1793 5 view .LVU971
 3523 004c A368     		ldr	r3, [r4, #8]
 3524              		.loc 1 1793 31 is_stmt 0 view .LVU972
 3525 004e 23F00703 		bic	r3, r3, #7
 3526 0052 A360     		str	r3, [r4, #8]
1794:../system/src/gd32f10x/gd32f10x_timer.c ****     /* set the SMC bit */
1795:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3527              		.loc 1 1795 5 is_stmt 1 view .LVU973
 3528 0054 A368     		ldr	r3, [r4, #8]
 3529              		.loc 1 1795 31 is_stmt 0 view .LVU974
 3530 0056 43F00703 		orr	r3, r3, #7
 3531 005a A360     		str	r3, [r4, #8]
1796:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3532              		.loc 1 1796 1 view .LVU975
 3533 005c 10BD     		pop	{r4, pc}
 3534              	.LVL142:
 3535              	.L217:
1757:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1NP bit */
 3536              		.loc 1 1757 9 is_stmt 1 view .LVU976
 3537 005e 006A     		ldr	r0, [r0, #32]
 3538              	.LVL143:
1757:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1NP bit */
 3539              		.loc 1 1757 36 is_stmt 0 view .LVU977
 3540 0060 20F01000 		bic	r0, r0, #16
 3541 0064 2062     		str	r0, [r4, #32]
1759:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1NP bit */
 3542              		.loc 1 1759 9 is_stmt 1 view .LVU978
 3543 0066 206A     		ldr	r0, [r4, #32]
1759:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1NP bit */
 3544              		.loc 1 1759 36 is_stmt 0 view .LVU979
 3545 0068 20F0A000 		bic	r0, r0, #160
 3546 006c 2062     		str	r0, [r4, #32]
1761:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 3547              		.loc 1 1761 9 is_stmt 1 view .LVU980
 3548 006e 206A     		ldr	r0, [r4, #32]
1761:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 3549              		.loc 1 1761 36 is_stmt 0 view .LVU981
 3550 0070 40EA0212 		orr	r2, r0, r2, lsl #4
 3551              	.LVL144:
1761:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 3552              		.loc 1 1761 36 view .LVU982
 3553 0074 2262     		str	r2, [r4, #32]
1763:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1MS bit */
 3554              		.loc 1 1763 9 is_stmt 1 view .LVU983
 3555 0076 A269     		ldr	r2, [r4, #24]
1763:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1MS bit */
 3556              		.loc 1 1763 36 is_stmt 0 view .LVU984
 3557 0078 22F44072 		bic	r2, r2, #768
 3558 007c A261     		str	r2, [r4, #24]
1765:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3559              		.loc 1 1765 9 is_stmt 1 view .LVU985
 3560 007e A269     		ldr	r2, [r4, #24]
1765:../system/src/gd32f10x/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3561              		.loc 1 1765 36 is_stmt 0 view .LVU986
 3562 0080 42F48072 		orr	r2, r2, #256
 3563 0084 A261     		str	r2, [r4, #24]
1767:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
 3564              		.loc 1 1767 9 is_stmt 1 view .LVU987
 3565 0086 A269     		ldr	r2, [r4, #24]
1767:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
 3566              		.loc 1 1767 36 is_stmt 0 view .LVU988
 3567 0088 22F47042 		bic	r2, r2, #61440
 3568 008c A261     		str	r2, [r4, #24]
1769:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
 3569              		.loc 1 1769 9 is_stmt 1 view .LVU989
 3570 008e A269     		ldr	r2, [r4, #24]
1769:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
 3571              		.loc 1 1769 36 is_stmt 0 view .LVU990
 3572 0090 42EA0333 		orr	r3, r2, r3, lsl #12
 3573              	.LVL145:
1769:../system/src/gd32f10x/gd32f10x_timer.c ****         /* set the CH1EN bit */
 3574              		.loc 1 1769 36 view .LVU991
 3575 0094 A361     		str	r3, [r4, #24]
1771:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 3576              		.loc 1 1771 9 is_stmt 1 view .LVU992
 3577 0096 236A     		ldr	r3, [r4, #32]
1771:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
 3578              		.loc 1 1771 36 is_stmt 0 view .LVU993
 3579 0098 43F01003 		orr	r3, r3, #16
 3580 009c 2362     		str	r3, [r4, #32]
 3581 009e D2E7     		b	.L215
 3582              		.cfi_endproc
 3583              	.LFE115:
 3585              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3586              		.align	1
 3587              		.global	timer_external_clock_mode0_config
 3588              		.syntax unified
 3589              		.thumb
 3590              		.thumb_func
 3592              	timer_external_clock_mode0_config:
 3593              	.LVL146:
 3594              	.LFB116:
1797:../system/src/gd32f10x/gd32f10x_timer.c **** 
1798:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1799:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER the external clock mode0
1800:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1801:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extprescaler:
1802:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1803:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1804:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1805:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1806:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1807:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  expolarity:
1808:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1809:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1810:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1811:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1812:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1813:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1814:../system/src/gd32f10x/gd32f10x_timer.c **** */
1815:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1816:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3595              		.loc 1 1816 1 is_stmt 1 view -0
 3596              		.cfi_startproc
 3597              		@ args = 0, pretend = 0, frame = 0
 3598              		@ frame_needed = 0, uses_anonymous_args = 0
 3599              		.loc 1 1816 1 is_stmt 0 view .LVU995
 3600 0000 10B5     		push	{r4, lr}
 3601              		.cfi_def_cfa_offset 8
 3602              		.cfi_offset 4, -8
 3603              		.cfi_offset 14, -4
 3604 0002 0446     		mov	r4, r0
1817:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER external trigger input */
1818:../system/src/gd32f10x/gd32f10x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3605              		.loc 1 1818 5 is_stmt 1 view .LVU996
 3606 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3607              	.LVL147:
1819:../system/src/gd32f10x/gd32f10x_timer.c ****     /* reset the SMC bit,TRGS bit */
1820:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3608              		.loc 1 1820 5 view .LVU997
 3609 0008 A368     		ldr	r3, [r4, #8]
 3610              		.loc 1 1820 31 is_stmt 0 view .LVU998
 3611 000a 23F07703 		bic	r3, r3, #119
 3612 000e A360     		str	r3, [r4, #8]
1821:../system/src/gd32f10x/gd32f10x_timer.c ****     /* set the SMC bit,TRGS bit */
1822:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3613              		.loc 1 1822 5 is_stmt 1 view .LVU999
 3614 0010 A368     		ldr	r3, [r4, #8]
 3615              		.loc 1 1822 31 is_stmt 0 view .LVU1000
 3616 0012 43F07703 		orr	r3, r3, #119
 3617 0016 A360     		str	r3, [r4, #8]
1823:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3618              		.loc 1 1823 1 view .LVU1001
 3619 0018 10BD     		pop	{r4, pc}
 3620              		.loc 1 1823 1 view .LVU1002
 3621              		.cfi_endproc
 3622              	.LFE116:
 3624              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3625              		.align	1
 3626              		.global	timer_external_clock_mode1_config
 3627              		.syntax unified
 3628              		.thumb
 3629              		.thumb_func
 3631              	timer_external_clock_mode1_config:
 3632              	.LVL148:
 3633              	.LFB117:
1824:../system/src/gd32f10x/gd32f10x_timer.c **** 
1825:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1826:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      configure TIMER the external clock mode1
1827:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1828:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extprescaler:
1829:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1830:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1831:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1832:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1833:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1834:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extpolarity:
1835:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:  
1836:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1837:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1838:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1839:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1840:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1841:../system/src/gd32f10x/gd32f10x_timer.c **** */
1842:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1843:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3634              		.loc 1 1843 1 is_stmt 1 view -0
 3635              		.cfi_startproc
 3636              		@ args = 0, pretend = 0, frame = 0
 3637              		@ frame_needed = 0, uses_anonymous_args = 0
 3638              		.loc 1 1843 1 is_stmt 0 view .LVU1004
 3639 0000 10B5     		push	{r4, lr}
 3640              		.cfi_def_cfa_offset 8
 3641              		.cfi_offset 4, -8
 3642              		.cfi_offset 14, -4
 3643 0002 0446     		mov	r4, r0
1844:../system/src/gd32f10x/gd32f10x_timer.c ****     /* configure TIMER external trigger input */
1845:../system/src/gd32f10x/gd32f10x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3644              		.loc 1 1845 5 is_stmt 1 view .LVU1005
 3645 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3646              	.LVL149:
1846:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3647              		.loc 1 1846 5 view .LVU1006
 3648 0008 A368     		ldr	r3, [r4, #8]
 3649              		.loc 1 1846 31 is_stmt 0 view .LVU1007
 3650 000a 43F48043 		orr	r3, r3, #16384
 3651 000e A360     		str	r3, [r4, #8]
1847:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3652              		.loc 1 1847 1 view .LVU1008
 3653 0010 10BD     		pop	{r4, pc}
 3654              		.loc 1 1847 1 view .LVU1009
 3655              		.cfi_endproc
 3656              	.LFE117:
 3658              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 3659              		.align	1
 3660              		.global	timer_external_clock_mode1_disable
 3661              		.syntax unified
 3662              		.thumb
 3663              		.thumb_func
 3665              	timer_external_clock_mode1_disable:
 3666              	.LVL150:
 3667              	.LFB118:
1848:../system/src/gd32f10x/gd32f10x_timer.c **** 
1849:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1850:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable TIMER the external clock mode1
1851:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1852:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1853:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1854:../system/src/gd32f10x/gd32f10x_timer.c **** */
1855:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1856:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3668              		.loc 1 1856 1 is_stmt 1 view -0
 3669              		.cfi_startproc
 3670              		@ args = 0, pretend = 0, frame = 0
 3671              		@ frame_needed = 0, uses_anonymous_args = 0
 3672              		@ link register save eliminated.
1857:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3673              		.loc 1 1857 5 view .LVU1011
 3674 0000 8368     		ldr	r3, [r0, #8]
 3675              		.loc 1 1857 31 is_stmt 0 view .LVU1012
 3676 0002 23F48043 		bic	r3, r3, #16384
 3677 0006 8360     		str	r3, [r0, #8]
1858:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3678              		.loc 1 1858 1 view .LVU1013
 3679 0008 7047     		bx	lr
 3680              		.cfi_endproc
 3681              	.LFE118:
 3683              		.section	.text.timer_interrupt_enable,"ax",%progbits
 3684              		.align	1
 3685              		.global	timer_interrupt_enable
 3686              		.syntax unified
 3687              		.thumb
 3688              		.thumb_func
 3690              	timer_interrupt_enable:
 3691              	.LVL151:
 3692              	.LFB119:
1859:../system/src/gd32f10x/gd32f10x_timer.c **** 
1860:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1861:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      enable the TIMER interrupt
1862:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
1863:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  interrupt: timer interrupt enable source
1864:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1865:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
1866:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1867:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1868:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1869:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
1870:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1871:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
1872:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1873:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1874:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1875:../system/src/gd32f10x/gd32f10x_timer.c **** */
1876:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1877:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3693              		.loc 1 1877 1 is_stmt 1 view -0
 3694              		.cfi_startproc
 3695              		@ args = 0, pretend = 0, frame = 0
 3696              		@ frame_needed = 0, uses_anonymous_args = 0
 3697              		@ link register save eliminated.
1878:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 3698              		.loc 1 1878 5 view .LVU1015
 3699 0000 C368     		ldr	r3, [r0, #12]
 3700              		.loc 1 1878 34 is_stmt 0 view .LVU1016
 3701 0002 0B43     		orrs	r3, r3, r1
 3702 0004 C360     		str	r3, [r0, #12]
1879:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3703              		.loc 1 1879 1 view .LVU1017
 3704 0006 7047     		bx	lr
 3705              		.cfi_endproc
 3706              	.LFE119:
 3708              		.section	.text.timer_interrupt_disable,"ax",%progbits
 3709              		.align	1
 3710              		.global	timer_interrupt_disable
 3711              		.syntax unified
 3712              		.thumb
 3713              		.thumb_func
 3715              	timer_interrupt_disable:
 3716              	.LVL152:
 3717              	.LFB120:
1880:../system/src/gd32f10x/gd32f10x_timer.c **** 
1881:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1882:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      disable the TIMER interrupt
1883:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1884:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  interrupt: timer interrupt source disable
1885:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1886:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0..13)
1887:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0..4,7..13)
1888:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0..4,7,8,11)
1889:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0..4,7)
1890:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0..4,7)
1891:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,7)
1892:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0..4,7,8,11)
1893:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,7)
1894:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1895:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1896:../system/src/gd32f10x/gd32f10x_timer.c **** */
1897:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
1898:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3718              		.loc 1 1898 1 is_stmt 1 view -0
 3719              		.cfi_startproc
 3720              		@ args = 0, pretend = 0, frame = 0
 3721              		@ frame_needed = 0, uses_anonymous_args = 0
 3722              		@ link register save eliminated.
1899:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 3723              		.loc 1 1899 5 view .LVU1019
 3724 0000 C368     		ldr	r3, [r0, #12]
 3725              		.loc 1 1899 34 is_stmt 0 view .LVU1020
 3726 0002 23EA0103 		bic	r3, r3, r1
 3727 0006 C360     		str	r3, [r0, #12]
1900:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3728              		.loc 1 1900 1 view .LVU1021
 3729 0008 7047     		bx	lr
 3730              		.cfi_endproc
 3731              	.LFE120:
 3733              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 3734              		.align	1
 3735              		.global	timer_interrupt_flag_get
 3736              		.syntax unified
 3737              		.thumb
 3738              		.thumb_func
 3740              	timer_interrupt_flag_get:
 3741              	.LVL153:
 3742              	.LFB121:
1901:../system/src/gd32f10x/gd32f10x_timer.c **** 
1902:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1903:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      get timer interrupt flag
1904:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1905:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1906:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1907:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
1908:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
1909:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
1910:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
1911:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
1912:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
1913:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
1914:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
1915:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1916:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     FlagStatus: SET or RESET
1917:../system/src/gd32f10x/gd32f10x_timer.c **** */
1918:../system/src/gd32f10x/gd32f10x_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
1919:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3743              		.loc 1 1919 1 is_stmt 1 view -0
 3744              		.cfi_startproc
 3745              		@ args = 0, pretend = 0, frame = 0
 3746              		@ frame_needed = 0, uses_anonymous_args = 0
 3747              		@ link register save eliminated.
1920:../system/src/gd32f10x/gd32f10x_timer.c ****     uint32_t val;
 3748              		.loc 1 1920 5 view .LVU1023
1921:../system/src/gd32f10x/gd32f10x_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 3749              		.loc 1 1921 5 view .LVU1024
 3750              		.loc 1 1921 12 is_stmt 0 view .LVU1025
 3751 0000 C368     		ldr	r3, [r0, #12]
 3752              		.loc 1 1921 9 view .LVU1026
 3753 0002 0B40     		ands	r3, r3, r1
 3754              	.LVL154:
1922:../system/src/gd32f10x/gd32f10x_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt) ) && (RESET != val)){
 3755              		.loc 1 1922 5 is_stmt 1 view .LVU1027
 3756              		.loc 1 1922 19 is_stmt 0 view .LVU1028
 3757 0004 0269     		ldr	r2, [r0, #16]
 3758              		.loc 1 1922 7 view .LVU1029
 3759 0006 0A42     		tst	r2, r1
 3760 0008 02D0     		beq	.L227
 3761              		.loc 1 1922 59 discriminator 1 view .LVU1030
 3762 000a 1BB9     		cbnz	r3, .L228
1923:../system/src/gd32f10x/gd32f10x_timer.c ****         return SET;
1924:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1925:../system/src/gd32f10x/gd32f10x_timer.c ****         return RESET;
 3763              		.loc 1 1925 16 view .LVU1031
 3764 000c 0020     		movs	r0, #0
 3765              	.LVL155:
 3766              		.loc 1 1925 16 view .LVU1032
 3767 000e 7047     		bx	lr
 3768              	.LVL156:
 3769              	.L227:
 3770              		.loc 1 1925 16 view .LVU1033
 3771 0010 0020     		movs	r0, #0
 3772              	.LVL157:
 3773              		.loc 1 1925 16 view .LVU1034
 3774 0012 7047     		bx	lr
 3775              	.LVL158:
 3776              	.L228:
1923:../system/src/gd32f10x/gd32f10x_timer.c ****         return SET;
 3777              		.loc 1 1923 16 view .LVU1035
 3778 0014 0120     		movs	r0, #1
 3779              	.LVL159:
1926:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1927:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3780              		.loc 1 1927 1 view .LVU1036
 3781 0016 7047     		bx	lr
 3782              		.cfi_endproc
 3783              	.LFE121:
 3785              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 3786              		.align	1
 3787              		.global	timer_interrupt_flag_clear
 3788              		.syntax unified
 3789              		.thumb
 3790              		.thumb_func
 3792              	timer_interrupt_flag_clear:
 3793              	.LVL160:
 3794              	.LFB122:
1928:../system/src/gd32f10x/gd32f10x_timer.c **** 
1929:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1930:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      clear TIMER interrupt flag
1931:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1932:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1933:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1934:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
1935:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
1936:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
1937:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
1938:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
1939:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
1940:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
1941:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
1942:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1943:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1944:../system/src/gd32f10x/gd32f10x_timer.c **** */
1945:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
1946:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3795              		.loc 1 1946 1 is_stmt 1 view -0
 3796              		.cfi_startproc
 3797              		@ args = 0, pretend = 0, frame = 0
 3798              		@ frame_needed = 0, uses_anonymous_args = 0
 3799              		@ link register save eliminated.
1947:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 3800              		.loc 1 1947 5 view .LVU1038
 3801              		.loc 1 1947 33 is_stmt 0 view .LVU1039
 3802 0000 C943     		mvns	r1, r1
 3803              	.LVL161:
 3804              		.loc 1 1947 30 view .LVU1040
 3805 0002 0161     		str	r1, [r0, #16]
1948:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3806              		.loc 1 1948 1 view .LVU1041
 3807 0004 7047     		bx	lr
 3808              		.cfi_endproc
 3809              	.LFE122:
 3811              		.section	.text.timer_flag_get,"ax",%progbits
 3812              		.align	1
 3813              		.global	timer_flag_get
 3814              		.syntax unified
 3815              		.thumb
 3816              		.thumb_func
 3818              	timer_flag_get:
 3819              	.LVL162:
 3820              	.LFB123:
1949:../system/src/gd32f10x/gd32f10x_timer.c **** 
1950:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1951:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      get TIMER flags
1952:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1953:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  flag: the timer interrupt flags
1954:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1955:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1956:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1957:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1958:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1959:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1960:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag,TIMERx(x=0,7) 
1961:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
1962:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1963:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1964:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1965:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1966:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1967:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1968:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     FlagStatus: SET or RESET
1969:../system/src/gd32f10x/gd32f10x_timer.c **** */
1970:../system/src/gd32f10x/gd32f10x_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1971:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3821              		.loc 1 1971 1 is_stmt 1 view -0
 3822              		.cfi_startproc
 3823              		@ args = 0, pretend = 0, frame = 0
 3824              		@ frame_needed = 0, uses_anonymous_args = 0
 3825              		@ link register save eliminated.
1972:../system/src/gd32f10x/gd32f10x_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 3826              		.loc 1 1972 5 view .LVU1043
 3827              		.loc 1 1972 18 is_stmt 0 view .LVU1044
 3828 0000 0369     		ldr	r3, [r0, #16]
 3829              		.loc 1 1972 7 view .LVU1045
 3830 0002 0B42     		tst	r3, r1
 3831 0004 01D0     		beq	.L232
1973:../system/src/gd32f10x/gd32f10x_timer.c ****         return SET;
 3832              		.loc 1 1973 16 view .LVU1046
 3833 0006 0120     		movs	r0, #1
 3834              	.LVL163:
 3835              		.loc 1 1973 16 view .LVU1047
 3836 0008 7047     		bx	lr
 3837              	.LVL164:
 3838              	.L232:
1974:../system/src/gd32f10x/gd32f10x_timer.c ****     }else{
1975:../system/src/gd32f10x/gd32f10x_timer.c ****         return RESET;
 3839              		.loc 1 1975 16 view .LVU1048
 3840 000a 0020     		movs	r0, #0
 3841              	.LVL165:
1976:../system/src/gd32f10x/gd32f10x_timer.c ****     }
1977:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3842              		.loc 1 1977 1 view .LVU1049
 3843 000c 7047     		bx	lr
 3844              		.cfi_endproc
 3845              	.LFE123:
 3847              		.section	.text.timer_flag_clear,"ax",%progbits
 3848              		.align	1
 3849              		.global	timer_flag_clear
 3850              		.syntax unified
 3851              		.thumb
 3852              		.thumb_func
 3854              	timer_flag_clear:
 3855              	.LVL166:
 3856              	.LFB124:
1978:../system/src/gd32f10x/gd32f10x_timer.c **** 
1979:../system/src/gd32f10x/gd32f10x_timer.c **** /*!
1980:../system/src/gd32f10x/gd32f10x_timer.c ****     \brief      clear TIMER flags
1981:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1982:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[in]  flag: the timer interrupt flags
1983:../system/src/gd32f10x/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1984:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1985:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1986:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1987:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1988:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1989:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
1990:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
1991:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1992:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1993:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1994:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1995:../system/src/gd32f10x/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1996:../system/src/gd32f10x/gd32f10x_timer.c ****     \param[out] none
1997:../system/src/gd32f10x/gd32f10x_timer.c ****     \retval     none
1998:../system/src/gd32f10x/gd32f10x_timer.c **** */
1999:../system/src/gd32f10x/gd32f10x_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
2000:../system/src/gd32f10x/gd32f10x_timer.c **** {
 3857              		.loc 1 2000 1 is_stmt 1 view -0
 3858              		.cfi_startproc
 3859              		@ args = 0, pretend = 0, frame = 0
 3860              		@ frame_needed = 0, uses_anonymous_args = 0
 3861              		@ link register save eliminated.
2001:../system/src/gd32f10x/gd32f10x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 3862              		.loc 1 2001 5 view .LVU1051
 3863              		.loc 1 2001 33 is_stmt 0 view .LVU1052
 3864 0000 C943     		mvns	r1, r1
 3865              	.LVL167:
 3866              		.loc 1 2001 30 view .LVU1053
 3867 0002 0161     		str	r1, [r0, #16]
2002:../system/src/gd32f10x/gd32f10x_timer.c **** }
 3868              		.loc 1 2002 1 view .LVU1054
 3869 0004 7047     		bx	lr
 3870              		.cfi_endproc
 3871              	.LFE124:
 3873              		.text
 3874              	.Letext0:
 3875              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 3876              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 3877              		.file 4 "../system/inc/gd32f10x/gd32f10x_rcu.h"
 3878              		.file 5 "../system/inc/gd32f10x/gd32f10x_timer.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_timer.c
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:19     .text.timer_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:25     .text.timer_deinit:00000000 timer_deinit
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:182    .text.timer_deinit:000000d0 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:189    .text.timer_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:195    .text.timer_struct_para_init:00000000 timer_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:229    .text.timer_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:235    .text.timer_init:00000000 timer_init
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:377    .text.timer_init:000000c4 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:384    .text.timer_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:390    .text.timer_enable:00000000 timer_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:409    .text.timer_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:415    .text.timer_disable:00000000 timer_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:434    .text.timer_auto_reload_shadow_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:440    .text.timer_auto_reload_shadow_enable:00000000 timer_auto_reload_shadow_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:459    .text.timer_auto_reload_shadow_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:465    .text.timer_auto_reload_shadow_disable:00000000 timer_auto_reload_shadow_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:484    .text.timer_update_event_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:490    .text.timer_update_event_enable:00000000 timer_update_event_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:509    .text.timer_update_event_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:515    .text.timer_update_event_disable:00000000 timer_update_event_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:534    .text.timer_counter_alignment:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:540    .text.timer_counter_alignment:00000000 timer_counter_alignment
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:564    .text.timer_counter_up_direction:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:570    .text.timer_counter_up_direction:00000000 timer_counter_up_direction
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:589    .text.timer_counter_down_direction:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:595    .text.timer_counter_down_direction:00000000 timer_counter_down_direction
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:614    .text.timer_prescaler_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:620    .text.timer_prescaler_config:00000000 timer_prescaler_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:650    .text.timer_repetition_value_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:656    .text.timer_repetition_value_config:00000000 timer_repetition_value_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:673    .text.timer_autoreload_value_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:679    .text.timer_autoreload_value_config:00000000 timer_autoreload_value_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:696    .text.timer_counter_value_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:702    .text.timer_counter_value_config:00000000 timer_counter_value_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:719    .text.timer_counter_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:725    .text.timer_counter_read:00000000 timer_counter_read
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:745    .text.timer_prescaler_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:751    .text.timer_prescaler_read:00000000 timer_prescaler_read
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:773    .text.timer_single_pulse_mode_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:779    .text.timer_single_pulse_mode_config:00000000 timer_single_pulse_mode_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:814    .text.timer_update_source_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:820    .text.timer_update_source_config:00000000 timer_update_source_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:855    .text.timer_dma_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:861    .text.timer_dma_enable:00000000 timer_dma_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:880    .text.timer_dma_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:886    .text.timer_dma_disable:00000000 timer_dma_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:905    .text.timer_channel_dma_request_source_select:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:911    .text.timer_channel_dma_request_source_select:00000000 timer_channel_dma_request_source_select
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:946    .text.timer_dma_transfer_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:952    .text.timer_dma_transfer_config:00000000 timer_dma_transfer_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:980    .text.timer_event_software_generate:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:986    .text.timer_event_software_generate:00000000 timer_event_software_generate
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1005   .text.timer_break_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1011   .text.timer_break_struct_para_init:00000000 timer_break_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1047   .text.timer_break_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1053   .text.timer_break_config:00000000 timer_break_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1099   .text.timer_break_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1105   .text.timer_break_enable:00000000 timer_break_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1124   .text.timer_break_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1130   .text.timer_break_disable:00000000 timer_break_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1149   .text.timer_automatic_output_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1155   .text.timer_automatic_output_enable:00000000 timer_automatic_output_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1174   .text.timer_automatic_output_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1180   .text.timer_automatic_output_disable:00000000 timer_automatic_output_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1199   .text.timer_primary_output_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1205   .text.timer_primary_output_config:00000000 timer_primary_output_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1235   .text.timer_channel_control_shadow_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1241   .text.timer_channel_control_shadow_config:00000000 timer_channel_control_shadow_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1271   .text.timer_channel_control_shadow_update_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1277   .text.timer_channel_control_shadow_update_config:00000000 timer_channel_control_shadow_update_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1315   .text.timer_channel_output_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1321   .text.timer_channel_output_struct_para_init:00000000 timer_channel_output_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1354   .text.timer_channel_output_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1360   .text.timer_channel_output_config:00000000 timer_channel_output_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1373   .text.timer_channel_output_config:0000000a $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1377   .text.timer_channel_output_config:00000012 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1714   .text.timer_channel_output_config:000001e4 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1719   .text.timer_channel_output_mode_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1725   .text.timer_channel_output_mode_config:00000000 timer_channel_output_mode_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1738   .text.timer_channel_output_mode_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1742   .text.timer_channel_output_mode_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1801   .text.timer_channel_output_pulse_value_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1807   .text.timer_channel_output_pulse_value_config:00000000 timer_channel_output_pulse_value_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1820   .text.timer_channel_output_pulse_value_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1824   .text.timer_channel_output_pulse_value_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1855   .text.timer_channel_output_shadow_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1861   .text.timer_channel_output_shadow_config:00000000 timer_channel_output_shadow_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1874   .text.timer_channel_output_shadow_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1878   .text.timer_channel_output_shadow_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1937   .text.timer_channel_output_fast_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1943   .text.timer_channel_output_fast_config:00000000 timer_channel_output_fast_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1956   .text.timer_channel_output_fast_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:1960   .text.timer_channel_output_fast_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2019   .text.timer_channel_output_clear_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2025   .text.timer_channel_output_clear_config:00000000 timer_channel_output_clear_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2038   .text.timer_channel_output_clear_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2042   .text.timer_channel_output_clear_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2101   .text.timer_channel_output_polarity_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2107   .text.timer_channel_output_polarity_config:00000000 timer_channel_output_polarity_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2120   .text.timer_channel_output_polarity_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2124   .text.timer_channel_output_polarity_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2183   .text.timer_channel_complementary_output_polarity_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2189   .text.timer_channel_complementary_output_polarity_config:00000000 timer_channel_complementary_output_polarity_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2250   .text.timer_channel_output_state_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2256   .text.timer_channel_output_state_config:00000000 timer_channel_output_state_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2269   .text.timer_channel_output_state_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2273   .text.timer_channel_output_state_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2332   .text.timer_channel_complementary_output_state_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2338   .text.timer_channel_complementary_output_state_config:00000000 timer_channel_complementary_output_state_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2399   .text.timer_channel_input_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2405   .text.timer_channel_input_struct_para_init:00000000 timer_channel_input_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2433   .text.timer_channel_input_capture_prescaler_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2439   .text.timer_channel_input_capture_prescaler_config:00000000 timer_channel_input_capture_prescaler_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2452   .text.timer_channel_input_capture_prescaler_config:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2456   .text.timer_channel_input_capture_prescaler_config:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2515   .text.timer_input_capture_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2521   .text.timer_input_capture_config:00000000 timer_input_capture_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2538   .text.timer_input_capture_config:0000000a $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2542   .text.timer_input_capture_config:0000000e $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2752   .text.timer_channel_capture_value_register_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2758   .text.timer_channel_capture_value_register_read:00000000 timer_channel_capture_value_register_read
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2772   .text.timer_channel_capture_value_register_read:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2776   .text.timer_channel_capture_value_register_read:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2820   .text.timer_input_pwm_capture_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:2826   .text.timer_input_pwm_capture_config:00000000 timer_input_pwm_capture_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3099   .text.timer_hall_mode_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3105   .text.timer_hall_mode_config:00000000 timer_hall_mode_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3140   .text.timer_input_trigger_source_select:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3146   .text.timer_input_trigger_source_select:00000000 timer_input_trigger_source_select
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3170   .text.timer_master_output_trigger_source_select:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3176   .text.timer_master_output_trigger_source_select:00000000 timer_master_output_trigger_source_select
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3200   .text.timer_slave_mode_select:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3206   .text.timer_slave_mode_select:00000000 timer_slave_mode_select
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3230   .text.timer_master_slave_mode_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3236   .text.timer_master_slave_mode_config:00000000 timer_master_slave_mode_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3271   .text.timer_external_trigger_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3277   .text.timer_external_trigger_config:00000000 timer_external_trigger_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3317   .text.timer_quadrature_decoder_mode_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3323   .text.timer_quadrature_decoder_mode_config:00000000 timer_quadrature_decoder_mode_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3385   .text.timer_internal_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3391   .text.timer_internal_clock_config:00000000 timer_internal_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3410   .text.timer_internal_trigger_as_external_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3416   .text.timer_internal_trigger_as_external_clock_config:00000000 timer_internal_trigger_as_external_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3449   .text.timer_external_trigger_as_external_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3455   .text.timer_external_trigger_as_external_clock_config:00000000 timer_external_trigger_as_external_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3586   .text.timer_external_clock_mode0_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3592   .text.timer_external_clock_mode0_config:00000000 timer_external_clock_mode0_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3625   .text.timer_external_clock_mode1_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3631   .text.timer_external_clock_mode1_config:00000000 timer_external_clock_mode1_config
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3659   .text.timer_external_clock_mode1_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3665   .text.timer_external_clock_mode1_disable:00000000 timer_external_clock_mode1_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3684   .text.timer_interrupt_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3690   .text.timer_interrupt_enable:00000000 timer_interrupt_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3709   .text.timer_interrupt_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3715   .text.timer_interrupt_disable:00000000 timer_interrupt_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3734   .text.timer_interrupt_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3740   .text.timer_interrupt_flag_get:00000000 timer_interrupt_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3786   .text.timer_interrupt_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3792   .text.timer_interrupt_flag_clear:00000000 timer_interrupt_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3812   .text.timer_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3818   .text.timer_flag_get:00000000 timer_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3848   .text.timer_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccD72Oxz.s:3854   .text.timer_flag_clear:00000000 timer_flag_clear
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_timer.h.44.351582eee0c8fad0d0518be0327142ad

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
