{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560109639911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560109639921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 22:47:19 2019 " "Processing started: Sun Jun 09 22:47:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560109639921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560109639921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_4 -c lab5_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_4 -c lab5_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560109639922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560109641069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560109641069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_4 " "Found entity 1: lab5_4" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560109656844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560109656844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_4 " "Elaborating entity \"lab5_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560109656988 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[0\] rg_int\[0\]~_emulated rg_int\[0\]~1 " "Register \"rg_int\[0\]\" is converted into an equivalent circuit using register \"rg_int\[0\]~_emulated\" and latch \"rg_int\[0\]~1\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[1\] rg_int\[1\]~_emulated rg_int\[1\]~5 " "Register \"rg_int\[1\]\" is converted into an equivalent circuit using register \"rg_int\[1\]~_emulated\" and latch \"rg_int\[1\]~5\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[2\] rg_int\[2\]~_emulated rg_int\[2\]~9 " "Register \"rg_int\[2\]\" is converted into an equivalent circuit using register \"rg_int\[2\]~_emulated\" and latch \"rg_int\[2\]~9\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[3\] rg_int\[3\]~_emulated rg_int\[3\]~13 " "Register \"rg_int\[3\]\" is converted into an equivalent circuit using register \"rg_int\[3\]~_emulated\" and latch \"rg_int\[3\]~13\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[4\] rg_int\[4\]~_emulated rg_int\[4\]~17 " "Register \"rg_int\[4\]\" is converted into an equivalent circuit using register \"rg_int\[4\]~_emulated\" and latch \"rg_int\[4\]~17\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[5\] rg_int\[5\]~_emulated rg_int\[5\]~21 " "Register \"rg_int\[5\]\" is converted into an equivalent circuit using register \"rg_int\[5\]~_emulated\" and latch \"rg_int\[5\]~21\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[6\] rg_int\[6\]~_emulated rg_int\[6\]~25 " "Register \"rg_int\[6\]\" is converted into an equivalent circuit using register \"rg_int\[6\]~_emulated\" and latch \"rg_int\[6\]~25\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rg_int\[7\] rg_int\[7\]~_emulated rg_int\[7\]~29 " "Register \"rg_int\[7\]\" is converted into an equivalent circuit using register \"rg_int\[7\]~_emulated\" and latch \"rg_int\[7\]~29\"" {  } { { "lab5_4.sv" "" { Text "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab5/lab5_4/lab5_4.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560109658719 "|lab5_4|rg_int[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1560109658719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560109658975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560109660388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560109660388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560109661256 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560109661256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560109661256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560109661256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560109661294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 22:47:41 2019 " "Processing ended: Sun Jun 09 22:47:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560109661294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560109661294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560109661294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560109661294 ""}
