(set-info :smt-lib-version 2.6)
(set-logic BV)
(set-info :source |
Generated by: Mathias Preiner
Generated on: 2018-04-06
Application: Verification of invertibility conditions generated in [1].
Target solver: Boolector, CVC4, Z3
Publication:
[1] Solving Quantified Bit-Vectors using Invertibility Conditions
    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli
    To appear in CAV 2018
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "crafted")
(set-info :status unsat)
(set-option :produce-models true)
(declare-fun s () (_ BitVec 64))
(declare-fun t () (_ BitVec 64))
(declare-fun x () (_ BitVec 64))





(define-fun SC ((s (_ BitVec 64)) (t (_ BitVec 64))) Bool
(bvslt (bvor (bvnot (bvsub s t)) s) t)
)

(assert
 
  
  (and  (bvslt (bvor x s) t) (not(SC s t)))
  )
 

(check-sat)
(get-model)

