(set-logic ALL)
(declare-const a_random2_0 Int)
(declare-fun |seed0_c_old(~a29~0)| () Int)
(declare-fun seed0_c_~a29~0 () Int)
(assert (and (or (< seed0_c_~a29~0 (+ |seed0_c_old(~a29~0)| a_random2_0)) (=> (< (- |seed0_c_old(~a29~0)| |seed0_c_old(~a29~0)|) (+ seed0_c_~a29~0 |seed0_c_old(~a29~0)|)) (>= (mod |seed0_c_old(~a29~0)| |seed0_c_old(~a29~0)|) (+ seed0_c_~a29~0 seed0_c_~a29~0)))) (or (forall ((seed0_Q1_v_~a29~0_1040 Int)) (forall ((seed0_Q2_v_~a29~0_1040 Int)) (forall ((seed0_Q3_v_~a29~0_1040 Int)) (forall ((seed0_Q4_v_~a29~0_1040 Int)) (forall ((seed0_Q5_v_~a29~0_1040 Int)) (forall ((seed0_Q6_v_~a29~0_1040 Int)) (forall ((seed0_Q7_v_~a29~0_1040 Int)) (forall ((seed0_Q8_v_~a29~0_1040 Int)) (forall ((seed0_Q9_v_~a29~0_1040 Int)) (and (or (not (<= seed0_c_~a29~0 (div (+ (div seed0_Q1_v_~a29~0_1040 5) (- 403018)) 5))) (not (<= 403018 (div seed0_Q1_v_~a29~0_1040 5))) (not (< seed0_Q1_v_~a29~0_1040 0)) (not (<= seed0_Q1_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (= (mod seed0_Q1_v_~a29~0_1040 5) 0)) (or (not (<= seed0_Q2_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (not (<= seed0_c_~a29~0 (div (+ (div seed0_Q2_v_~a29~0_1040 5) (- 403019)) 5))) (not (<= 403019 (div seed0_Q2_v_~a29~0_1040 5))) (not (= (mod seed0_Q2_v_~a29~0_1040 5) 0))) (or (not (< (div seed0_Q3_v_~a29~0_1040 5) 403019)) (not (<= seed0_Q3_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (not (= (mod seed0_Q3_v_~a29~0_1040 5) 0)) (not (<= seed0_c_~a29~0 (+ (div (+ (div seed0_Q3_v_~a29~0_1040 5) (- 403019)) 5) 1))) (= 0 (mod (+ (div seed0_Q3_v_~a29~0_1040 5) 1) 5))) (or (not (<= 0 seed0_Q4_v_~a29~0_1040)) (not (<= seed0_Q4_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (not (= 0 (mod (+ (div seed0_Q4_v_~a29~0_1040 5) 1) 5))) (not (<= seed0_c_~a29~0 (div (+ (div seed0_Q4_v_~a29~0_1040 5) (- 403019)) 5)))) (or (not (<= seed0_Q5_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (not (= 0 (mod (+ (div seed0_Q5_v_~a29~0_1040 5) 1) 5))) (not (<= seed0_c_~a29~0 (div (+ (div seed0_Q5_v_~a29~0_1040 5) (- 403019)) 5))) (not (= (mod seed0_Q5_v_~a29~0_1040 5) 0))) (or (not (<= seed0_c_~a29~0 (+ (div (+ (div seed0_Q6_v_~a29~0_1040 5) (- 403018)) 5) 1))) (not (< seed0_Q6_v_~a29~0_1040 0)) (not (<= seed0_Q6_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (not (< (div seed0_Q6_v_~a29~0_1040 5) 403018)) (= (mod (+ (div seed0_Q6_v_~a29~0_1040 5) 2) 5) 0) (= (mod seed0_Q6_v_~a29~0_1040 5) 0)) (or (not (<= 0 seed0_Q7_v_~a29~0_1040)) (not (< (div seed0_Q7_v_~a29~0_1040 5) 403019)) (not (<= seed0_Q7_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (not (<= seed0_c_~a29~0 (+ (div (+ (div seed0_Q7_v_~a29~0_1040 5) (- 403019)) 5) 1))) (= 0 (mod (+ (div seed0_Q7_v_~a29~0_1040 5) 1) 5))) (or (not (= (mod (+ (div seed0_Q8_v_~a29~0_1040 5) 2) 5) 0)) (not (<= seed0_c_~a29~0 (div (+ (div seed0_Q8_v_~a29~0_1040 5) (- 403018)) 5))) (not (< seed0_Q8_v_~a29~0_1040 0)) (not (<= seed0_Q8_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (= (mod seed0_Q8_v_~a29~0_1040 5) 0)) (or (not (<= 0 seed0_Q9_v_~a29~0_1040)) (not (<= seed0_Q9_v_~a29~0_1040 |seed0_c_old(~a29~0)|)) (not (<= seed0_c_~a29~0 (div (+ (div seed0_Q9_v_~a29~0_1040 5) (- 403019)) 5))) (not (<= 403019 (div seed0_Q9_v_~a29~0_1040 5)))))))))))))) (or (<= (- seed0_c_~a29~0 seed0_c_~a29~0) (- seed0_c_~a29~0 seed0_c_~a29~0)) (< (mod seed0_c_~a29~0 seed0_c_~a29~0) (div |seed0_c_old(~a29~0)| |seed0_c_old(~a29~0)|))))))
(assert (> a_random2_0 0))
(check-sat)
(exit)