<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>COUGAR(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">COUGAR(1)</td>
    <td class="head-vol">ALLIANCE USER COMMANDS</td>
    <td class="head-rtitle">COUGAR(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
cougar - Hierarchical netlist extractor
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>cougar</b> [ <i>-v</i> ] [ <i>-c</i> ] [ <i>-f</i> ] [ <i>-t</i> ] [
  <i>-ar</i> ] [ <i>-ac</i> ] <i>input_name</i> [ <i>output_name</i> ]
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_origin.1.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>Lynx</b> changed its name to <b>Cougar</b> during May 2002 in order to avoid
  name conflict with the famous text-mode Web browser. <b>Cougar</b> is a
  hierarchical layout extractor. It builds a netlist of interconnections from a
  symbolic layout view. The <i>input</i> argument is the name of the symbolic
  layout cell to be extracted, using as input format the one selected by the
  <b>MBK_IN_PH</b>(1) environment variable. If <i>output</i> is present, the
  resulting netlist will be given this name. If no <i>output</i> is given, then
  <i>input</i> will also be the generated netlist name. The output format is
  specified by the <b>MBK_OUT_LO</b>(1) environment variable.
<div>&#x00A0;</div>
As most of the Alliance cad tools, <b>cougar</b> uses <b>mbk</b>(1) environment
  variables. <b>MBK_CATA_LIB</b>(1), <b>MBK_WORK_LIB</b>(1),
  <b>MBK_IN_PH</b>(1), <b>MBK_OUT_LO</b>(1), <b>RDS_TECHNO_NAME</b>(1).
<div class="Pp"></div>
<b>Cougar</b> computes capacitances attached to the signals if the -ac option is
  set. At the moment, the value of these capacitances is computed for a typical
  one micron technology, and cannot be changed by the user through a technology
  file. The extracted netlist can be simulated for performance evaluation.
<div>&#x00A0;</div>
The typical capacitances are given below in 10e-18 farad / lamda^2 :
<dl class="Bl-tag">
  <dt class="It-tag">POLY</dt>
  <dd class="It-tag">100</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">ALU1</dt>
  <dd class="It-tag">50</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">ALU2</dt>
  <dd class="It-tag">25</dd>
</dl>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<b>Cougar</b> checks the two basic <b>ALLIANCE</b> rules regarding connector
  names:
<div>&#x00A0;</div>
<div style="margin-left: 5.00ex;">If two physical connectors are connected to
  the same net, they must have the same name.
<div>&#x00A0;</div>
If two physical connectors have the same name, they must be internally connected
  to the same net.</div>
<div>&#x00A0;</div>
As a result only one logical connector will appear in the netlist. A fatal error
  occurs if one of those two rules is violated ( even for power and ground
  connectors )
<div style="height: 1.00em;">&#x00A0;</div>
When no options are specified, the current hierarchical level is extracted. The
  resulting netlist is the list of interconnections of the current layout
  hierarchy level. Three options are available to change <b>cougar</b> behaviour
  :
<dl class="Bl-tag">
  <dt class="It-tag">-t</dt>
  <dd class="It-tag">Notifies a transistor level extraction, the symbolic layout
      cell is flattened to transistor layout before extraction.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-f</dt>
  <dd class="It-tag">The symbolic layout cell is flattened to the catalog level
      before extraction. Use &quot;man catal&quot; for detail on the catalog
      file. If the catalog is empty, or doesn't exist, the netlist is an
      interconection of transistors, if it isn't, the netlist is an
      interconection of gates or blocks whose names are defined in the
    catalog.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-v</dt>
  <dd class="It-tag">Verbose mode on. Each step of the extraction is displayed
      on the standard output, along with some statistics.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-c</dt>
  <dd class="It-tag">Generates a <b>core</b> file representing the conflictuel
      net, when <b>cougar</b> detects two external connectors with different
      names on the same signal, or when it finds two external connectors having
      the same name but not internally connected to the same net, or when it
      cannot correctly extract an L shaped transistor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-ac</dt>
  <dd class="It-tag">Extract capacitance to ground on losig.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-ar</dt>
  <dd class="It-tag">Extract interconnect resistance and capacitance to ground.
      Value of resistance foreach layer can be changed in the RDS file.</dd>
</dl>
<h1 class="Sh" title="Sh" id="EXAMPLES"><a class="selflink" href="#EXAMPLES">EXAMPLES</a></h1>
<b></b> <b>prompt&gt; cougar -v amd2901</b>
<div style="margin-left: 5.00ex;">Gives a logical netlist of the chip amd2901,
  for one hierarchical level, using verbose mode. This would be typically used
  to verify the work of the <b>ring</b>(1) router, in conjunction with
  <b>lvx</b> on the specificated netlist and the extracted one.</div>
<b></b>
<pre>
<b>prompt&gt; cat $MBK_WORK_LIB/$MBK_CATAL_NAME</b>
<b>a2_y</b>
<b>a2p_y</b>
<b> .</b>
<b> .</b>
<b>prompt&gt; cougar -f amd2901</b>
</pre>
<div style="margin-left: 5.00ex;">Gives a logical netlist of the chip amd2901,
  after a flatten operation stopping on the cells specified in the catalog ( the
  standard cell library in our case ).</div>
<b></b>
<pre>
<b>prompt&gt; cougar -t amd2901</b>
</pre>
<div style="margin-left: 5.00ex;">Gives a logical netlist of the amd2901 chip at
  the transistor level. This is useful with <b>yagle</b>(1), to retrieve logical
  equations from a layout.</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<b>al</b>(5), <b>MBK_CATA_LIB</b>(1), <b>MBK_WORK_LIB</b>(1),
  <b>MBK_CATAL_NAME</b>(1), <b>MBK_IN_PH</b>(1), <b>catal</b>(5),
  <b>RDS_TECHNO_NAME</b>(1).
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_bug_report.1.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">October 1, 1997</td>
    <td class="foot-os">ASIM/LIP6</td>
  </tr>
</table>
</body>
</html>
