{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591892507373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591892507379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 17:21:47 2020 " "Processing started: Thu Jun 11 17:21:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591892507379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892507379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892507379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591892508125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591892508125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_rnd_fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lnk_rnd_fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_RND_FBCV_Project_StateMachine_V1 " "Found entity 1: LNK_RND_FBCV_Project_StateMachine_V1" {  } { { "LNK_RND_FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_comblogstate_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file lnk_comblogstate_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_COMBLOGSTATE_VERILOG " "Found entity 1: LNK_COMBLOGSTATE_VERILOG" {  } { { "LNK_COMBLOGSTATE_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_COMBLOGSTATE_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_state_machine/rnd_fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_state_machine/rnd_fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_FBCV_Project_StateMachine_V1 " "Found entity 1: RND_FBCV_Project_StateMachine_V1" {  } { { "RND_State_Machine/RND_FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_State_Machine/RND_FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_state_machine/rnd_comblogstate_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd_state_machine/rnd_comblogstate_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RND_COMBLOGSTATE_VERILOG " "Found entity 1: RND_COMBLOGSTATE_VERILOG" {  } { { "RND_State_Machine/RND_COMBLOGSTATE_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_State_Machine/RND_COMBLOGSTATE_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "PSEUDORAND/shiftleft.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/shiftleft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/multiply16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/multiply16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply16 " "Found entity 1: multiply16" {  } { { "PSEUDORAND/multiply16.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/multiply.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/multiply.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "PSEUDORAND/buffer.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1514.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1514.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1514 " "Found entity 1: bit1514" {  } { { "PSEUDORAND/bit1514.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1514.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1312.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1312.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1312 " "Found entity 1: bit1312" {  } { { "PSEUDORAND/bit1312.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1312.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1110.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1110.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1110 " "Found entity 1: bit1110" {  } { { "PSEUDORAND/bit1110.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1110.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit98.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit98.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit98 " "Found entity 1: bit98" {  } { { "PSEUDORAND/bit98.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit98.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit76.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit76.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit76 " "Found entity 1: bit76" {  } { { "PSEUDORAND/bit76.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit76.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit54.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit54.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit54 " "Found entity 1: bit54" {  } { { "PSEUDORAND/bit54.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit54.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit32.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit32.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit32 " "Found entity 1: bit32" {  } { { "PSEUDORAND/bit32.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK1 " "Found entity 1: TASK1" {  } { { "TASK1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitRegister " "Found entity 1: ThreeBitRegister" {  } { { "ThreeBitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/ThreeBitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGSTATE " "Found entity 1: COMBLOGSTATE" {  } { { "COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK3 " "Found entity 1: TASK3" {  } { { "TASK3.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGFETCH " "Found entity 1: COMBLOGFETCH" {  } { { "COMBLOGFETCH.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGFETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4 " "Found entity 1: TASK4" {  } { { "TASK4.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_MACHINE_BDF " "Found entity 1: STATE_MACHINE_BDF" {  } { { "STATE_MACHINE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/STATE_MACHINE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_BDF " "Found entity 1: DECODE_BDF" {  } { { "DECODE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4_V2 " "Found entity 1: TASK4_V2" {  } { { "TASK4_V2.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4_V2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK5 " "Found entity 1: TASK5" {  } { { "TASK5.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_TEST " "Found entity 1: PC_TEST" {  } { { "PC_TEST.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PC_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/BitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE " "Found entity 1: FORCE" {  } { { "FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "force_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file force_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE_BDF " "Found entity 1: FORCE_BDF" {  } { { "FORCE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FORCE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK6 " "Found entity 1: TASK6" {  } { { "TASK6.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_test_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_test_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG_TEST_BDF " "Found entity 1: SHIFTREG_TEST_BDF" {  } { { "SHIFTREG_TEST_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/SHIFTREG_TEST_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file eq_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 EQ " "Found entity 1: EQ" {  } { { "EQ_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/EQ_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK7 " "Found entity 1: TASK7" {  } { { "TASK7.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK8 " "Found entity 1: TASK8" {  } { { "TASK8.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelining_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelining_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPELINING_V1 " "Found entity 1: PIPELINING_V1" {  } { { "PIPELINING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PIPELINING_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_V1 " "Found entity 1: Project_V1" {  } { { "Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fibonacci_ALU_Decoder " "Found entity 1: Fibonacci_ALU_Decoder" {  } { { "Fibonacci_ALU.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_RAM " "Found entity 1: FBCV_RAM" {  } { { "FBCV_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbc_forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file fbc_forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_FORCE " "Found entity 1: FBCV_FORCE" {  } { { "FBC_FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBC_FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_StateMachine_V1 " "Found entity 1: Project_StateMachine_V1" {  } { { "Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lpm_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_lpm_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_LPM_COUNTER " "Found entity 1: TEST_LPM_COUNTER" {  } { { "TEST_LPM_COUNTER.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/TEST_LPM_COUNTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_COMBLOGSTATE_VERILOG " "Found entity 1: FBCV_COMBLOGSTATE_VERILOG" {  } { { "FBCV_COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_testing_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_testing_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Testing_V1 " "Found entity 1: FBCV_Testing_V1" {  } { { "FBCV_Testing_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Testing_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_V1 " "Found entity 1: FBCV_Project_V1" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_fibonacci_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_fibonacci_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_ALU_Decoder " "Found entity 1: FBCV_ALU_Decoder" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_StateMachine_V1 " "Found entity 1: FBCV_Project_StateMachine_V1" {  } { { "FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_double_pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_double_pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_DOUBLE_PC " "Found entity 1: RND_DOUBLE_PC" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rndc_final_y_and_final_sum_calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rndc_final_y_and_final_sum_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR " "Found entity 1: RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR" {  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_testing_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_testing_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_TESTING_V1 " "Found entity 1: RND_TESTING_V1" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RND_DECODER " "Found entity 1: RND_DECODER" {  } { { "RND_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_fbc_dual_port_ram_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lnk_fbc_dual_port_ram_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_FBC_DUAL_PORT_RAM_SCHEMATIC " "Found entity 1: LNK_FBC_DUAL_PORT_RAM_SCHEMATIC" {  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_fbc_dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lnk_fbc_dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_FBC_DUAL_PORT_RAM " "Found entity 1: LNK_FBC_DUAL_PORT_RAM" {  } { { "LNK_FBC_DUAL_PORT_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_add_one_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file lnk_add_one_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_ADD_ONE " "Found entity 1: LNK_ADD_ONE" {  } { { "LNK_ADD_ONE_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_ADD_ONE_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lnk_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_DECODER " "Found entity 1: LNK_DECODER" {  } { { "LNK_DECODER.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_rnd_fbcv_project_mu0_basic_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lnk_rnd_fbcv_project_mu0_basic_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_RND_FBCV_Project_MU0_Basic_V1 " "Found entity 1: LNK_RND_FBCV_Project_MU0_Basic_V1" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_rnd_fbcv_supported_base_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lnk_rnd_fbcv_supported_base_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_RND_FBCV_SUPPORTED_BASE_DECODE " "Found entity 1: LNK_RND_FBCV_SUPPORTED_BASE_DECODE" {  } { { "LNK_RND_FBCV_SUPPORTED_BASE_DECODE.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_SUPPORTED_BASE_DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_Project_V1 " "Found entity 1: RND_Project_V1" {  } { { "RND_PROJECT_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lnk_project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lnk_project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LNK_Project_V1 " "Found entity 1: LNK_Project_V1" {  } { { "LNK_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_final_not_ppl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_final_not_ppl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT_FINAL_NOT_PPL " "Found entity 1: PROJECT_FINAL_NOT_PPL" {  } { { "PROJECT_FINAL_NOT_PPL.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PROJECT_FINAL_NOT_PPL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892541520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892541520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LNK_RND_FBCV_Project_MU0_Basic_V1 " "Elaborating entity \"LNK_RND_FBCV_Project_MU0_Basic_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591892542318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_RND_FBCV_Project_StateMachine_V1 LNK_RND_FBCV_Project_StateMachine_V1:inst " "Elaborating entity \"LNK_RND_FBCV_Project_StateMachine_V1\" for hierarchy \"LNK_RND_FBCV_Project_StateMachine_V1:inst\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 56 -72 104 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreeBitRegister LNK_RND_FBCV_Project_StateMachine_V1:inst\|ThreeBitRegister:inst2 " "Elaborating entity \"ThreeBitRegister\" for hierarchy \"LNK_RND_FBCV_Project_StateMachine_V1:inst\|ThreeBitRegister:inst2\"" {  } { { "LNK_RND_FBCV_Project_StateMachine_V1.bdf" "inst2" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_StateMachine_V1.bdf" { { 200 560 744 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_COMBLOGSTATE_VERILOG LNK_RND_FBCV_Project_StateMachine_V1:inst\|LNK_COMBLOGSTATE_VERILOG:inst3 " "Elaborating entity \"LNK_COMBLOGSTATE_VERILOG\" for hierarchy \"LNK_RND_FBCV_Project_StateMachine_V1:inst\|LNK_COMBLOGSTATE_VERILOG:inst3\"" {  } { { "LNK_RND_FBCV_Project_StateMachine_V1.bdf" "inst3" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_StateMachine_V1.bdf" { { 200 808 992 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMBLOGFETCH LNK_RND_FBCV_Project_StateMachine_V1:inst\|COMBLOGFETCH:inst " "Elaborating entity \"COMBLOGFETCH\" for hierarchy \"LNK_RND_FBCV_Project_StateMachine_V1:inst\|COMBLOGFETCH:inst\"" {  } { { "LNK_RND_FBCV_Project_StateMachine_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_StateMachine_V1.bdf" { { 232 1032 1168 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RND_Project_V1 RND_Project_V1:inst16 " "Elaborating entity \"RND_Project_V1\" for hierarchy \"RND_Project_V1:inst16\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst16" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 760 -1152 -864 888 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RND_DECODER RND_Project_V1:inst16\|RND_DECODER:inst9 " "Elaborating entity \"RND_DECODER\" for hierarchy \"RND_Project_V1:inst16\|RND_DECODER:inst9\"" {  } { { "RND_PROJECT_V1.bdf" "inst9" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 72 656 920 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RND_DOUBLE_PC RND_Project_V1:inst16\|RND_DOUBLE_PC:inst " "Elaborating entity \"RND_DOUBLE_PC\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\"" {  } { { "RND_PROJECT_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 104 184 496 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "STEP_PC" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 456 504 640 656 "STEP_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 456 504 640 656 "STEP_PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC " "Instantiated megafunction \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892542551 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 456 504 640 656 "STEP_PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892542551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slh " "Found entity 1: cntr_slh" {  } { { "db/cntr_slh.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_slh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892542729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892542729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slh RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\|cntr_slh:auto_generated " "Elaborating entity \"cntr_slh\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\|cntr_slh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO\"" {  } { { "RND_DOUBLE_PC.bdf" "ZERO" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 504 112 224 552 "ZERO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 504 112 224 552 "ZERO" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO " "Instantiated megafunction \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892542766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892542766 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 504 112 224 552 "ZERO" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892542766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Elaborating entity \"BUSMUX\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\"" {  } { { "RND_DOUBLE_PC.bdf" "MUX_LOOP_VALUE" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Instantiated megafunction \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892542828 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892542828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000 RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\", which is child of megafunction instantiation \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892542896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892543133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892543133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_psc RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\|mux_psc:auto_generated " "Elaborating entity \"mux_psc\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\|mux_psc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "RND_PC" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 240 616 752 440 "RND_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 240 616 752 440 "RND_PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC " "Instantiated megafunction \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543170 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 240 616 752 440 "RND_PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892543170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ff " "Found entity 1: cntr_9ff" {  } { { "db/cntr_9ff.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_9ff.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892543361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892543361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9ff RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\|cntr_9ff:auto_generated " "Elaborating entity \"cntr_9ff\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\|cntr_9ff:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8\"" {  } { { "RND_DOUBLE_PC.bdf" "N_EQ_8" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 200 120 232 248 "N_EQ_8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 200 120 232 248 "N_EQ_8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8 " "Instantiated megafunction \"RND_Project_V1:inst16\|RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 8 " "Parameter \"LPM_CVALUE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543398 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 200 120 232 248 "N_EQ_8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892543398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2 " "Elaborating entity \"RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR\" for hierarchy \"RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\"" {  } { { "RND_PROJECT_V1.bdf" "inst2" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 320 976 1288 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\"" {  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "inst3" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { { 288 968 1128 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\"" {  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { { 288 968 1128 456 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3 " "Instantiated megafunction \"RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543563 ""}  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { { 288 968 1128 456 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892543563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dlb " "Found entity 1: add_sub_dlb" {  } { { "db/add_sub_dlb.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_dlb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892543727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892543727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dlb RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\|add_sub_dlb:auto_generated " "Elaborating entity \"add_sub_dlb\" for hierarchy \"RND_Project_V1:inst16\|RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\|add_sub_dlb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT RND_Project_V1:inst16\|LPM_CONSTANT:B_VALUE " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"RND_Project_V1:inst16\|LPM_CONSTANT:B_VALUE\"" {  } { { "RND_PROJECT_V1.bdf" "B_VALUE" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 440 808 920 488 "B_VALUE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|LPM_CONSTANT:B_VALUE " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|LPM_CONSTANT:B_VALUE\"" {  } { { "RND_PROJECT_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 440 808 920 488 "B_VALUE" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|LPM_CONSTANT:B_VALUE " "Instantiated megafunction \"RND_Project_V1:inst16\|LPM_CONSTANT:B_VALUE\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 3 " "Parameter \"LPM_CVALUE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543778 ""}  } { { "RND_PROJECT_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 440 808 920 488 "B_VALUE" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892543778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply16 RND_Project_V1:inst16\|multiply16:inst3 " "Elaborating entity \"multiply16\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\"" {  } { { "RND_PROJECT_V1.bdf" "inst3" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 384 560 776 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst22" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 144 2312 2472 312 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22\"" {  } { { "PSEUDORAND/multiply16.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 144 2312 2472 312 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22 " "Instantiated megafunction \"RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892543797 ""}  } { { "PSEUDORAND/multiply16.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 144 2312 2472 312 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892543797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1bc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1bc " "Found entity 1: add_sub_1bc" {  } { { "db/add_sub_1bc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_1bc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892543961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892543961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1bc RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22\|add_sub_1bc:auto_generated " "Elaborating entity \"add_sub_1bc\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|LPM_ADD_SUB:inst22\|add_sub_1bc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst " "Elaborating entity \"multiply\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 24 320 560 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892543999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|buffer:inst2 " "Elaborating entity \"buffer\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|buffer:inst2\"" {  } { { "PSEUDORAND/multiply.bdf" "inst2" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 184 456 648 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\"" {  } { { "PSEUDORAND/multiply.bdf" "inst4" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Instantiated megafunction \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892544031 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892544031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000 RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892544195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892544195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\"" {  } { { "PSEUDORAND/multiply.bdf" "inst12" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Instantiated megafunction \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892544207 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892544207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000 RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892544358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892544358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|shiftleft:inst7 " "Elaborating entity \"shiftleft\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|shiftleft:inst7\"" {  } { { "PSEUDORAND/multiply.bdf" "inst7" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 288 88 296 368 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11\"" {  } { { "PSEUDORAND/multiply.bdf" "inst11" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 536 1056 1168 584 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 536 1056 1168 584 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11 " "Instantiated megafunction \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892544376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892544376 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 536 1056 1168 584 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892544376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10 " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10\"" {  } { { "PSEUDORAND/multiply.bdf" "inst10" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 352 872 1008 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10 " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 352 872 1008 496 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10 " "Instantiated megafunction \"RND_Project_V1:inst16\|multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892544440 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 352 872 1008 496 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892544440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit98 RND_Project_V1:inst16\|multiply16:inst3\|bit98:inst13 " "Elaborating entity \"bit98\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|bit98:inst13\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst13" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 48 1104 1296 128 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32 RND_Project_V1:inst16\|multiply16:inst3\|bit32:inst8 " "Elaborating entity \"bit32\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|bit32:inst8\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst8" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 136 1112 1304 216 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1110 RND_Project_V1:inst16\|multiply16:inst3\|bit1110:inst12 " "Elaborating entity \"bit1110\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|bit1110:inst12\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst12" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 224 1104 1296 304 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit54 RND_Project_V1:inst16\|multiply16:inst3\|bit54:inst15 " "Elaborating entity \"bit54\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|bit54:inst15\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst15" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 312 1104 1296 392 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1312 RND_Project_V1:inst16\|multiply16:inst3\|bit1312:inst11 " "Elaborating entity \"bit1312\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|bit1312:inst11\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst11" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 392 1104 1296 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit76 RND_Project_V1:inst16\|multiply16:inst3\|bit76:inst14 " "Elaborating entity \"bit76\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|bit76:inst14\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst14" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 480 1104 1296 560 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1514 RND_Project_V1:inst16\|multiply16:inst3\|bit1514:inst9 " "Elaborating entity \"bit1514\" for hierarchy \"RND_Project_V1:inst16\|multiply16:inst3\|bit1514:inst9\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst9" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 568 1104 1296 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892544925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG\"" {  } { { "RND_PROJECT_V1.bdf" "Y_PRIME_REG" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 280 1808 1944 480 "Y_PRIME_REG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG\"" {  } { { "RND_PROJECT_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 280 1808 1944 480 "Y_PRIME_REG" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG " "Instantiated megafunction \"RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892545057 ""}  } { { "RND_PROJECT_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 280 1808 1944 480 "Y_PRIME_REG" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892545057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_inh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_inh " "Found entity 1: cntr_inh" {  } { { "db/cntr_inh.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_inh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892545198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892545198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_inh RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG\|cntr_inh:auto_generated " "Elaborating entity \"cntr_inh\" for hierarchy \"RND_Project_V1:inst16\|LPM_COUNTER:Y_PRIME_REG\|cntr_inh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT RND_Project_V1:inst16\|LPM_CONSTANT:S_VALUE " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"RND_Project_V1:inst16\|LPM_CONSTANT:S_VALUE\"" {  } { { "RND_PROJECT_V1.bdf" "S_VALUE" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 360 40 152 408 "S_VALUE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_Project_V1:inst16\|LPM_CONSTANT:S_VALUE " "Elaborated megafunction instantiation \"RND_Project_V1:inst16\|LPM_CONSTANT:S_VALUE\"" {  } { { "RND_PROJECT_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 360 40 152 408 "S_VALUE" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_Project_V1:inst16\|LPM_CONSTANT:S_VALUE " "Instantiated megafunction \"RND_Project_V1:inst16\|LPM_CONSTANT:S_VALUE\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 5 " "Parameter \"LPM_CVALUE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892545210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892545210 ""}  } { { "RND_PROJECT_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_PROJECT_V1.bdf" { { 360 40 152 408 "S_VALUE" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892545210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_RND_FBCV_SUPPORTED_BASE_DECODE LNK_RND_FBCV_SUPPORTED_BASE_DECODE:inst2 " "Elaborating entity \"LNK_RND_FBCV_SUPPORTED_BASE_DECODE\" for hierarchy \"LNK_RND_FBCV_SUPPORTED_BASE_DECODE:inst2\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst2" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { -24 280 472 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ EQ:inst15 " "Elaborating entity \"EQ\" for hierarchy \"EQ:inst15\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst15" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { -56 -160 8 24 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:ACC " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:ACC\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "ACC" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 216 -552 -416 360 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:ACC " "Elaborated megafunction instantiation \"LPM_SHIFTREG:ACC\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 216 -552 -416 360 "ACC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:ACC " "Instantiated megafunction \"LPM_SHIFTREG:ACC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892545233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892545233 ""}  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 216 -552 -416 360 "ACC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892545233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FORCE_BDF FORCE_BDF:inst9 " "Elaborating entity \"FORCE_BDF\" for hierarchy \"FORCE_BDF:inst9\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst9" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 464 -648 -320 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FORCE FORCE_BDF:inst9\|FORCE:inst " "Elaborating entity \"FORCE\" for hierarchy \"FORCE_BDF:inst9\|FORCE:inst\"" {  } { { "FORCE_BDF.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FORCE_BDF.bdf" { { 160 576 784 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892545263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_version2.vhd 2 1 " "Using design file ram_version2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_version2-SYN " "Found design unit 1: ram_version2-SYN" {  } { { "ram_version2.vhd" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/ram_version2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892546473 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_VERSION2 " "Found entity 1: RAM_VERSION2" {  } { { "ram_version2.vhd" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/ram_version2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892546473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591892546473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_VERSION2 RAM_VERSION2:inst4 " "Elaborating entity \"RAM_VERSION2\" for hierarchy \"RAM_VERSION2:inst4\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst4" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 264 1440 1656 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892546486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_VERSION2:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_VERSION2:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram_version2.vhd" "altsyncram_component" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/ram_version2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892546645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_VERSION2:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_VERSION2:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram_version2.vhd" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/ram_version2.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892546816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_VERSION2:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_VERSION2:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LNK_RND_FBC_TEST_BASE_RAM.mif " "Parameter \"init_file\" = \"LNK_RND_FBC_TEST_BASE_RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892546817 ""}  } { { "ram_version2.vhd" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/ram_version2.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892546817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2u3 " "Found entity 1: altsyncram_o2u3" {  } { { "db/altsyncram_o2u3.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/altsyncram_o2u3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892547000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892547000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2u3 RAM_VERSION2:inst4\|altsyncram:altsyncram_component\|altsyncram_o2u3:auto_generated " "Elaborating entity \"altsyncram_o2u3\" for hierarchy \"RAM_VERSION2:inst4\|altsyncram:altsyncram_component\|altsyncram_o2u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:PC\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "PC" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 72 856 992 272 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:PC " "Elaborated megafunction instantiation \"LPM_COUNTER:PC\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 72 856 992 272 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:PC " "Instantiated megafunction \"LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892547203 ""}  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 72 856 992 272 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892547203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_enh " "Found entity 1: cntr_enh" {  } { { "db/cntr_enh.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_enh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892547337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892547337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_enh LPM_COUNTER:PC\|cntr_enh:auto_generated " "Elaborating entity \"cntr_enh\" for hierarchy \"LPM_COUNTER:PC\|cntr_enh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:ALU " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:ALU\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "ALU" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 192 -1056 -896 360 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:ALU " "Elaborated megafunction instantiation \"LPM_ADD_SUB:ALU\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 192 -1056 -896 360 "ALU" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:ALU " "Instantiated megafunction \"LPM_ADD_SUB:ALU\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892547359 ""}  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 192 -1056 -896 360 "ALU" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892547359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_09b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_09b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_09b " "Found entity 1: add_sub_09b" {  } { { "db/add_sub_09b.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_09b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892547548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892547548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_09b LPM_ADD_SUB:ALU\|add_sub_09b:auto_generated " "Elaborating entity \"add_sub_09b\" for hierarchy \"LPM_ADD_SUB:ALU\|add_sub_09b:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBCV_Project_V1 FBCV_Project_V1:inst13 " "Elaborating entity \"FBCV_Project_V1\" for hierarchy \"FBCV_Project_V1:inst13\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst13" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 584 -1208 -776 744 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBCV_ALU_Decoder FBCV_Project_V1:inst13\|FBCV_ALU_Decoder:FBCV_ALU_DECODER " "Elaborating entity \"FBCV_ALU_Decoder\" for hierarchy \"FBCV_Project_V1:inst13\|FBCV_ALU_Decoder:FBCV_ALU_DECODER\"" {  } { { "FBCV_Project_V1.bdf" "FBCV_ALU_DECODER" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 352 592 920 592 "FBCV_ALU_DECODER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FBCV_Fibonacci_ALU_Decoder.v(35) " "Verilog HDL assignment warning at FBCV_Fibonacci_ALU_Decoder.v(35): truncated value with size 32 to match size of target (12)" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591892547558 "|FBCV_Project_V1|FBCV_ALU_Decoder:FBCV_ALU_DECODER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FBCV_Fibonacci_ALU_Decoder.v(36) " "Verilog HDL assignment warning at FBCV_Fibonacci_ALU_Decoder.v(36): truncated value with size 32 to match size of target (12)" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591892547558 "|FBCV_Project_V1|FBCV_ALU_Decoder:FBCV_ALU_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF FBCV_Project_V1:inst13\|LPM_FF:PREV_SUM " "Elaborating entity \"LPM_FF\" for hierarchy \"FBCV_Project_V1:inst13\|LPM_FF:PREV_SUM\"" {  } { { "FBCV_Project_V1.bdf" "PREV_SUM" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 168 24 200 312 "PREV_SUM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst13\|LPM_FF:PREV_SUM " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst13\|LPM_FF:PREV_SUM\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 168 24 200 312 "PREV_SUM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst13\|LPM_FF:PREV_SUM " "Instantiated megafunction \"FBCV_Project_V1:inst13\|LPM_FF:PREV_SUM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892547658 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 168 24 200 312 "PREV_SUM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892547658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT FBCV_Project_V1:inst13\|LPM_CONSTANT:Unit " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"FBCV_Project_V1:inst13\|LPM_CONSTANT:Unit\"" {  } { { "FBCV_Project_V1.bdf" "Unit" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 96 224 336 144 "Unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst13\|LPM_CONSTANT:Unit " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst13\|LPM_CONSTANT:Unit\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 96 224 336 144 "Unit" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst13\|LPM_CONSTANT:Unit " "Instantiated megafunction \"FBCV_Project_V1:inst13\|LPM_CONSTANT:Unit\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892547668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892547668 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 96 224 336 144 "Unit" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892547668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT FBCV_Project_V1:inst13\|LPM_CONSTANT:Reset " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"FBCV_Project_V1:inst13\|LPM_CONSTANT:Reset\"" {  } { { "FBCV_Project_V1.bdf" "Reset" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 544 -40 72 592 "Reset" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst13\|LPM_CONSTANT:Reset " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst13\|LPM_CONSTANT:Reset\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 544 -40 72 592 "Reset" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst13\|LPM_CONSTANT:Reset " "Instantiated megafunction \"FBCV_Project_V1:inst13\|LPM_CONSTANT:Reset\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892547777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892547777 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 544 -40 72 592 "Reset" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892547777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21 " "Elaborating entity \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC\" for hierarchy \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst21" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 752 -656 -168 1008 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_FBC_DUAL_PORT_RAM LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM " "Elaborating entity \"LNK_FBC_DUAL_PORT_RAM\" for hierarchy \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\"" {  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "DUAL_PORT_RAM" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { -192 -88 168 -8 "DUAL_PORT_RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892547972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component\"" {  } { { "LNK_FBC_DUAL_PORT_RAM.v" "altsyncram_component" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component\"" {  } { { "LNK_FBC_DUAL_PORT_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif " "Parameter \"init_file\" = \"LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548021 ""}  } { { "LNK_FBC_DUAL_PORT_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892548021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hln2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hln2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hln2 " "Found entity 1: altsyncram_hln2" {  } { { "db/altsyncram_hln2.tdf" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/db/altsyncram_hln2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591892548332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892548332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hln2 LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component\|altsyncram_hln2:auto_generated " "Elaborating entity \"altsyncram_hln2\" for hierarchy \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM\|altsyncram:altsyncram_component\|altsyncram_hln2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|BUSMUX:MUX_WREN_A " "Elaborating entity \"BUSMUX\" for hierarchy \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|BUSMUX:MUX_WREN_A\"" {  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "MUX_WREN_A" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { -200 464 576 -112 "MUX_WREN_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|BUSMUX:MUX_WREN_A " "Elaborated megafunction instantiation \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|BUSMUX:MUX_WREN_A\"" {  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { -200 464 576 -112 "MUX_WREN_A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|BUSMUX:MUX_WREN_A " "Instantiated megafunction \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|BUSMUX:MUX_WREN_A\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548374 ""}  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { -200 464 576 -112 "MUX_WREN_A" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892548374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_ADD_ONE LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_ADD_ONE:LINK_ADD_ONE " "Elaborating entity \"LNK_ADD_ONE\" for hierarchy \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LNK_ADD_ONE:LINK_ADD_ONE\"" {  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "LINK_ADD_ONE" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { 144 704 984 224 "LINK_ADD_ONE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LNK_ADD_ONE_VERILOG.v(8) " "Verilog HDL assignment warning at LNK_ADD_ONE_VERILOG.v(8): truncated value with size 32 to match size of target (12)" {  } { { "LNK_ADD_ONE_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_ADD_ONE_VERILOG.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591892548405 "|LNK_FBC_DUAL_PORT_RAM_SCHEMATIC|LNK_ADD_ONE:LINK_ADD_ONE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LPM_COUNTER:KEEP_LAST_ADDRESS_REG " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LPM_COUNTER:KEEP_LAST_ADDRESS_REG\"" {  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "KEEP_LAST_ADDRESS_REG" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { 264 416 552 464 "KEEP_LAST_ADDRESS_REG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LPM_COUNTER:KEEP_LAST_ADDRESS_REG " "Elaborated megafunction instantiation \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LPM_COUNTER:KEEP_LAST_ADDRESS_REG\"" {  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { 264 416 552 464 "KEEP_LAST_ADDRESS_REG" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LPM_COUNTER:KEEP_LAST_ADDRESS_REG " "Instantiated megafunction \"LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21\|LPM_COUNTER:KEEP_LAST_ADDRESS_REG\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591892548479 ""}  } { { "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_FBC_DUAL_PORT_RAM_SCHEMATIC.bdf" { { 264 416 552 464 "KEEP_LAST_ADDRESS_REG" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591892548479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_Project_V1 LNK_Project_V1:inst8 " "Elaborating entity \"LNK_Project_V1\" for hierarchy \"LNK_Project_V1:inst8\"" {  } { { "LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" "inst8" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_RND_FBCV_Project_MU0_Basic_V1.bdf" { { 912 -1168 -760 1104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LNK_DECODER LNK_Project_V1:inst8\|LNK_DECODER:inst " "Elaborating entity \"LNK_DECODER\" for hierarchy \"LNK_Project_V1:inst8\|LNK_DECODER:inst\"" {  } { { "LNK_Project_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V4 DECA SPRING - ELEC40006 Testing On Simple MU0/LNK_Project_V1.bdf" { { 248 536 872 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892548552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591892552570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591892554519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591892555753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591892555753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "789 " "Implemented 789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591892556479 ""} { "Info" "ICUT_CUT_TM_OPINS" "182 " "Implemented 182 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591892556479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "574 " "Implemented 574 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591892556479 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591892556479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591892556479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591892556691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 17:22:36 2020 " "Processing ended: Thu Jun 11 17:22:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591892556691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591892556691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591892556691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591892556691 ""}
