# do sisa_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /root/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /root/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/unidad_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity unidad_control
# -- Compiling architecture Structure of unidad_control
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/SRAMController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity SRAMController
# -- Compiling architecture comportament of SRAMController
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/sisa.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sisa
# -- Compiling architecture Structure of sisa
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/regfile.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture Structure of regfile
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity proc
# -- Compiling architecture Structure of proc
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/multi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multi
# -- Compiling architecture Structure of multi
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/MemoryController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MemoryController
# -- Compiling architecture comportament of MemoryController
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture Structure of datapath
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/control_l.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_l
# -- Compiling architecture Structure of control_l
# vcom -93 -work work {/home/usuari/universidad/Q6/PEC/lab/renacuajo/Etapa2.2/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Structure of alu
# 
