---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
header:
  teaser : /image/teaser.png
redirect_from:
  - /resume
---

{% include base_path %}
> PDF version of my CV can be found [here](/files/Ahmed Abdelazeem.pdf).

Education
======
* B.S. in ECE,Zagazig University, 2016 - 2021

Research Experience
======
* Graduate Researcher (2020 - Present)
  * Worked with [Prof. Prasanna](https://sites.usc.edu/prasanna/) on hardware acceleration of Graph Neural Networks inference and training on heterogeneous platform.
* Undergraduate Researcher (2019 - 2020)
  * Worked with Professor [Yi-Chang Lu](https://sites.google.com/view/ldps-giee-ntu/home/advisor/) on hardware accelerator for DNA sequence alignment. [Link](https://github.com/jasonlin316/Systolic-Array-for-Smith-Waterman) 
  * Worked with Professor [Tzi-Dar Chiueh](http://dodger.ee.ntu.edu.tw/faculty.htm) on digital circuit design. Taped-out a RISC-V CPU. [Link](https://github.com/jasonlin316/RISC-V-CPU)

Work Experience
======
* Military Conscription, Benha Electronics Co.(Dec 2021 - Dec 2022).
  * Design real-time digital signal processing systems
  * Analyze cost and risk factors involved in system development activities

* Synopsys (Spring 2021)
  * ASIC Physical Design Engineer 

* Cadence. (Jan 2021)
  * ASIC Physical Design Engineer 

* Arm Ltd (Dec 2020)
  * ASIC Design Engineer 
 
*One Lab. Aug 2020 - Nov 2020
  * RTL to GDSII: going through digital design flow starting from Constraint, Synthesis, PnR steps, Timing, Sign off, and Physical verification.

Volunteer Experience
======
* 2019:2020 Former Project Management for Enactus ZU,
* 2018:2019 Former PR director for Hult Prize Foundation, ZU.

Skills
======
* Verilog/ VHDL
* LVS/ DRC/ Density rules
* C/ Python/ MATLAB
