

================================================================
== Vitis HLS Report for 'packed_conv_paper'
================================================================
* Date:           Wed Oct 14 14:38:32 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       original (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.129 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17285|    17285| 0.173 ms | 0.173 ms |  17286|  17286|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2  |    17280|    17280|         1|          1|          1|  17280|    yes   |
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       64|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       56|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       41|      120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_10ns_10ns_20_4_1_U1  |mul_mul_10ns_10ns_20_4_1  |  i0 * i1  |
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1192_fu_135_p2  |     +    |   0|  0|  29|          22|          22|
    |add_ln85_fu_121_p2    |     +    |   0|  0|  22|          15|           1|
    |icmp_ln85_fu_115_p2   |   icmp   |   0|  0|  13|          15|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  64|          52|          38|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |indvar_flatten95_reg_93  |   9|          2|   15|         30|
    |output_r_o               |   9|          2|   20|         40|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  56|         11|   36|         77|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |indvar_flatten95_reg_93  |  15|   0|   15|          0|
    |zext_ln85_reg_168        |  20|   0|   22|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   43|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_start           |  in |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_done            | out |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_idle            | out |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_ready           | out |    1| ap_ctrl_hs | packed_conv_paper | return value |
|input_r            |  in |   10|   ap_none  |      input_r      |    pointer   |
|kernel             |  in |   10|   ap_none  |       kernel      |    pointer   |
|output_r_i         |  in |   20|   ap_ovld  |      output_r     |    pointer   |
|output_r_o         | out |   20|   ap_ovld  |      output_r     |    pointer   |
|output_r_o_ap_vld  | out |    1|   ap_ovld  |      output_r     |    pointer   |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 5 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_read = read i10 @_ssdm_op_Read.ap_auto.i10P, i10 %kernel"   --->   Operation 7 'read' 'kernel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %kernel_read"   --->   Operation 8 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_read = read i10 @_ssdm_op_Read.ap_auto.i10P, i10 %input_r"   --->   Operation 9 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %input_read"   --->   Operation 10 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 11 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 12 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 12 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 13 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 13 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %input_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %input_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %kernel"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %kernel, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %output_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %output_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %zext_ln1116, i20 %zext_ln1118"   --->   Operation 21 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i20 %mul_ln1118" [CONV_LAYER/conv.cpp:85]   --->   Operation 22 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.73ns)   --->   "%br_ln85 = br void %_ZN13ap_fixed_baseILi23ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi4ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [CONV_LAYER/conv.cpp:85]   --->   Operation 23 'br' 'br_ln85' <Predicate = true> <Delay = 0.73>

State 5 <SV = 4> <Delay = 1.12>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i15, void, i15 %add_ln85, void %.split8" [CONV_LAYER/conv.cpp:85]   --->   Operation 24 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.91ns)   --->   "%icmp_ln85 = icmp_eq  i15 %indvar_flatten95, i15" [CONV_LAYER/conv.cpp:85]   --->   Operation 26 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln85 = add i15 %indvar_flatten95, i15" [CONV_LAYER/conv.cpp:85]   --->   Operation 27 'add' 'add_ln85' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split8, void %_Z10conv_paperI9ap_ufixedILi10ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S0_ILi20ELi4ELS1_5ELS2_3ELi0EEEvPT_PT0_PT1_.exit" [CONV_LAYER/conv.cpp:85]   --->   Operation 28 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_1_LOOP_4_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_4_LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_98_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [CONV_LAYER/conv.cpp:98]   --->   Operation 40 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%output_read = read i20 @_ssdm_op_Read.ap_auto.i20P, i20 %output_r"   --->   Operation 41 'read' 'output_read' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %output_read, i2"   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.12ns)   --->   "%add_ln1192 = add i22 %zext_ln85, i22 %shl_ln"   --->   Operation 43 'add' 'add_ln1192' <Predicate = (!icmp_ln85)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i20 @_ssdm_op_PartSelect.i20.i22.i32.i32, i22 %add_ln1192, i32, i32"   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln708 = write void @_ssdm_op_Write.ap_auto.i20P, i20 %output_r, i20 %trunc_ln, i20 %output_read"   --->   Operation 45 'write' 'write_ln708' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi4ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [CONV_LAYER/conv.cpp:120]   --->   Operation 47 'ret' 'ret_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_read       (read             ) [ 0000000]
zext_ln1118       (zext             ) [ 0011100]
input_read        (read             ) [ 0000000]
zext_ln1116       (zext             ) [ 0011100]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
mul_ln1118        (mul              ) [ 0000000]
zext_ln85         (zext             ) [ 0000010]
br_ln85           (br               ) [ 0000110]
indvar_flatten95  (phi              ) [ 0000010]
specpipeline_ln0  (specpipeline     ) [ 0000000]
icmp_ln85         (icmp             ) [ 0000010]
add_ln85          (add              ) [ 0000110]
br_ln85           (br               ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
empty             (speclooptripcount) [ 0000000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
specloopname_ln98 (specloopname     ) [ 0000000]
output_read       (read             ) [ 0000000]
shl_ln            (bitconcatenate   ) [ 0000000]
add_ln1192        (add              ) [ 0000000]
trunc_ln          (partselect       ) [ 0000000]
write_ln708       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000110]
ret_ln120         (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_1_LOOP_4_LOOP_3_VITIS_LOOP_98_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_4_LOOP_3_VITIS_LOOP_98_2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_3_VITIS_LOOP_98_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i20.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i20P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="kernel_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="20" slack="0"/>
<pin id="82" dir="0" index="1" bw="20" slack="0"/>
<pin id="83" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln708_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="20" slack="0"/>
<pin id="89" dir="0" index="2" bw="20" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln708/5 "/>
</bind>
</comp>

<comp id="93" class="1005" name="indvar_flatten95_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="1"/>
<pin id="95" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten95 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="indvar_flatten95_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="15" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten95/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln1118_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln1116_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln85_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="20" slack="0"/>
<pin id="114" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln85_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="0"/>
<pin id="117" dir="0" index="1" bw="15" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln85_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="15" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="shl_ln_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="22" slack="0"/>
<pin id="129" dir="0" index="1" bw="20" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln1192_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="20" slack="1"/>
<pin id="137" dir="0" index="1" bw="22" slack="0"/>
<pin id="138" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="20" slack="0"/>
<pin id="142" dir="0" index="1" bw="22" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="151" class="1007" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="zext_ln1118_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="20" slack="1"/>
<pin id="160" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="163" class="1005" name="zext_ln1116_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="20" slack="1"/>
<pin id="165" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="168" class="1005" name="zext_ln85_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="22" slack="1"/>
<pin id="170" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="176" class="1005" name="add_ln85_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="0"/>
<pin id="178" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="68" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="97" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="97" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="80" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="135" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="64" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="150"><net_src comp="140" pin="4"/><net_sink comp="86" pin=2"/></net>

<net id="155"><net_src comp="108" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="104" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="161"><net_src comp="104" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="166"><net_src comp="108" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="171"><net_src comp="112" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="179"><net_src comp="121" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: packed_conv_paper : input_r | {1 }
	Port: packed_conv_paper : kernel | {1 }
	Port: packed_conv_paper : output_r | {5 }
  - Chain level:
	State 1
		mul_ln1118 : 1
	State 2
	State 3
	State 4
		zext_ln85 : 1
	State 5
		icmp_ln85 : 1
		add_ln85 : 1
		br_ln85 : 2
		add_ln1192 : 1
		trunc_ln : 2
		write_ln708 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln85_fu_121     |    0    |    0    |    22   |
|          |    add_ln1192_fu_135    |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln85_fu_115    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_151       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  kernel_read_read_fu_68 |    0    |    0    |    0    |
|   read   |  input_read_read_fu_74  |    0    |    0    |    0    |
|          |  output_read_read_fu_80 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln708_write_fu_86 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln1118_fu_104   |    0    |    0    |    0    |
|   zext   |    zext_ln1116_fu_108   |    0    |    0    |    0    |
|          |     zext_ln85_fu_112    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_127      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_140     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln85_reg_176   |   15   |
|indvar_flatten95_reg_93|   15   |
|  zext_ln1116_reg_163  |   20   |
|  zext_ln1118_reg_158  |   20   |
|   zext_ln85_reg_168   |   22   |
+-----------------------+--------+
|         Total         |   92   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_151 |  p0  |   2  |  10  |   20   ||    9    |
| grp_fu_151 |  p1  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   40   ||  1.472  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   64   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   92   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   92   |   82   |
+-----------+--------+--------+--------+--------+
