EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:AlteraFPGA
LIBS:symbols
LIBS:Switch
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title "SAKE FPGA SoC Board"
Date "2018-05-30"
Rev "mark3"
Comp "DIYStore India"
Comment1 "r0h17@diystore.in"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3700 1750 1050 150 
U 5B0E6195
F0 "Power Circuitry" 60
F1 "mark3_power.sch" 60
$EndSheet
$Sheet
S 3700 2150 1050 150 
U 5B0E662C
F0 "FPGA IO Circuitry" 60
F1 "mark3_fpga_io.sch" 60
$EndSheet
$Sheet
S 3700 2550 1050 150 
U 5B0E6956
F0 "FPGA Configuration Circuitry" 60
F1 "mark3_fpga_config.sch" 60
$EndSheet
Text Notes 750  1150 0    394  ~ 79
SAKE FPGA SoC Board\n
Wire Notes Line
	700  1400 7450 1400
Connection ~ 9150 7450
$EndSCHEMATC
