<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>How to Use the Tristate Interface (TSALL) Global Signal</title><link rel="Prev" href="how_to_use_the_power_up_set_reset_(pur)_global_signal.htm" title="Previous" /><link rel="Next" href="how_to_use_the_internal_oscillator_(oscc).htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/how_to.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN6VmZ9UEDws7uSMQP3fE3kg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Hardware%20How-To/how_to_use_the_tristate_interface_(tsall)_global_signal.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hardware_how_to.htm#1181549">	Hardware How-To</a> &gt; How to Use the Tristate Interface (TSALL) Global Signal</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1181549" class="Heading1"><span></span>How to Use the Tristate Interface (TSALL) Global Signal</h2><p id="ww1181550" class="BodyAfterHead"><span></span>This topic provides guidelines and specific instructions for interfacing to the Global Tristate Interface (TSALL) signal of a Lattice FPGA device for use with the Lattice MachXO and LatticeSC/M FPGA devices. Details regarding the architecture of global signals are described in the data sheet for each device family. For more information on the TSALL library element, see <a href="../../Reference%20Guides/FPGA%20Libraries/tsall.htm#ww1369357" title="TSALL">TSALL</a>. For more information on using Lattice library elements in HDL, see <span class="Hyperlink"><a href="../../User%20Guides/Implementing%20the%20Design/lattice_synthesis_header_libraries.htm#ww1075066" title="Lattice Synthesis Header Libraries">Lattice Synthesis Header Libraries</a></span> topic. </p><p id="ww1181551" class="Body"><span></span>Major items discussed in this topic are as follows:</p><div id="ww1181553" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_tristate_interface_(tsall)_global_signal.htm#ww1181559" title="How to Use the Tristate Interface (TSALL) Global Signal">Using the TSALL Library Element</a></span> </div><div id="ww1181555" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_tristate_interface_(tsall)_global_signal.htm#ww1197323" title="How to Use the Tristate Interface (TSALL) Global Signal">TSALL Verilog HDL Example</a></span></div><div id="ww1181557" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_tristate_interface_(tsall)_global_signal.htm#ww1197326" title="How to Use the Tristate Interface (TSALL) Global Signal">TSALL VHDL Example</a></span></div><h5 id="ww1181559" class="HeadingRunIn"><span></span>Using the TSALL Library Element</h5><p id="ww1181560" class="BodyAfterHead"><span></span>By default the tristate enable of PIO blocks will be assigned to local output enable signals of the design. To explicitly connect a design signal to the global tristate network of the device then it is necessary to instantiate the TSALL library element in your design. TSALL is considered active LOW to enable output.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1204111" class="NoteTitle">Important</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1204113" class="CellBody"><span></span>You must instantiate the TSALL with the instance name TSALL_INST. The port name for the MachXO TSALL library element is TSALL. The port name for the LatticeSC/M TSALL library element is TSALLN.</div></td></tr></table></div><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1204133" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1204135" class="CellBody"><span></span>Verilog simulations will produce errors if there are library elements in your design that require the instantiation of GSR, PUR, or TSALL elements and they are not present.</div></td></tr></table></div><p id="ww1181563" class="Body"><span></span>The examples below show proper syntax for instantiating the MachXO and LatticeSC/M TSALL element in Verilog HDL or VHDL, respectively. &nbsp;</p><h5 id="ww1197323" class="HeadingRunIn"><span></span>TSALL Verilog HDL Example (MachXO)</h5><pre id="ww1197324" class="Code">TSALL &nbsp;&nbsp;TSALL_INST (.TSALL ());</pre><h5 id="ww1197326" class="HeadingRunIn"><span></span>TSALL VHDL Example (MachXO)</h5><pre id="ww1197327" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;component TSALL</pre><pre id="ww1197328" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port( TSALL: in STD_ULOGIC );</pre><pre id="ww1197329" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;end component;</pre><pre id="ww1197330" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;-- Attributes for Synplify</pre><pre id="ww1197331" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_black_box: boolean ;</pre><pre id="ww1197332" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_black_box of TSALL: component is true;</pre><pre id="ww1197333" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_noprune: boolean ;</pre><pre id="ww1197334" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_noprune of TSALL: component is true;</pre><pre id="ww1197335" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;-- Attributes for Precision RTL</pre><pre id="ww1197336" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute BLACK_BOX : boolean;</pre><pre id="ww1197337" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute BLACK_BOX of TSALL: component is true;</pre><pre id="ww1197338" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute DONT_TOUCH : boolean;</pre><pre id="ww1197339" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute DONT_TOUCH of TSALL_INST: label is true;</pre><pre id="ww1197340" class="Code">begin</pre><p id="ww1197320" class="Body" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">&nbsp;&nbsp;&nbsp;&nbsp;TSALL_INST: TSALL port map (TSALL=&gt;&lt;global tristate sig&gt;);</span></p><h5 id="ww1197207" class="HeadingRunIn"><span></span>TSALL Verilog HDL Example (LatticeSC/M)</h5><pre id="ww1197208" class="Code">TSALL &nbsp;&nbsp;TSALL_INST (.TSALLN ());</pre><h5 id="ww1197210" class="HeadingRunIn"><span></span>TSALL VHDL Example (LatticeSC/M)</h5><pre id="ww1197211" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;component TSALL</pre><pre id="ww1197212" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port( TSALLN: in STD_ULOGIC );</pre><pre id="ww1197213" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;end component;</pre><pre id="ww1197214" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;-- Attributes for Synplify</pre><pre id="ww1197215" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_black_box: boolean ;</pre><pre id="ww1197216" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_black_box of TSALL: component is true;</pre><pre id="ww1197217" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_noprune: boolean ;</pre><pre id="ww1197218" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute syn_noprune of TSALL: component is true;</pre><pre id="ww1197219" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;-- Attributes for Precision RTL</pre><pre id="ww1197220" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute BLACK_BOX : boolean;</pre><pre id="ww1197221" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute BLACK_BOX of TSALL: component is true;</pre><pre id="ww1197222" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute DONT_TOUCH : boolean;</pre><pre id="ww1197223" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;attribute DONT_TOUCH of TSALL_INST: label is true;</pre><pre id="ww1197224" class="Code">begin</pre><pre id="ww1197225" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;TSALL_INST: TSALL port map (TSALLN=&gt;&lt;global tristate sig&gt;);</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1197260" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1197262" class="CellBody"><span></span>Lattice Applications recommends using “don't touch” synthesis directives, like syn_noprune and DONT_TOUCH, with library elements that you instantiate in VHDL designs. For more information on Lattice library elements, see <a href="../../Reference%20Guides/FPGA%20Libraries/about_library.htm#ww1434710" title="FPGA Libraries Reference Guide">FPGA Libraries Reference Guide</a>. </div></td></tr></table></div><h5 id="ww1181586" class="HeadingRunIn"><span></span>References</h5><p id="ww1181587" class="BodyAfterHead"><span></span>For more information refer to the following documentation. </p><div id="ww1181588" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>TSALL library element description in <a href="../../Reference%20Guides/FPGA%20Libraries/tsall.htm#ww1369357" title="TSALL">TSALL</a> </div><h5 id="ww1216199" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1216204" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Hardware%20How-To/hardware_how_to.htm#ww1217682" title="Hardware How-To">Hardware How-To</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>