;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SPL 105, 201
	ADD 270, 60
	SUB @0, @2
	JMP -1, @-20
	SUB @0, @2
	SLT 2, @5
	SLT 2, @5
	SLT 2, @5
	JMP -7, @-20
	DJN -1, @-20
	ADD 270, 60
	JMP 72, 1
	JMP 72, 1
	ADD 270, 60
	ADD 210, 30
	ADD 210, 30
	SLT 5, -9
	JMP 72, 1
	JMN @12, #200
	SLT 2, @5
	SLT 2, @5
	SUB 12, @10
	SUB -1, <-20
	SLT 2, @5
	SLT 2, @5
	MOV -7, <-20
	CMP @1, 2
	CMP @1, 2
	JMP 72, 1
	JMP 72, 1
	SLT 2, @5
	MOV -7, <-20
	MOV -7, <-20
	SLT 261, 60
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV 720, 10
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <40
	SUB 1, 0
	SUB 1, 0
	SPL 105, 201
