


ARM Macro Assembler    Page 1 


    1 00000000         ;
    2 00000000         ; Copyright (c) 2013-2019 Huawei Technologies Co., Ltd. 
                       All rights reserved.
    3 00000000         ; Copyright (c) 2020-2021 Huawei Device Co., Ltd. All ri
                       ghts reserved.
    4 00000000         ;
    5 00000000         ; Redistribution and use in source and binary forms, wit
                       h or without modification,
    6 00000000         ; are permitted provided that the following conditions a
                       re met:
    7 00000000         ;
    8 00000000         ; 1. Redistributions of source code must retain the abov
                       e copyright notice, this list of
    9 00000000         ;    conditions and the following disclaimer.
   10 00000000         ;
   11 00000000         ; 2. Redistributions in binary form must reproduce the a
                       bove copyright notice, this list
   12 00000000         ;    of conditions and the following disclaimer in the d
                       ocumentation and/or other materials
   13 00000000         ;    provided with the distribution.
   14 00000000         ;
   15 00000000         ; 3. Neither the name of the copyright holder nor the na
                       mes of its contributors may be used
   16 00000000         ;    to endorse or promote products derived from this so
                       ftware without specific prior written
   17 00000000         ;    permission.
   18 00000000         ;
   19 00000000         ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
                        CONTRIBUTORS
   20 00000000         ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDI
                       NG, BUT NOT LIMITED TO,
   21 00000000         ; THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS 
                       FOR A PARTICULAR
   22 00000000         ; PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGH
                       T HOLDER OR
   23 00000000         ; CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCID
                       ENTAL, SPECIAL,
   24 00000000         ; EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NO
                       T LIMITED TO,
   25 00000000         ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF U
                       SE, DATA, OR PROFITS;
   26 00000000         ; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY TH
                       EORY OF LIABILITY,
   27 00000000         ; WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUD
                       ING NEGLIGENCE OR
   28 00000000         ; OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS S
                       OFTWARE, EVEN IF
   29 00000000         ; ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   30 00000000         ;
   31 00000000         
   32 00000000                 PRESERVE8
   33 00000000         ;    SECTION    .text:CODE(2)      ;将该段注释（在最前面
                       加;）
   34 00000000                 AREA             |.text|, CODE, READONLY 
                                                            ;换成这个
   35 00000000                 THUMB
   36 00000000         
   37 00000000                 EXPORT           HalExcNMI
   38 00000000                 EXPORT           HalExcHardFault



ARM Macro Assembler    Page 2 


   39 00000000                 EXPORT           HalExcMemFault
   40 00000000                 EXPORT           HalExcBusFault
   41 00000000                 EXPORT           HalExcUsageFault
   42 00000000                 EXPORT           HalExcSvcCall
   43 00000000         
   44 00000000                 IMPORT           HalExcHandleEntry
   45 00000000                 IMPORT           g_uwExcTbl
   46 00000000                 IMPORT           g_taskScheduled
   47 00000000         
   48 00000000 00000002 
                       OS_FLG_BGD_ACTIVE
                               EQU              0x0002
   49 00000000         
   50 00000000 00000010 
                       OS_EXC_CAUSE_NMI
                               EQU              16
   51 00000000 00000011 
                       OS_EXC_CAUSE_HARDFAULT
                               EQU              17
   52 00000000         
   53 00000000 00000014 
                       HF_DEBUGEVT
                               EQU              20
   54 00000000 00000015 
                       HF_VECTBL
                               EQU              21
   55 00000000         
   56 00000000 00010000 
                       FLAG_ADDR_VALID
                               EQU              0x10000
   57 00000000 00020000 
                       FLAG_HWI_ACTIVE
                               EQU              0x20000
   58 00000000 10000000 
                       FLAG_NO_FLOAT
                               EQU              0x10000000
   59 00000000         
   60 00000000 E000ED28 
                       OS_NVIC_FSR
                               EQU              0xE000ED28  ;include BusFault/M
                                                            emFault/UsageFault 
                                                            State Register
   61 00000000 E000ED2C 
                       OS_NVIC_HFSR
                               EQU              0xE000ED2C  ;HardFault State Re
                                                            gister
   62 00000000 E000ED38 
                       OS_NVIC_BFAR
                               EQU              0xE000ED38
   63 00000000 E000ED34 
                       OS_NVIC_MMAR
                               EQU              0xE000ED34
   64 00000000 E000E300 
                       OS_NVIC_ACT_BASE
                               EQU              0xE000E300
   65 00000000 E000ED24 
                       OS_NVIC_SHCSRS
                               EQU              0xE000ED24
   66 00000000 00000C00 



ARM Macro Assembler    Page 3 


                       OS_NVIC_SHCSR_MASK
                               EQU              0xC00
   67 00000000         
   68 00000000         HalExcNMI
   69 00000000 F04F 0010       MOV              R0, #OS_EXC_CAUSE_NMI
   70 00000004 F04F 0100       MOV              R1, #0
   71 00000008 E06F            B                osExcDispatch
   72 0000000A         
   73 0000000A         HalExcHardFault
   74 0000000A F04F 0011       MOV              R0, #OS_EXC_CAUSE_HARDFAULT
   75 0000000E 4A6B            LDR              R2, =OS_NVIC_HFSR
   76 00000010 6812            LDR              R2, [R2]
   77 00000012         
   78 00000012 F04F 0114       MOV              R1, #HF_DEBUGEVT
   79 00000016 EA40 2001       ORR              R0, R0, R1, LSL #0x8
   80 0000001A F012 4F00       TST              R2, #0x80000000
   81 0000001E D164            BNE              osExcDispatch ; DEBUGEVT
   82 00000020         
   83 00000020 F000 00FF       AND              R0, R0 , #0x000000FF
   84 00000024 F04F 0115       MOV              R1, #HF_VECTBL
   85 00000028 EA40 2001       ORR              R0, R0, R1, LSL #0x8
   86 0000002C F012 0F02       TST              R2, #0x00000002
   87 00000030 D15B            BNE              osExcDispatch ; VECTBL
   88 00000032         
   89 00000032         ;if not DEBUGEVT and VECTBL then is FORCED
   90 00000032 F000 00FF       AND              R0, R0, #0x000000FF
   91 00000036         
   92 00000036 4A62            LDR              R2, =OS_NVIC_FSR
   93 00000038 6812            LDR              R2, [R2]
   94 0000003A         
   95 0000003A F412 4F00       TST              R2, #0x8000 ; BFARVALID
   96 0000003E D105            BNE              _HFBusFault ; BusFault
   97 00000040         
   98 00000040 F012 0F80       TST              R2, #0x80   ; MMARVALID
   99 00000044 D107            BNE              _HFMemFault ; MemFault
  100 00000046         
  101 00000046 F04F 0C00       MOV              R12,#0
  102 0000004A E008            B                osHFExcCommonBMU
  103 0000004C         
  104 0000004C         _HFBusFault
  105 0000004C 495D            LDR              R1, =OS_NVIC_BFAR
  106 0000004E 6809            LDR              R1, [R1]
  107 00000050 F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  108 00000054 E003            B                osHFExcCommonBMU
  109 00000056         
  110 00000056         _HFMemFault
  111 00000056 495C            LDR              R1, =OS_NVIC_MMAR
  112 00000058 6809            LDR              R1, [R1]
  113 0000005A F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  114 0000005E         
  115 0000005E         osHFExcCommonBMU
  116 0000005E FAB2 F282       CLZ              R2, R2
  117 00000062 4B5A            LDR              R3, =g_uwExcTbl
  118 00000064 4413            ADD              R3, R3, R2
  119 00000066 781A            LDRB             R2, [R3]
  120 00000068 EA40 2002       ORR              R0, R0, R2, LSL #0x8
  121 0000006C EA40 000C       ORR              R0, R0 ,R12
  122 00000070 E03B            B                osExcDispatch
  123 00000072         



ARM Macro Assembler    Page 4 


  124 00000072         HalExcSvcCall
  125 00000072 F01E 0F04       TST              LR, #0x4
  126 00000076 BF0C            ITE              EQ
  127 00000078 F3EF 8008       MRSEQ            R0, MSP
  128 0000007C F3EF 8009       MRSNE            R0, PSP
  129 00000080 6981            LDR              R1, [R0,#24]
  130 00000082 F811 0C02       LDRB             R0, [R1,#-2]
  131 00000086 F04F 0100       MOV              R1, #0
  132 0000008A E02E            B                osExcDispatch
  133 0000008C         
  134 0000008C         HalExcBusFault
  135 0000008C 484C            LDR              R0, =OS_NVIC_FSR
  136 0000008E 6800            LDR              R0, [R0]
  137 00000090         
  138 00000090 F410 4F00       TST              R0, #0x8000 ; BFARVALID
  139 00000094 D006            BEQ              _ExcBusNoADDR
  140 00000096 494B            LDR              R1, =OS_NVIC_BFAR
  141 00000098 6809            LDR              R1, [R1]
  142 0000009A F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  143 0000009E F400 50F8       AND              R0, R0, #0x1F00
  144 000000A2         
  145 000000A2 E01B            B                osExcCommonBMU
  146 000000A4         
  147 000000A4         _ExcBusNoADDR
  148 000000A4 F04F 0C00       MOV              R12,#0
  149 000000A8 E018            B                osExcCommonBMU
  150 000000AA         
  151 000000AA         HalExcMemFault
  152 000000AA 4845            LDR              R0, =OS_NVIC_FSR
  153 000000AC 6800            LDR              R0, [R0]
  154 000000AE         
  155 000000AE F010 0F80       TST              R0, #0x80   ; MMARVALID
  156 000000B2 D006            BEQ              _ExcMemNoADDR
  157 000000B4 4944            LDR              R1, =OS_NVIC_MMAR
  158 000000B6 6809            LDR              R1, [R1]
  159 000000B8 F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  160 000000BC F000 001B       AND              R0, R0, #0x1B
  161 000000C0         
  162 000000C0 E00C            B                osExcCommonBMU
  163 000000C2         
  164 000000C2         _ExcMemNoADDR
  165 000000C2 F04F 0C00       MOV              R12,#0
  166 000000C6 E009            B                osExcCommonBMU
  167 000000C8         
  168 000000C8         HalExcUsageFault
  169 000000C8 483D            LDR              R0, =OS_NVIC_FSR
  170 000000CA 6800            LDR              R0, [R0]
  171 000000CC         
  172 000000CC F240 310F       MOV              R1, #0x030F
  173 000000D0 EA4F 4101       LSL              R1, R1, #16
  174 000000D4 EA00 0001       AND              R0, R0, R1
  175 000000D8 F04F 0C00       MOV              R12, #0
  176 000000DC         
  177 000000DC         osExcCommonBMU
  178 000000DC FAB0 F080       CLZ              R0, R0
  179 000000E0 4B3A            LDR              R3, =g_uwExcTbl
  180 000000E2 4403            ADD              R3, R3, R0
  181 000000E4 7818            LDRB             R0, [R3]
  182 000000E6 EA40 000C       ORR              R0, R0, R12



ARM Macro Assembler    Page 5 


  183 000000EA         
  184 000000EA         ; R0 -- EXCCAUSE(bit 16 is 1 if EXCADDR valid),  R1 -- E
                       XCADDR
  185 000000EA         osExcDispatch
  186 000000EA 4A39            LDR              R2, =OS_NVIC_ACT_BASE
  187 000000EC F04F 0C08       MOV              R12, #8     ; R12 is hwi check 
                                                            loop counter
  188 000000F0         
  189 000000F0         _hwiActiveCheck
  190 000000F0 6813            LDR              R3, [R2]    ; R3 store active h
                                                            wi register when ex
                                                            c
  191 000000F2 2B00            CMP              R3, #0
  192 000000F4 D01E            BEQ              _hwiActiveCheckNext
  193 000000F6         
  194 000000F6         ; exc occured in IRQ
  195 000000F6 F440 3000       ORR              R0, R0, #FLAG_HWI_ACTIVE
  196 000000FA FA93 F2A3       RBIT             R2, R3
  197 000000FE FAB2 F282       CLZ              R2, R2
  198 00000102 F00C 0C01       AND              R12, R12, #1
  199 00000106 EB02 124C       ADD              R2, R2, R12, LSL #5 ; calculate
                                                             R2 (hwi number) as
                                                             uwPid
  200 0000010A         
  201 0000010A         _ExcInMSP
  202 0000010A F11E 0F13       CMP              LR, #0xFFFFFFED
  203 0000010E D108            BNE              _NoFloatInMsp
  204 00000110 AB1A            ADD              R3, R13, #104
  205 00000112 B408            PUSH             {R3}
  206 00000114 F3EF 8C10       MRS              R12, PRIMASK ; store message-->
                                                            exc: disable int?
  207 00000118 E92D 1FF0       PUSH             {R4-R12}    ; store message-->e
                                                            xc: {R4-R12}
  208 0000011C ED2D 8B10       VPUSH            {D8-D15}
  209 00000120 E046            B                _handleEntry
  210 00000122         
  211 00000122         _NoFloatInMsp
  212 00000122 AB08            ADD              R3, R13, #32
  213 00000124 B408            PUSH             {R3}        ; save IRQ SP      
                                                                  ; store messa
                                                            ge-->exc: MSP(R13)
  214 00000126         
  215 00000126 F3EF 8C10       MRS              R12, PRIMASK ; store message-->
                                                            exc: disable int?
  216 0000012A E92D 1FF0       PUSH             {R4-R12}    ; store message-->e
                                                            xc: {R4-R12}
  217 0000012E F040 5080       ORR              R0, R0, #FLAG_NO_FLOAT
  218 00000132 E03D            B                _handleEntry
  219 00000134         
  220 00000134         _hwiActiveCheckNext
  221 00000134 F102 0204       ADD              R2, R2, #4  ; next NVIC ACT ADD
                                                            R
  222 00000138 F1BC 0C01       SUBS             R12, R12, #1
  223 0000013C D1D8            BNE              _hwiActiveCheck
  224 0000013E         
  225 0000013E         ;/*NMI interrupt excption*/
  226 0000013E 4A25            LDR              R2, =OS_NVIC_SHCSRS
  227 00000140 8812            LDRH             R2,[R2]
  228 00000142 F44F 6340       LDR              R3,=OS_NVIC_SHCSR_MASK



ARM Macro Assembler    Page 6 


  229 00000146 EA02 0203       AND              R2, R2,R3
  230 0000014A 2A00            CMP              R2,#0
  231 0000014C D1DD            BNE              _ExcInMSP
  232 0000014E         ; exc occured in Task or Init or exc
  233 0000014E         ; reserved for register info from task stack
  234 0000014E         
  235 0000014E 4A22            LDR              R2, =g_taskScheduled
  236 00000150 6812            LDR              R2, [R2]
  237 00000152 F012 0F01       TST              R2, #1      ; OS_FLG_BGD_ACTIVE
                                                            
  238 00000156 D0D8            BEQ              _ExcInMSP   ; if exc occured in
                                                             Init then branch
  239 00000158         
  240 00000158         
  241 00000158 F11E 0F13       CMP              LR, #0xFFFFFFED ;auto push floa
                                                            ting registers
  242 0000015C D116            BNE              _NoFloatInPsp
  243 0000015E         
  244 0000015E         ; exc occured in Task
  245 0000015E 466A            MOV              R2,  R13
  246 00000160 B098            SUB              R13, #96    ; add 8 Bytes reg(f
                                                            or STMFD)
  247 00000162         
  248 00000162 F3EF 8309       MRS              R3,  PSP
  249 00000166 F103 0C68       ADD              R12, R3, #104
  250 0000016A F84D CD04       PUSH             {R12}       ; save task SP
  251 0000016E         
  252 0000016E F3EF 8C10       MRS              R12, PRIMASK
  253 00000172 E92D 1FF0       PUSH             {R4-R12}
  254 00000176 ED2D 8B10       VPUSH            {D8-D15}
  255 0000017A         
  256 0000017A         ; copy auto saved task register
  257 0000017A         
  258 0000017A E8B3 0FF0       LDMFD            R3!, {R4-R11} ; R4-R11 store PS
                                                            P reg(auto push whe
                                                            n exc in task)
  259 0000017E ECB3 8B10       VLDMIA           R3!, {D8-D15}
  260 00000182 ED22 8B10       VSTMDB           R2!, {D8-D15}
  261 00000186 E922 0FF0       STMFD            R2!, {R4-R11}
  262 0000018A E011            B                _handleEntry
  263 0000018C         
  264 0000018C         _NoFloatInPsp
  265 0000018C 466A            MOV              R2,  R13    ;no auto push float
                                                            ing registers
  266 0000018E B088            SUB              R13, #32    ; add 8 Bytes reg(f
                                                            or STMFD)
  267 00000190         
  268 00000190 F3EF 8309       MRS              R3,  PSP
  269 00000194 F103 0C20       ADD              R12, R3, #32
  270 00000198 F84D CD04       PUSH             {R12}       ; save task SP
  271 0000019C         
  272 0000019C F3EF 8C10       MRS              R12, PRIMASK
  273 000001A0 E92D 1FF0       PUSH             {R4-R12}
  274 000001A4         
  275 000001A4 E893 0FF0       LDMFD            R3, {R4-R11} ; R4-R11 store PSP
                                                             reg(auto push when
                                                             exc in task)
  276 000001A8 E922 0FF0       STMFD            R2!, {R4-R11}
  277 000001AC F040 5080       ORR              R0, R0, #FLAG_NO_FLOAT



ARM Macro Assembler    Page 7 


  278 000001B0         
  279 000001B0         _handleEntry
  280 000001B0 466B            MOV              R3, R13     ; R13:the 4th param
                                                            
  281 000001B2 B672            CPSID            I
  282 000001B4 B671            CPSID            F
  283 000001B6 F7FF BFFE       B                HalExcHandleEntry
  284 000001BA         
  285 000001BA BF00            NOP
  286 000001BC                 END
              E000ED2C 
              E000ED28 
              E000ED38 
              E000ED34 
              00000000 
              E000E300 
              E000ED24 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=oh_liteos_demo\los_exc.d -ooh_liteos_demo\los_exc.o -I.\RTE\
_OH_LiteOS_Demo -IE:\mdkkkk\ARM\CMSIS\5.8.0\CMSIS\Core\Include -IE:\mdkkkk\Keil
\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include --predefine="__
MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 536" --predefine="_RTE_ SE
TA 1" --predefine="STM32F407xx SETA 1" --predefine="_RTE_ SETA 1" --list=los_ex
c.lst ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 34 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      None
Comment: .text unused
HalExcBusFault 0000008C

Symbol: HalExcBusFault
   Definitions
      At line 134 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 40 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HalExcBusFault used once
HalExcHardFault 0000000A

Symbol: HalExcHardFault
   Definitions
      At line 73 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 38 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HalExcHardFault used once
HalExcMemFault 000000AA

Symbol: HalExcMemFault
   Definitions
      At line 151 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 39 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HalExcMemFault used once
HalExcNMI 00000000

Symbol: HalExcNMI
   Definitions
      At line 68 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 37 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HalExcNMI used once
HalExcSvcCall 00000072

Symbol: HalExcSvcCall
   Definitions
      At line 124 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 42 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HalExcSvcCall used once
HalExcUsageFault 000000C8

Symbol: HalExcUsageFault
   Definitions
      At line 168 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 41 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HalExcUsageFault used once
_ExcBusNoADDR 000000A4

Symbol: _ExcBusNoADDR



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 147 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 139 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _ExcBusNoADDR used once
_ExcInMSP 0000010A

Symbol: _ExcInMSP
   Definitions
      At line 201 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 231 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 238 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

_ExcMemNoADDR 000000C2

Symbol: _ExcMemNoADDR
   Definitions
      At line 164 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 156 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _ExcMemNoADDR used once
_HFBusFault 0000004C

Symbol: _HFBusFault
   Definitions
      At line 104 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 96 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _HFBusFault used once
_HFMemFault 00000056

Symbol: _HFMemFault
   Definitions
      At line 110 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 99 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _HFMemFault used once
_NoFloatInMsp 00000122

Symbol: _NoFloatInMsp
   Definitions
      At line 211 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 203 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _NoFloatInMsp used once
_NoFloatInPsp 0000018C

Symbol: _NoFloatInPsp
   Definitions
      At line 264 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 242 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _NoFloatInPsp used once
_handleEntry 000001B0

Symbol: _handleEntry
   Definitions
      At line 279 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

   Uses
      At line 209 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 218 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 262 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

_hwiActiveCheck 000000F0

Symbol: _hwiActiveCheck
   Definitions
      At line 189 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 223 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _hwiActiveCheck used once
_hwiActiveCheckNext 00000134

Symbol: _hwiActiveCheckNext
   Definitions
      At line 220 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 192 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: _hwiActiveCheckNext used once
osExcCommonBMU 000000DC

Symbol: osExcCommonBMU
   Definitions
      At line 177 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 145 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 149 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 162 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 166 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

osExcDispatch 000000EA

Symbol: osExcDispatch
   Definitions
      At line 185 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 71 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 81 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 87 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 122 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 132 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

osHFExcCommonBMU 0000005E

Symbol: osHFExcCommonBMU
   Definitions
      At line 115 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 102 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 108 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

20 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

FLAG_ADDR_VALID 00010000

Symbol: FLAG_ADDR_VALID
   Definitions
      At line 56 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 107 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 113 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 142 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 159 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

FLAG_HWI_ACTIVE 00020000

Symbol: FLAG_HWI_ACTIVE
   Definitions
      At line 57 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 195 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: FLAG_HWI_ACTIVE used once
FLAG_NO_FLOAT 10000000

Symbol: FLAG_NO_FLOAT
   Definitions
      At line 58 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 217 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 277 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

HF_DEBUGEVT 00000014

Symbol: HF_DEBUGEVT
   Definitions
      At line 53 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 78 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HF_DEBUGEVT used once
HF_VECTBL 00000015

Symbol: HF_VECTBL
   Definitions
      At line 54 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 84 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HF_VECTBL used once
OS_EXC_CAUSE_HARDFAULT 00000011

Symbol: OS_EXC_CAUSE_HARDFAULT
   Definitions
      At line 51 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 74 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: OS_EXC_CAUSE_HARDFAULT used once
OS_EXC_CAUSE_NMI 00000010

Symbol: OS_EXC_CAUSE_NMI
   Definitions
      At line 50 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 69 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Comment: OS_EXC_CAUSE_NMI used once
OS_FLG_BGD_ACTIVE 00000002

Symbol: OS_FLG_BGD_ACTIVE
   Definitions
      At line 48 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      None
Comment: OS_FLG_BGD_ACTIVE unused
OS_NVIC_ACT_BASE E000E300

Symbol: OS_NVIC_ACT_BASE
   Definitions
      At line 64 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 186 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: OS_NVIC_ACT_BASE used once
OS_NVIC_BFAR E000ED38

Symbol: OS_NVIC_BFAR
   Definitions
      At line 62 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 105 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 140 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

OS_NVIC_FSR E000ED28

Symbol: OS_NVIC_FSR
   Definitions
      At line 60 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 92 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 135 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 152 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 169 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

OS_NVIC_HFSR E000ED2C

Symbol: OS_NVIC_HFSR
   Definitions
      At line 61 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 75 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: OS_NVIC_HFSR used once
OS_NVIC_MMAR E000ED34

Symbol: OS_NVIC_MMAR
   Definitions
      At line 63 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 111 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 157 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

OS_NVIC_SHCSRS E000ED24

Symbol: OS_NVIC_SHCSRS
   Definitions
      At line 65 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 226 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: OS_NVIC_SHCSRS used once
OS_NVIC_SHCSR_MASK 00000C00

Symbol: OS_NVIC_SHCSR_MASK
   Definitions
      At line 66 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 228 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: OS_NVIC_SHCSR_MASK used once
15 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

HalExcHandleEntry 00000000

Symbol: HalExcHandleEntry
   Definitions
      At line 44 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 283 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: HalExcHandleEntry used once
g_taskScheduled 00000000

Symbol: g_taskScheduled
   Definitions
      At line 46 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 235 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
Comment: g_taskScheduled used once
g_uwExcTbl 00000000

Symbol: g_uwExcTbl
   Definitions
      At line 45 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
   Uses
      At line 117 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S
      At line 179 in file ..\LiteOS_M\arch\arm\cortex-m4\iar\los_exc.S

3 symbols
375 symbols in table
