<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Hypervisor status register Hypervisor Status Register."><title>riscv_h::register::hstatus - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="riscv_h" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../riscv_h/index.html">riscv_h</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module hstatus</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In riscv_<wbr>h::<wbr>register</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">riscv_h</a>::<wbr><a href="../index.html">register</a></div><h1>Module <span>hstatus</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/riscv_h/register/hypervisorx64/hstatus.rs.html#1-340">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Hypervisor status register
Hypervisor Status Register.</p>
<p>The <code>hstatus</code> register provides status and control information for the hypervisor.
It contains fields that control virtual machine execution, interrupt handling,
and memory management in virtualized environments.</p>
<p>This register is central to RISC-V hypervisor operation and includes fields such as:</p>
<ul>
<li>Virtual machine privilege and execution state</li>
<li>Guest virtual address translation controls</li>
<li>Virtual interrupt management</li>
<li>Hypervisor user mode support</li>
</ul>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Hstatus.html" title="struct riscv_h::register::hstatus::Hstatus">Hstatus</a></dt><dd>Hypervisor Status Register</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.VsxlValues.html" title="enum riscv_h::register::hstatus::VsxlValues">Vsxl<wbr>Values</a></dt><dd>Virtual Supervisor Address Translation and Protection Register values.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.clear_gva.html" title="fn riscv_h::register::hstatus::clear_gva">clear_<wbr>gva</a><sup title="unsafe function">⚠</sup></dt><dd>Guest virtual address enable.</dd><dt><a class="fn" href="fn.clear_hu.html" title="fn riscv_h::register::hstatus::clear_hu">clear_<wbr>hu</a><sup title="unsafe function">⚠</sup></dt><dd>Hypervisor user mode enable.</dd><dt><a class="fn" href="fn.clear_spv.html" title="fn riscv_h::register::hstatus::clear_spv">clear_<wbr>spv</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous virtualization mode enable.</dd><dt><a class="fn" href="fn.clear_spvp.html" title="fn riscv_h::register::hstatus::clear_spvp">clear_<wbr>spvp</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous virtual privilege enable.</dd><dt><a class="fn" href="fn.clear_vsbe.html" title="fn riscv_h::register::hstatus::clear_vsbe">clear_<wbr>vsbe</a><sup title="unsafe function">⚠</sup></dt><dd>VS-mode memory access endianness enable.</dd><dt><a class="fn" href="fn.clear_vtsr.html" title="fn riscv_h::register::hstatus::clear_vtsr">clear_<wbr>vtsr</a><sup title="unsafe function">⚠</sup></dt><dd>TSR for VS-mode enable.</dd><dt><a class="fn" href="fn.clear_vtvm.html" title="fn riscv_h::register::hstatus::clear_vtvm">clear_<wbr>vtvm</a><sup title="unsafe function">⚠</sup></dt><dd>TVM for VS-mode enable.</dd><dt><a class="fn" href="fn.clear_vtw.html" title="fn riscv_h::register::hstatus::clear_vtw">clear_<wbr>vtw</a><sup title="unsafe function">⚠</sup></dt><dd>TW for VS-mode enable.</dd><dt><a class="fn" href="fn.read.html" title="fn riscv_h::register::hstatus::read">read</a></dt><dd>Reads the CSR.</dd><dt><a class="fn" href="fn.set_gva.html" title="fn riscv_h::register::hstatus::set_gva">set_gva</a><sup title="unsafe function">⚠</sup></dt><dd>Guest virtual address enable.</dd><dt><a class="fn" href="fn.set_hu.html" title="fn riscv_h::register::hstatus::set_hu">set_hu</a><sup title="unsafe function">⚠</sup></dt><dd>Hypervisor user mode enable.</dd><dt><a class="fn" href="fn.set_spv.html" title="fn riscv_h::register::hstatus::set_spv">set_spv</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous virtualization mode enable.</dd><dt><a class="fn" href="fn.set_spvp.html" title="fn riscv_h::register::hstatus::set_spvp">set_<wbr>spvp</a><sup title="unsafe function">⚠</sup></dt><dd>Supervisor previous virtual privilege enable.</dd><dt><a class="fn" href="fn.set_vsbe.html" title="fn riscv_h::register::hstatus::set_vsbe">set_<wbr>vsbe</a><sup title="unsafe function">⚠</sup></dt><dd>VS-mode memory access endianness enable.</dd><dt><a class="fn" href="fn.set_vtsr.html" title="fn riscv_h::register::hstatus::set_vtsr">set_<wbr>vtsr</a><sup title="unsafe function">⚠</sup></dt><dd>TSR for VS-mode enable.</dd><dt><a class="fn" href="fn.set_vtvm.html" title="fn riscv_h::register::hstatus::set_vtvm">set_<wbr>vtvm</a><sup title="unsafe function">⚠</sup></dt><dd>TVM for VS-mode enable.</dd><dt><a class="fn" href="fn.set_vtw.html" title="fn riscv_h::register::hstatus::set_vtw">set_vtw</a><sup title="unsafe function">⚠</sup></dt><dd>TW for VS-mode enable.</dd><dt><a class="fn" href="fn.try_read.html" title="fn riscv_h::register::hstatus::try_read">try_<wbr>read</a></dt><dd>Attempts to reads the CSR.</dd></dl></section></div></main></body></html>