
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//passwd_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402260 <.init>:
  402260:	stp	x29, x30, [sp, #-16]!
  402264:	mov	x29, sp
  402268:	bl	402a10 <ferror@plt+0x60>
  40226c:	ldp	x29, x30, [sp], #16
  402270:	ret

Disassembly of section .plt:

0000000000402280 <getpwnam_r@plt-0x20>:
  402280:	stp	x16, x30, [sp, #-16]!
  402284:	adrp	x16, 41f000 <ferror@plt+0x1c650>
  402288:	ldr	x17, [x16, #4088]
  40228c:	add	x16, x16, #0xff8
  402290:	br	x17
  402294:	nop
  402298:	nop
  40229c:	nop

00000000004022a0 <getpwnam_r@plt>:
  4022a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4022a4:	ldr	x17, [x16]
  4022a8:	add	x16, x16, #0x0
  4022ac:	br	x17

00000000004022b0 <l64a@plt>:
  4022b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4022b4:	ldr	x17, [x16, #8]
  4022b8:	add	x16, x16, #0x8
  4022bc:	br	x17

00000000004022c0 <setuid@plt>:
  4022c0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4022c4:	ldr	x17, [x16, #16]
  4022c8:	add	x16, x16, #0x10
  4022cc:	br	x17

00000000004022d0 <strtoul@plt>:
  4022d0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4022d4:	ldr	x17, [x16, #24]
  4022d8:	add	x16, x16, #0x18
  4022dc:	br	x17

00000000004022e0 <strlen@plt>:
  4022e0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4022e4:	ldr	x17, [x16, #32]
  4022e8:	add	x16, x16, #0x20
  4022ec:	br	x17

00000000004022f0 <fputs@plt>:
  4022f0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4022f4:	ldr	x17, [x16, #40]
  4022f8:	add	x16, x16, #0x28
  4022fc:	br	x17

0000000000402300 <syslog@plt>:
  402300:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402304:	ldr	x17, [x16, #48]
  402308:	add	x16, x16, #0x30
  40230c:	br	x17

0000000000402310 <putpwent@plt>:
  402310:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402314:	ldr	x17, [x16, #56]
  402318:	add	x16, x16, #0x38
  40231c:	br	x17

0000000000402320 <exit@plt>:
  402320:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402324:	ldr	x17, [x16, #64]
  402328:	add	x16, x16, #0x40
  40232c:	br	x17

0000000000402330 <perror@plt>:
  402330:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402334:	ldr	x17, [x16, #72]
  402338:	add	x16, x16, #0x48
  40233c:	br	x17

0000000000402340 <ulckpwdf@plt>:
  402340:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402344:	ldr	x17, [x16, #80]
  402348:	add	x16, x16, #0x50
  40234c:	br	x17

0000000000402350 <strtoll@plt>:
  402350:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402354:	ldr	x17, [x16, #88]
  402358:	add	x16, x16, #0x58
  40235c:	br	x17

0000000000402360 <geteuid@plt>:
  402360:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402364:	ldr	x17, [x16, #96]
  402368:	add	x16, x16, #0x60
  40236c:	br	x17

0000000000402370 <getuid@plt>:
  402370:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402374:	ldr	x17, [x16, #104]
  402378:	add	x16, x16, #0x68
  40237c:	br	x17

0000000000402380 <putc@plt>:
  402380:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402384:	ldr	x17, [x16, #112]
  402388:	add	x16, x16, #0x70
  40238c:	br	x17

0000000000402390 <strftime@plt>:
  402390:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402394:	ldr	x17, [x16, #120]
  402398:	add	x16, x16, #0x78
  40239c:	br	x17

00000000004023a0 <closelog@plt>:
  4023a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4023a4:	ldr	x17, [x16, #128]
  4023a8:	add	x16, x16, #0x80
  4023ac:	br	x17

00000000004023b0 <fputc@plt>:
  4023b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4023b4:	ldr	x17, [x16, #136]
  4023b8:	add	x16, x16, #0x88
  4023bc:	br	x17

00000000004023c0 <setrlimit@plt>:
  4023c0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4023c4:	ldr	x17, [x16, #144]
  4023c8:	add	x16, x16, #0x90
  4023cc:	br	x17

00000000004023d0 <qsort@plt>:
  4023d0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4023d4:	ldr	x17, [x16, #152]
  4023d8:	add	x16, x16, #0x98
  4023dc:	br	x17

00000000004023e0 <kill@plt>:
  4023e0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4023e4:	ldr	x17, [x16, #160]
  4023e8:	add	x16, x16, #0xa0
  4023ec:	br	x17

00000000004023f0 <getpwuid_r@plt>:
  4023f0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4023f4:	ldr	x17, [x16, #168]
  4023f8:	add	x16, x16, #0xa8
  4023fc:	br	x17

0000000000402400 <fork@plt>:
  402400:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402404:	ldr	x17, [x16, #176]
  402408:	add	x16, x16, #0xb0
  40240c:	br	x17

0000000000402410 <snprintf@plt>:
  402410:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402414:	ldr	x17, [x16, #184]
  402418:	add	x16, x16, #0xb8
  40241c:	br	x17

0000000000402420 <fileno@plt>:
  402420:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402424:	ldr	x17, [x16, #192]
  402428:	add	x16, x16, #0xc0
  40242c:	br	x17

0000000000402430 <signal@plt>:
  402430:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402434:	ldr	x17, [x16, #200]
  402438:	add	x16, x16, #0xc8
  40243c:	br	x17

0000000000402440 <fclose@plt>:
  402440:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402444:	ldr	x17, [x16, #208]
  402448:	add	x16, x16, #0xd0
  40244c:	br	x17

0000000000402450 <fsync@plt>:
  402450:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402454:	ldr	x17, [x16, #216]
  402458:	add	x16, x16, #0xd8
  40245c:	br	x17

0000000000402460 <getpid@plt>:
  402460:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402464:	ldr	x17, [x16, #224]
  402468:	add	x16, x16, #0xe0
  40246c:	br	x17

0000000000402470 <fopen@plt>:
  402470:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402474:	ldr	x17, [x16, #232]
  402478:	add	x16, x16, #0xe8
  40247c:	br	x17

0000000000402480 <time@plt>:
  402480:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402484:	ldr	x17, [x16, #240]
  402488:	add	x16, x16, #0xf0
  40248c:	br	x17

0000000000402490 <malloc@plt>:
  402490:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402494:	ldr	x17, [x16, #248]
  402498:	add	x16, x16, #0xf8
  40249c:	br	x17

00000000004024a0 <open@plt>:
  4024a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4024a4:	ldr	x17, [x16, #256]
  4024a8:	add	x16, x16, #0x100
  4024ac:	br	x17

00000000004024b0 <strncmp@plt>:
  4024b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4024b4:	ldr	x17, [x16, #264]
  4024b8:	add	x16, x16, #0x108
  4024bc:	br	x17

00000000004024c0 <bindtextdomain@plt>:
  4024c0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4024c4:	ldr	x17, [x16, #272]
  4024c8:	add	x16, x16, #0x110
  4024cc:	br	x17

00000000004024d0 <__libc_start_main@plt>:
  4024d0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4024d4:	ldr	x17, [x16, #280]
  4024d8:	add	x16, x16, #0x118
  4024dc:	br	x17

00000000004024e0 <strcat@plt>:
  4024e0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4024e4:	ldr	x17, [x16, #288]
  4024e8:	add	x16, x16, #0x120
  4024ec:	br	x17

00000000004024f0 <memset@plt>:
  4024f0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4024f4:	ldr	x17, [x16, #296]
  4024f8:	add	x16, x16, #0x128
  4024fc:	br	x17

0000000000402500 <fdopen@plt>:
  402500:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402504:	ldr	x17, [x16, #304]
  402508:	add	x16, x16, #0x130
  40250c:	br	x17

0000000000402510 <gettimeofday@plt>:
  402510:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402514:	ldr	x17, [x16, #312]
  402518:	add	x16, x16, #0x138
  40251c:	br	x17

0000000000402520 <sleep@plt>:
  402520:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402524:	ldr	x17, [x16, #320]
  402528:	add	x16, x16, #0x140
  40252c:	br	x17

0000000000402530 <fchmod@plt>:
  402530:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402534:	ldr	x17, [x16, #328]
  402538:	add	x16, x16, #0x148
  40253c:	br	x17

0000000000402540 <random@plt>:
  402540:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402544:	ldr	x17, [x16, #336]
  402548:	add	x16, x16, #0x150
  40254c:	br	x17

0000000000402550 <getspnam@plt>:
  402550:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402554:	ldr	x17, [x16, #344]
  402558:	add	x16, x16, #0x158
  40255c:	br	x17

0000000000402560 <strcasecmp@plt>:
  402560:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402564:	ldr	x17, [x16, #352]
  402568:	add	x16, x16, #0x160
  40256c:	br	x17

0000000000402570 <gmtime@plt>:
  402570:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402574:	ldr	x17, [x16, #360]
  402578:	add	x16, x16, #0x168
  40257c:	br	x17

0000000000402580 <realloc@plt>:
  402580:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402584:	ldr	x17, [x16, #368]
  402588:	add	x16, x16, #0x170
  40258c:	br	x17

0000000000402590 <putspent@plt>:
  402590:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402594:	ldr	x17, [x16, #376]
  402598:	add	x16, x16, #0x178
  40259c:	br	x17

00000000004025a0 <setpwent@plt>:
  4025a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4025a4:	ldr	x17, [x16, #384]
  4025a8:	add	x16, x16, #0x180
  4025ac:	br	x17

00000000004025b0 <getc@plt>:
  4025b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4025b4:	ldr	x17, [x16, #392]
  4025b8:	add	x16, x16, #0x188
  4025bc:	br	x17

00000000004025c0 <lckpwdf@plt>:
  4025c0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4025c4:	ldr	x17, [x16, #400]
  4025c8:	add	x16, x16, #0x190
  4025cc:	br	x17

00000000004025d0 <strdup@plt>:
  4025d0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4025d4:	ldr	x17, [x16, #408]
  4025d8:	add	x16, x16, #0x198
  4025dc:	br	x17

00000000004025e0 <strerror@plt>:
  4025e0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4025e4:	ldr	x17, [x16, #416]
  4025e8:	add	x16, x16, #0x1a0
  4025ec:	br	x17

00000000004025f0 <close@plt>:
  4025f0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4025f4:	ldr	x17, [x16, #424]
  4025f8:	add	x16, x16, #0x1a8
  4025fc:	br	x17

0000000000402600 <strrchr@plt>:
  402600:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402604:	ldr	x17, [x16, #432]
  402608:	add	x16, x16, #0x1b0
  40260c:	br	x17

0000000000402610 <__gmon_start__@plt>:
  402610:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402614:	ldr	x17, [x16, #440]
  402618:	add	x16, x16, #0x1b8
  40261c:	br	x17

0000000000402620 <write@plt>:
  402620:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402624:	ldr	x17, [x16, #448]
  402628:	add	x16, x16, #0x1c0
  40262c:	br	x17

0000000000402630 <fseek@plt>:
  402630:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402634:	ldr	x17, [x16, #456]
  402638:	add	x16, x16, #0x1c8
  40263c:	br	x17

0000000000402640 <abort@plt>:
  402640:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402644:	ldr	x17, [x16, #464]
  402648:	add	x16, x16, #0x1d0
  40264c:	br	x17

0000000000402650 <openlog@plt>:
  402650:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402654:	ldr	x17, [x16, #472]
  402658:	add	x16, x16, #0x1d8
  40265c:	br	x17

0000000000402660 <access@plt>:
  402660:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402664:	ldr	x17, [x16, #480]
  402668:	add	x16, x16, #0x1e0
  40266c:	br	x17

0000000000402670 <feof@plt>:
  402670:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402674:	ldr	x17, [x16, #488]
  402678:	add	x16, x16, #0x1e8
  40267c:	br	x17

0000000000402680 <puts@plt>:
  402680:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402684:	ldr	x17, [x16, #496]
  402688:	add	x16, x16, #0x1f0
  40268c:	br	x17

0000000000402690 <textdomain@plt>:
  402690:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402694:	ldr	x17, [x16, #504]
  402698:	add	x16, x16, #0x1f8
  40269c:	br	x17

00000000004026a0 <getopt_long@plt>:
  4026a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4026a4:	ldr	x17, [x16, #512]
  4026a8:	add	x16, x16, #0x200
  4026ac:	br	x17

00000000004026b0 <strcmp@plt>:
  4026b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4026b4:	ldr	x17, [x16, #520]
  4026b8:	add	x16, x16, #0x208
  4026bc:	br	x17

00000000004026c0 <__ctype_b_loc@plt>:
  4026c0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4026c4:	ldr	x17, [x16, #528]
  4026c8:	add	x16, x16, #0x210
  4026cc:	br	x17

00000000004026d0 <strtol@plt>:
  4026d0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4026d4:	ldr	x17, [x16, #536]
  4026d8:	add	x16, x16, #0x218
  4026dc:	br	x17

00000000004026e0 <setreuid@plt>:
  4026e0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4026e4:	ldr	x17, [x16, #544]
  4026e8:	add	x16, x16, #0x220
  4026ec:	br	x17

00000000004026f0 <chdir@plt>:
  4026f0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4026f4:	ldr	x17, [x16, #552]
  4026f8:	add	x16, x16, #0x228
  4026fc:	br	x17

0000000000402700 <free@plt>:
  402700:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402704:	ldr	x17, [x16, #560]
  402708:	add	x16, x16, #0x230
  40270c:	br	x17

0000000000402710 <getpass@plt>:
  402710:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402714:	ldr	x17, [x16, #568]
  402718:	add	x16, x16, #0x238
  40271c:	br	x17

0000000000402720 <getgid@plt>:
  402720:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402724:	ldr	x17, [x16, #576]
  402728:	add	x16, x16, #0x240
  40272c:	br	x17

0000000000402730 <setregid@plt>:
  402730:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402734:	ldr	x17, [x16, #584]
  402738:	add	x16, x16, #0x248
  40273c:	br	x17

0000000000402740 <strspn@plt>:
  402740:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402744:	ldr	x17, [x16, #592]
  402748:	add	x16, x16, #0x250
  40274c:	br	x17

0000000000402750 <strchr@plt>:
  402750:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402754:	ldr	x17, [x16, #600]
  402758:	add	x16, x16, #0x258
  40275c:	br	x17

0000000000402760 <strtoull@plt>:
  402760:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402764:	ldr	x17, [x16, #608]
  402768:	add	x16, x16, #0x260
  40276c:	br	x17

0000000000402770 <execve@plt>:
  402770:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402774:	ldr	x17, [x16, #616]
  402778:	add	x16, x16, #0x268
  40277c:	br	x17

0000000000402780 <rename@plt>:
  402780:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402784:	ldr	x17, [x16, #624]
  402788:	add	x16, x16, #0x270
  40278c:	br	x17

0000000000402790 <utime@plt>:
  402790:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402794:	ldr	x17, [x16, #632]
  402798:	add	x16, x16, #0x278
  40279c:	br	x17

00000000004027a0 <sgetspent@plt>:
  4027a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4027a4:	ldr	x17, [x16, #640]
  4027a8:	add	x16, x16, #0x280
  4027ac:	br	x17

00000000004027b0 <fcntl@plt>:
  4027b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4027b4:	ldr	x17, [x16, #648]
  4027b8:	add	x16, x16, #0x288
  4027bc:	br	x17

00000000004027c0 <fflush@plt>:
  4027c0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4027c4:	ldr	x17, [x16, #656]
  4027c8:	add	x16, x16, #0x290
  4027cc:	br	x17

00000000004027d0 <strcpy@plt>:
  4027d0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4027d4:	ldr	x17, [x16, #664]
  4027d8:	add	x16, x16, #0x298
  4027dc:	br	x17

00000000004027e0 <chroot@plt>:
  4027e0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4027e4:	ldr	x17, [x16, #672]
  4027e8:	add	x16, x16, #0x2a0
  4027ec:	br	x17

00000000004027f0 <endpwent@plt>:
  4027f0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4027f4:	ldr	x17, [x16, #680]
  4027f8:	add	x16, x16, #0x2a8
  4027fc:	br	x17

0000000000402800 <strncat@plt>:
  402800:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402804:	ldr	x17, [x16, #688]
  402808:	add	x16, x16, #0x2b0
  40280c:	br	x17

0000000000402810 <crypt@plt>:
  402810:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402814:	ldr	x17, [x16, #696]
  402818:	add	x16, x16, #0x2b8
  40281c:	br	x17

0000000000402820 <__lxstat@plt>:
  402820:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402824:	ldr	x17, [x16, #704]
  402828:	add	x16, x16, #0x2c0
  40282c:	br	x17

0000000000402830 <read@plt>:
  402830:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402834:	ldr	x17, [x16, #712]
  402838:	add	x16, x16, #0x2c8
  40283c:	br	x17

0000000000402840 <getpwent@plt>:
  402840:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402844:	ldr	x17, [x16, #720]
  402848:	add	x16, x16, #0x2d0
  40284c:	br	x17

0000000000402850 <__fxstat@plt>:
  402850:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402854:	ldr	x17, [x16, #728]
  402858:	add	x16, x16, #0x2d8
  40285c:	br	x17

0000000000402860 <strstr@plt>:
  402860:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402864:	ldr	x17, [x16, #736]
  402868:	add	x16, x16, #0x2e0
  40286c:	br	x17

0000000000402870 <link@plt>:
  402870:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402874:	ldr	x17, [x16, #744]
  402878:	add	x16, x16, #0x2e8
  40287c:	br	x17

0000000000402880 <srandom@plt>:
  402880:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402884:	ldr	x17, [x16, #752]
  402888:	add	x16, x16, #0x2f0
  40288c:	br	x17

0000000000402890 <realpath@plt>:
  402890:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402894:	ldr	x17, [x16, #760]
  402898:	add	x16, x16, #0x2f8
  40289c:	br	x17

00000000004028a0 <strncpy@plt>:
  4028a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4028a4:	ldr	x17, [x16, #768]
  4028a8:	add	x16, x16, #0x300
  4028ac:	br	x17

00000000004028b0 <umask@plt>:
  4028b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4028b4:	ldr	x17, [x16, #776]
  4028b8:	add	x16, x16, #0x308
  4028bc:	br	x17

00000000004028c0 <strcspn@plt>:
  4028c0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4028c4:	ldr	x17, [x16, #784]
  4028c8:	add	x16, x16, #0x310
  4028cc:	br	x17

00000000004028d0 <printf@plt>:
  4028d0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4028d4:	ldr	x17, [x16, #792]
  4028d8:	add	x16, x16, #0x318
  4028dc:	br	x17

00000000004028e0 <__assert_fail@plt>:
  4028e0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4028e4:	ldr	x17, [x16, #800]
  4028e8:	add	x16, x16, #0x320
  4028ec:	br	x17

00000000004028f0 <__errno_location@plt>:
  4028f0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4028f4:	ldr	x17, [x16, #808]
  4028f8:	add	x16, x16, #0x328
  4028fc:	br	x17

0000000000402900 <tolower@plt>:
  402900:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402904:	ldr	x17, [x16, #816]
  402908:	add	x16, x16, #0x330
  40290c:	br	x17

0000000000402910 <getenv@plt>:
  402910:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402914:	ldr	x17, [x16, #824]
  402918:	add	x16, x16, #0x338
  40291c:	br	x17

0000000000402920 <__xstat@plt>:
  402920:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402924:	ldr	x17, [x16, #832]
  402928:	add	x16, x16, #0x340
  40292c:	br	x17

0000000000402930 <waitpid@plt>:
  402930:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402934:	ldr	x17, [x16, #840]
  402938:	add	x16, x16, #0x348
  40293c:	br	x17

0000000000402940 <unlink@plt>:
  402940:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402944:	ldr	x17, [x16, #848]
  402948:	add	x16, x16, #0x350
  40294c:	br	x17

0000000000402950 <gettext@plt>:
  402950:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402954:	ldr	x17, [x16, #856]
  402958:	add	x16, x16, #0x358
  40295c:	br	x17

0000000000402960 <getlogin@plt>:
  402960:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402964:	ldr	x17, [x16, #864]
  402968:	add	x16, x16, #0x360
  40296c:	br	x17

0000000000402970 <fchown@plt>:
  402970:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402974:	ldr	x17, [x16, #872]
  402978:	add	x16, x16, #0x368
  40297c:	br	x17

0000000000402980 <fprintf@plt>:
  402980:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402984:	ldr	x17, [x16, #880]
  402988:	add	x16, x16, #0x370
  40298c:	br	x17

0000000000402990 <fgets@plt>:
  402990:	adrp	x16, 420000 <ferror@plt+0x1d650>
  402994:	ldr	x17, [x16, #888]
  402998:	add	x16, x16, #0x378
  40299c:	br	x17

00000000004029a0 <setlocale@plt>:
  4029a0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4029a4:	ldr	x17, [x16, #896]
  4029a8:	add	x16, x16, #0x380
  4029ac:	br	x17

00000000004029b0 <ferror@plt>:
  4029b0:	adrp	x16, 420000 <ferror@plt+0x1d650>
  4029b4:	ldr	x17, [x16, #904]
  4029b8:	add	x16, x16, #0x388
  4029bc:	br	x17

Disassembly of section .text:

00000000004029c0 <.text>:
  4029c0:	mov	x29, #0x0                   	// #0
  4029c4:	mov	x30, #0x0                   	// #0
  4029c8:	mov	x5, x0
  4029cc:	ldr	x1, [sp]
  4029d0:	add	x2, sp, #0x8
  4029d4:	mov	x6, sp
  4029d8:	movz	x0, #0x0, lsl #48
  4029dc:	movk	x0, #0x0, lsl #32
  4029e0:	movk	x0, #0x40, lsl #16
  4029e4:	movk	x0, #0x4578
  4029e8:	movz	x3, #0x0, lsl #48
  4029ec:	movk	x3, #0x0, lsl #32
  4029f0:	movk	x3, #0x40, lsl #16
  4029f4:	movk	x3, #0xc170
  4029f8:	movz	x4, #0x0, lsl #48
  4029fc:	movk	x4, #0x0, lsl #32
  402a00:	movk	x4, #0x40, lsl #16
  402a04:	movk	x4, #0xc1f0
  402a08:	bl	4024d0 <__libc_start_main@plt>
  402a0c:	bl	402640 <abort@plt>
  402a10:	adrp	x0, 41f000 <ferror@plt+0x1c650>
  402a14:	ldr	x0, [x0, #4064]
  402a18:	cbz	x0, 402a20 <ferror@plt+0x70>
  402a1c:	b	402610 <__gmon_start__@plt>
  402a20:	ret
  402a24:	nop
  402a28:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402a2c:	add	x0, x0, #0x420
  402a30:	adrp	x1, 421000 <ferror@plt+0x1e650>
  402a34:	add	x1, x1, #0x420
  402a38:	cmp	x1, x0
  402a3c:	b.eq	402a54 <ferror@plt+0xa4>  // b.none
  402a40:	adrp	x1, 40c000 <ferror@plt+0x9650>
  402a44:	ldr	x1, [x1, #576]
  402a48:	cbz	x1, 402a54 <ferror@plt+0xa4>
  402a4c:	mov	x16, x1
  402a50:	br	x16
  402a54:	ret
  402a58:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402a5c:	add	x0, x0, #0x420
  402a60:	adrp	x1, 421000 <ferror@plt+0x1e650>
  402a64:	add	x1, x1, #0x420
  402a68:	sub	x1, x1, x0
  402a6c:	lsr	x2, x1, #63
  402a70:	add	x1, x2, x1, asr #3
  402a74:	cmp	xzr, x1, asr #1
  402a78:	asr	x1, x1, #1
  402a7c:	b.eq	402a94 <ferror@plt+0xe4>  // b.none
  402a80:	adrp	x2, 40c000 <ferror@plt+0x9650>
  402a84:	ldr	x2, [x2, #584]
  402a88:	cbz	x2, 402a94 <ferror@plt+0xe4>
  402a8c:	mov	x16, x2
  402a90:	br	x16
  402a94:	ret
  402a98:	stp	x29, x30, [sp, #-32]!
  402a9c:	mov	x29, sp
  402aa0:	str	x19, [sp, #16]
  402aa4:	adrp	x19, 421000 <ferror@plt+0x1e650>
  402aa8:	ldrb	w0, [x19, #1104]
  402aac:	cbnz	w0, 402abc <ferror@plt+0x10c>
  402ab0:	bl	402a28 <ferror@plt+0x78>
  402ab4:	mov	w0, #0x1                   	// #1
  402ab8:	strb	w0, [x19, #1104]
  402abc:	ldr	x19, [sp, #16]
  402ac0:	ldp	x29, x30, [sp], #32
  402ac4:	ret
  402ac8:	b	402a58 <ferror@plt+0xa8>
  402acc:	stp	x29, x30, [sp, #-48]!
  402ad0:	mov	x29, sp
  402ad4:	str	w0, [sp, #28]
  402ad8:	ldr	w0, [sp, #28]
  402adc:	cmp	w0, #0x0
  402ae0:	b.eq	402af4 <ferror@plt+0x144>  // b.none
  402ae4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402ae8:	add	x0, x0, #0x420
  402aec:	ldr	x0, [x0]
  402af0:	b	402b00 <ferror@plt+0x150>
  402af4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402af8:	add	x0, x0, #0x438
  402afc:	ldr	x0, [x0]
  402b00:	str	x0, [sp, #40]
  402b04:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402b08:	add	x0, x0, #0x250
  402b0c:	bl	402950 <gettext@plt>
  402b10:	mov	x1, x0
  402b14:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402b18:	add	x0, x0, #0xb88
  402b1c:	ldr	x0, [x0]
  402b20:	mov	x2, x0
  402b24:	ldr	x0, [sp, #40]
  402b28:	bl	402980 <fprintf@plt>
  402b2c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402b30:	add	x0, x0, #0x278
  402b34:	bl	402950 <gettext@plt>
  402b38:	ldr	x1, [sp, #40]
  402b3c:	bl	4022f0 <fputs@plt>
  402b40:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402b44:	add	x0, x0, #0x2c0
  402b48:	bl	402950 <gettext@plt>
  402b4c:	ldr	x1, [sp, #40]
  402b50:	bl	4022f0 <fputs@plt>
  402b54:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402b58:	add	x0, x0, #0x310
  402b5c:	bl	402950 <gettext@plt>
  402b60:	ldr	x1, [sp, #40]
  402b64:	bl	4022f0 <fputs@plt>
  402b68:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402b6c:	add	x0, x0, #0x368
  402b70:	bl	402950 <gettext@plt>
  402b74:	ldr	x1, [sp, #40]
  402b78:	bl	4022f0 <fputs@plt>
  402b7c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402b80:	add	x0, x0, #0x3b0
  402b84:	bl	402950 <gettext@plt>
  402b88:	ldr	x1, [sp, #40]
  402b8c:	bl	4022f0 <fputs@plt>
  402b90:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402b94:	add	x0, x0, #0x3f8
  402b98:	bl	402950 <gettext@plt>
  402b9c:	ldr	x1, [sp, #40]
  402ba0:	bl	4022f0 <fputs@plt>
  402ba4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402ba8:	add	x0, x0, #0x470
  402bac:	bl	402950 <gettext@plt>
  402bb0:	ldr	x1, [sp, #40]
  402bb4:	bl	4022f0 <fputs@plt>
  402bb8:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402bbc:	add	x0, x0, #0x4b8
  402bc0:	bl	402950 <gettext@plt>
  402bc4:	ldr	x1, [sp, #40]
  402bc8:	bl	4022f0 <fputs@plt>
  402bcc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402bd0:	add	x0, x0, #0x538
  402bd4:	bl	402950 <gettext@plt>
  402bd8:	ldr	x1, [sp, #40]
  402bdc:	bl	4022f0 <fputs@plt>
  402be0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402be4:	add	x0, x0, #0x568
  402be8:	bl	402950 <gettext@plt>
  402bec:	ldr	x1, [sp, #40]
  402bf0:	bl	4022f0 <fputs@plt>
  402bf4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402bf8:	add	x0, x0, #0x5b8
  402bfc:	bl	402950 <gettext@plt>
  402c00:	ldr	x1, [sp, #40]
  402c04:	bl	4022f0 <fputs@plt>
  402c08:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402c0c:	add	x0, x0, #0x5f8
  402c10:	bl	402950 <gettext@plt>
  402c14:	ldr	x1, [sp, #40]
  402c18:	bl	4022f0 <fputs@plt>
  402c1c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402c20:	add	x0, x0, #0x648
  402c24:	bl	402950 <gettext@plt>
  402c28:	ldr	x1, [sp, #40]
  402c2c:	bl	4022f0 <fputs@plt>
  402c30:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402c34:	add	x0, x0, #0x698
  402c38:	bl	402950 <gettext@plt>
  402c3c:	ldr	x1, [sp, #40]
  402c40:	bl	4022f0 <fputs@plt>
  402c44:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402c48:	add	x0, x0, #0x6e8
  402c4c:	bl	402950 <gettext@plt>
  402c50:	ldr	x1, [sp, #40]
  402c54:	bl	4022f0 <fputs@plt>
  402c58:	ldr	x1, [sp, #40]
  402c5c:	mov	w0, #0xa                   	// #10
  402c60:	bl	4023b0 <fputc@plt>
  402c64:	ldr	w0, [sp, #28]
  402c68:	bl	402320 <exit@plt>
  402c6c:	sub	sp, sp, #0x10
  402c70:	str	x0, [sp, #8]
  402c74:	str	x1, [sp]
  402c78:	mov	w0, #0x0                   	// #0
  402c7c:	add	sp, sp, #0x10
  402c80:	ret
  402c84:	sub	sp, sp, #0x230
  402c88:	stp	x29, x30, [sp]
  402c8c:	mov	x29, sp
  402c90:	stp	x19, x20, [sp, #16]
  402c94:	str	x21, [sp, #32]
  402c98:	str	x0, [sp, #56]
  402c9c:	mov	w0, #0xffffffff            	// #-1
  402ca0:	str	w0, [sp, #548]
  402ca4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402ca8:	add	x0, x0, #0x468
  402cac:	ldrb	w0, [x0]
  402cb0:	eor	w0, w0, #0x1
  402cb4:	and	w0, w0, #0xff
  402cb8:	cmp	w0, #0x0
  402cbc:	b.eq	402f5c <ferror@plt+0x5ac>  // b.none
  402cc0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402cc4:	add	x0, x0, #0x4a0
  402cc8:	ldrb	w0, [x0]
  402ccc:	cmp	w0, #0x0
  402cd0:	b.eq	402f5c <ferror@plt+0x5ac>  // b.none
  402cd4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402cd8:	add	x0, x0, #0x768
  402cdc:	bl	402950 <gettext@plt>
  402ce0:	bl	402710 <getpass@plt>
  402ce4:	str	x0, [sp, #520]
  402ce8:	ldr	x0, [sp, #520]
  402cec:	cmp	x0, #0x0
  402cf0:	b.ne	402cfc <ferror@plt+0x34c>  // b.any
  402cf4:	mov	w0, #0xffffffff            	// #-1
  402cf8:	b	4033e4 <ferror@plt+0xa34>
  402cfc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402d00:	add	x1, x0, #0x4a0
  402d04:	ldr	x0, [sp, #520]
  402d08:	bl	407764 <ferror@plt+0x4db4>
  402d0c:	str	x0, [sp, #512]
  402d10:	ldr	x0, [sp, #512]
  402d14:	cmp	x0, #0x0
  402d18:	b.ne	402e08 <ferror@plt+0x458>  // b.any
  402d1c:	ldr	x0, [sp, #520]
  402d20:	bl	4022e0 <strlen@plt>
  402d24:	mov	x2, x0
  402d28:	mov	w1, #0x0                   	// #0
  402d2c:	ldr	x0, [sp, #520]
  402d30:	bl	4024f0 <memset@plt>
  402d34:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402d38:	add	x0, x0, #0x420
  402d3c:	ldr	x19, [x0]
  402d40:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402d44:	add	x0, x0, #0x778
  402d48:	bl	402950 <gettext@plt>
  402d4c:	mov	x21, x0
  402d50:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402d54:	add	x0, x0, #0xb88
  402d58:	ldr	x20, [x0]
  402d5c:	bl	4028f0 <__errno_location@plt>
  402d60:	ldr	w0, [x0]
  402d64:	bl	4025e0 <strerror@plt>
  402d68:	mov	x3, x0
  402d6c:	mov	x2, x20
  402d70:	mov	x1, x21
  402d74:	mov	x0, x19
  402d78:	bl	402980 <fprintf@plt>
  402d7c:	mov	x1, #0x0                   	// #0
  402d80:	mov	w0, #0x6                   	// #6
  402d84:	bl	4029a0 <setlocale@plt>
  402d88:	str	x0, [sp, #496]
  402d8c:	str	xzr, [sp, #536]
  402d90:	ldr	x0, [sp, #496]
  402d94:	cmp	x0, #0x0
  402d98:	b.eq	402da8 <ferror@plt+0x3f8>  // b.none
  402d9c:	ldr	x0, [sp, #496]
  402da0:	bl	4025d0 <strdup@plt>
  402da4:	str	x0, [sp, #536]
  402da8:	ldr	x0, [sp, #536]
  402dac:	cmp	x0, #0x0
  402db0:	b.eq	402dc4 <ferror@plt+0x414>  // b.none
  402db4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402db8:	add	x1, x0, #0x7b0
  402dbc:	mov	w0, #0x6                   	// #6
  402dc0:	bl	4029a0 <setlocale@plt>
  402dc4:	ldr	x0, [sp, #56]
  402dc8:	ldr	x0, [x0]
  402dcc:	mov	x2, x0
  402dd0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402dd4:	add	x1, x0, #0x7b8
  402dd8:	mov	w0, #0x6                   	// #6
  402ddc:	bl	402300 <syslog@plt>
  402de0:	ldr	x0, [sp, #536]
  402de4:	cmp	x0, #0x0
  402de8:	b.eq	402e00 <ferror@plt+0x450>  // b.none
  402dec:	ldr	x1, [sp, #536]
  402df0:	mov	w0, #0x6                   	// #6
  402df4:	bl	4029a0 <setlocale@plt>
  402df8:	ldr	x0, [sp, #536]
  402dfc:	bl	402700 <free@plt>
  402e00:	mov	w0, #0xffffffff            	// #-1
  402e04:	b	4033e4 <ferror@plt+0xa34>
  402e08:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402e0c:	add	x1, x0, #0x4a0
  402e10:	ldr	x0, [sp, #512]
  402e14:	bl	4026b0 <strcmp@plt>
  402e18:	cmp	w0, #0x0
  402e1c:	b.eq	402f14 <ferror@plt+0x564>  // b.none
  402e20:	ldr	x0, [sp, #520]
  402e24:	bl	4022e0 <strlen@plt>
  402e28:	mov	x2, x0
  402e2c:	mov	w1, #0x0                   	// #0
  402e30:	ldr	x0, [sp, #520]
  402e34:	bl	4024f0 <memset@plt>
  402e38:	ldr	x0, [sp, #512]
  402e3c:	bl	4022e0 <strlen@plt>
  402e40:	mov	x2, x0
  402e44:	mov	w1, #0x0                   	// #0
  402e48:	ldr	x0, [sp, #512]
  402e4c:	bl	4024f0 <memset@plt>
  402e50:	mov	x1, #0x0                   	// #0
  402e54:	mov	w0, #0x6                   	// #6
  402e58:	bl	4029a0 <setlocale@plt>
  402e5c:	str	x0, [sp, #504]
  402e60:	str	xzr, [sp, #528]
  402e64:	ldr	x0, [sp, #504]
  402e68:	cmp	x0, #0x0
  402e6c:	b.eq	402e7c <ferror@plt+0x4cc>  // b.none
  402e70:	ldr	x0, [sp, #504]
  402e74:	bl	4025d0 <strdup@plt>
  402e78:	str	x0, [sp, #528]
  402e7c:	ldr	x0, [sp, #528]
  402e80:	cmp	x0, #0x0
  402e84:	b.eq	402e98 <ferror@plt+0x4e8>  // b.none
  402e88:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402e8c:	add	x1, x0, #0x7b0
  402e90:	mov	w0, #0x6                   	// #6
  402e94:	bl	4029a0 <setlocale@plt>
  402e98:	ldr	x0, [sp, #56]
  402e9c:	ldr	x0, [x0]
  402ea0:	mov	x2, x0
  402ea4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402ea8:	add	x1, x0, #0x7f8
  402eac:	mov	w0, #0x4                   	// #4
  402eb0:	bl	402300 <syslog@plt>
  402eb4:	ldr	x0, [sp, #528]
  402eb8:	cmp	x0, #0x0
  402ebc:	b.eq	402ed4 <ferror@plt+0x524>  // b.none
  402ec0:	ldr	x1, [sp, #528]
  402ec4:	mov	w0, #0x6                   	// #6
  402ec8:	bl	4029a0 <setlocale@plt>
  402ecc:	ldr	x0, [sp, #528]
  402ed0:	bl	402700 <free@plt>
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	bl	402520 <sleep@plt>
  402edc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  402ee0:	add	x0, x0, #0x420
  402ee4:	ldr	x19, [x0]
  402ee8:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402eec:	add	x0, x0, #0x818
  402ef0:	bl	402950 <gettext@plt>
  402ef4:	mov	x1, x0
  402ef8:	ldr	x0, [sp, #56]
  402efc:	ldr	x0, [x0]
  402f00:	mov	x2, x0
  402f04:	mov	x0, x19
  402f08:	bl	402980 <fprintf@plt>
  402f0c:	mov	w0, #0xffffffff            	// #-1
  402f10:	b	4033e4 <ferror@plt+0xa34>
  402f14:	add	x0, sp, #0x110
  402f18:	mov	x2, #0xc7                  	// #199
  402f1c:	ldr	x1, [sp, #520]
  402f20:	bl	4028a0 <strncpy@plt>
  402f24:	strb	wzr, [sp, #471]
  402f28:	ldr	x0, [sp, #520]
  402f2c:	bl	4022e0 <strlen@plt>
  402f30:	mov	x2, x0
  402f34:	mov	w1, #0x0                   	// #0
  402f38:	ldr	x0, [sp, #520]
  402f3c:	bl	4024f0 <memset@plt>
  402f40:	ldr	x0, [sp, #512]
  402f44:	bl	4022e0 <strlen@plt>
  402f48:	mov	x2, x0
  402f4c:	mov	w1, #0x0                   	// #0
  402f50:	ldr	x0, [sp, #512]
  402f54:	bl	4024f0 <memset@plt>
  402f58:	b	402f60 <ferror@plt+0x5b0>
  402f5c:	strb	wzr, [sp, #272]
  402f60:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402f64:	add	x0, x0, #0x838
  402f68:	bl	4078d4 <ferror@plt+0x4f24>
  402f6c:	str	x0, [sp, #488]
  402f70:	ldr	x0, [sp, #488]
  402f74:	cmp	x0, #0x0
  402f78:	b.ne	402fb4 <ferror@plt+0x604>  // b.any
  402f7c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402f80:	add	x0, x0, #0x848
  402f84:	bl	407930 <ferror@plt+0x4f80>
  402f88:	and	w0, w0, #0xff
  402f8c:	eor	w0, w0, #0x1
  402f90:	and	w0, w0, #0xff
  402f94:	cmp	w0, #0x0
  402f98:	b.eq	40301c <ferror@plt+0x66c>  // b.none
  402f9c:	mov	w1, #0x8                   	// #8
  402fa0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402fa4:	add	x0, x0, #0x858
  402fa8:	bl	4079b8 <ferror@plt+0x5008>
  402fac:	str	w0, [sp, #548]
  402fb0:	b	40301c <ferror@plt+0x66c>
  402fb4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402fb8:	add	x1, x0, #0x868
  402fbc:	ldr	x0, [sp, #488]
  402fc0:	bl	4026b0 <strcmp@plt>
  402fc4:	cmp	w0, #0x0
  402fc8:	b.eq	402ffc <ferror@plt+0x64c>  // b.none
  402fcc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402fd0:	add	x1, x0, #0x870
  402fd4:	ldr	x0, [sp, #488]
  402fd8:	bl	4026b0 <strcmp@plt>
  402fdc:	cmp	w0, #0x0
  402fe0:	b.eq	402ffc <ferror@plt+0x64c>  // b.none
  402fe4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  402fe8:	add	x1, x0, #0x878
  402fec:	ldr	x0, [sp, #488]
  402ff0:	bl	4026b0 <strcmp@plt>
  402ff4:	cmp	w0, #0x0
  402ff8:	b.ne	403008 <ferror@plt+0x658>  // b.any
  402ffc:	mov	w0, #0xffffffff            	// #-1
  403000:	str	w0, [sp, #548]
  403004:	b	40301c <ferror@plt+0x66c>
  403008:	mov	w1, #0x8                   	// #8
  40300c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403010:	add	x0, x0, #0x858
  403014:	bl	4079b8 <ferror@plt+0x5008>
  403018:	str	w0, [sp, #548]
  40301c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403020:	add	x0, x0, #0x470
  403024:	ldrb	w0, [x0]
  403028:	eor	w0, w0, #0x1
  40302c:	and	w0, w0, #0xff
  403030:	cmp	w0, #0x0
  403034:	b.eq	4030a4 <ferror@plt+0x6f4>  // b.none
  403038:	ldr	w0, [sp, #548]
  40303c:	cmn	w0, #0x1
  403040:	b.ne	403074 <ferror@plt+0x6c4>  // b.any
  403044:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403048:	add	x0, x0, #0x880
  40304c:	bl	402950 <gettext@plt>
  403050:	mov	x19, x0
  403054:	mov	w1, #0x5                   	// #5
  403058:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40305c:	add	x0, x0, #0x900
  403060:	bl	4079b8 <ferror@plt+0x5008>
  403064:	mov	w1, w0
  403068:	mov	x0, x19
  40306c:	bl	4028d0 <printf@plt>
  403070:	b	4030a4 <ferror@plt+0x6f4>
  403074:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403078:	add	x0, x0, #0x910
  40307c:	bl	402950 <gettext@plt>
  403080:	mov	x19, x0
  403084:	mov	w1, #0x5                   	// #5
  403088:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40308c:	add	x0, x0, #0x900
  403090:	bl	4079b8 <ferror@plt+0x5008>
  403094:	ldr	w2, [sp, #548]
  403098:	mov	w1, w0
  40309c:	mov	x0, x19
  4030a0:	bl	4028d0 <printf@plt>
  4030a4:	strb	wzr, [sp, #555]
  4030a8:	mov	w1, #0x5                   	// #5
  4030ac:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4030b0:	add	x0, x0, #0x998
  4030b4:	bl	4079b8 <ferror@plt+0x5008>
  4030b8:	str	w0, [sp, #556]
  4030bc:	b	4032f0 <ferror@plt+0x940>
  4030c0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4030c4:	add	x0, x0, #0x9b0
  4030c8:	bl	402950 <gettext@plt>
  4030cc:	bl	402710 <getpass@plt>
  4030d0:	str	x0, [sp, #480]
  4030d4:	ldr	x0, [sp, #480]
  4030d8:	cmp	x0, #0x0
  4030dc:	b.ne	4030f8 <ferror@plt+0x748>  // b.any
  4030e0:	add	x0, sp, #0x110
  4030e4:	mov	x2, #0xc8                  	// #200
  4030e8:	mov	w1, #0x0                   	// #0
  4030ec:	bl	4024f0 <memset@plt>
  4030f0:	mov	w0, #0xffffffff            	// #-1
  4030f4:	b	4033e4 <ferror@plt+0xa34>
  4030f8:	ldrb	w0, [sp, #555]
  4030fc:	cmp	w0, #0x0
  403100:	b.eq	40311c <ferror@plt+0x76c>  // b.none
  403104:	add	x0, sp, #0x48
  403108:	ldr	x1, [sp, #480]
  40310c:	bl	4026b0 <strcmp@plt>
  403110:	cmp	w0, #0x0
  403114:	b.eq	40311c <ferror@plt+0x76c>  // b.none
  403118:	strb	wzr, [sp, #555]
  40311c:	add	x0, sp, #0x48
  403120:	mov	x2, #0xc7                  	// #199
  403124:	ldr	x1, [sp, #480]
  403128:	bl	4028a0 <strncpy@plt>
  40312c:	strb	wzr, [sp, #271]
  403130:	ldr	x0, [sp, #480]
  403134:	bl	4022e0 <strlen@plt>
  403138:	mov	x2, x0
  40313c:	mov	w1, #0x0                   	// #0
  403140:	ldr	x0, [sp, #480]
  403144:	bl	4024f0 <memset@plt>
  403148:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40314c:	add	x0, x0, #0x468
  403150:	ldrb	w0, [x0]
  403154:	eor	w0, w0, #0x1
  403158:	and	w0, w0, #0xff
  40315c:	cmp	w0, #0x0
  403160:	b.eq	4031b4 <ferror@plt+0x804>  // b.none
  403164:	add	x1, sp, #0x48
  403168:	add	x0, sp, #0x110
  40316c:	ldr	x2, [sp, #56]
  403170:	bl	40674c <ferror@plt+0x3d9c>
  403174:	and	w0, w0, #0xff
  403178:	eor	w0, w0, #0x1
  40317c:	and	w0, w0, #0xff
  403180:	cmp	w0, #0x0
  403184:	b.ne	4031a0 <ferror@plt+0x7f0>  // b.any
  403188:	add	x0, sp, #0x48
  40318c:	ldr	x1, [sp, #56]
  403190:	bl	402c6c <ferror@plt+0x2bc>
  403194:	and	w0, w0, #0xff
  403198:	cmp	w0, #0x0
  40319c:	b.eq	4031b4 <ferror@plt+0x804>  // b.none
  4031a0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4031a4:	add	x0, x0, #0x9c0
  4031a8:	bl	402950 <gettext@plt>
  4031ac:	bl	402680 <puts@plt>
  4031b0:	b	4032e4 <ferror@plt+0x934>
  4031b4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4031b8:	add	x0, x0, #0x468
  4031bc:	ldrb	w0, [x0]
  4031c0:	cmp	w0, #0x0
  4031c4:	b.eq	40324c <ferror@plt+0x89c>  // b.none
  4031c8:	ldrb	w0, [sp, #555]
  4031cc:	eor	w0, w0, #0x1
  4031d0:	and	w0, w0, #0xff
  4031d4:	cmp	w0, #0x0
  4031d8:	b.eq	40324c <ferror@plt+0x89c>  // b.none
  4031dc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4031e0:	add	x0, x0, #0x9d0
  4031e4:	bl	407930 <ferror@plt+0x4f80>
  4031e8:	and	w0, w0, #0xff
  4031ec:	cmp	w0, #0x0
  4031f0:	b.eq	40324c <ferror@plt+0x89c>  // b.none
  4031f4:	add	x1, sp, #0x48
  4031f8:	add	x0, sp, #0x110
  4031fc:	ldr	x2, [sp, #56]
  403200:	bl	40674c <ferror@plt+0x3d9c>
  403204:	and	w0, w0, #0xff
  403208:	eor	w0, w0, #0x1
  40320c:	and	w0, w0, #0xff
  403210:	cmp	w0, #0x0
  403214:	b.ne	403230 <ferror@plt+0x880>  // b.any
  403218:	add	x0, sp, #0x48
  40321c:	ldr	x1, [sp, #56]
  403220:	bl	402c6c <ferror@plt+0x2bc>
  403224:	and	w0, w0, #0xff
  403228:	cmp	w0, #0x0
  40322c:	b.eq	40324c <ferror@plt+0x89c>  // b.none
  403230:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403234:	add	x0, x0, #0x9e8
  403238:	bl	402950 <gettext@plt>
  40323c:	bl	402680 <puts@plt>
  403240:	mov	w0, #0x1                   	// #1
  403244:	strb	w0, [sp, #555]
  403248:	b	4032e4 <ferror@plt+0x934>
  40324c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403250:	add	x0, x0, #0xa28
  403254:	bl	402950 <gettext@plt>
  403258:	bl	402710 <getpass@plt>
  40325c:	str	x0, [sp, #480]
  403260:	ldr	x0, [sp, #480]
  403264:	cmp	x0, #0x0
  403268:	b.ne	403284 <ferror@plt+0x8d4>  // b.any
  40326c:	add	x0, sp, #0x110
  403270:	mov	x2, #0xc8                  	// #200
  403274:	mov	w1, #0x0                   	// #0
  403278:	bl	4024f0 <memset@plt>
  40327c:	mov	w0, #0xffffffff            	// #-1
  403280:	b	4033e4 <ferror@plt+0xa34>
  403284:	add	x0, sp, #0x48
  403288:	mov	x1, x0
  40328c:	ldr	x0, [sp, #480]
  403290:	bl	4026b0 <strcmp@plt>
  403294:	cmp	w0, #0x0
  403298:	b.eq	4032c8 <ferror@plt+0x918>  // b.none
  40329c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4032a0:	add	x0, x0, #0xa40
  4032a4:	bl	402950 <gettext@plt>
  4032a8:	mov	x2, x0
  4032ac:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4032b0:	add	x0, x0, #0x420
  4032b4:	ldr	x0, [x0]
  4032b8:	mov	x1, x0
  4032bc:	mov	x0, x2
  4032c0:	bl	4022f0 <fputs@plt>
  4032c4:	b	4032e4 <ferror@plt+0x934>
  4032c8:	ldr	x0, [sp, #480]
  4032cc:	bl	4022e0 <strlen@plt>
  4032d0:	mov	x2, x0
  4032d4:	mov	w1, #0x0                   	// #0
  4032d8:	ldr	x0, [sp, #480]
  4032dc:	bl	4024f0 <memset@plt>
  4032e0:	b	4032fc <ferror@plt+0x94c>
  4032e4:	ldr	w0, [sp, #556]
  4032e8:	sub	w0, w0, #0x1
  4032ec:	str	w0, [sp, #556]
  4032f0:	ldr	w0, [sp, #556]
  4032f4:	cmp	w0, #0x0
  4032f8:	b.gt	4030c0 <ferror@plt+0x710>
  4032fc:	add	x0, sp, #0x110
  403300:	mov	x2, #0xc8                  	// #200
  403304:	mov	w1, #0x0                   	// #0
  403308:	bl	4024f0 <memset@plt>
  40330c:	ldr	w0, [sp, #556]
  403310:	cmp	w0, #0x0
  403314:	b.ne	403330 <ferror@plt+0x980>  // b.any
  403318:	add	x0, sp, #0x48
  40331c:	mov	x2, #0xc8                  	// #200
  403320:	mov	w1, #0x0                   	// #0
  403324:	bl	4024f0 <memset@plt>
  403328:	mov	w0, #0xffffffff            	// #-1
  40332c:	b	4033e4 <ferror@plt+0xa34>
  403330:	mov	x1, #0x0                   	// #0
  403334:	mov	x0, #0x0                   	// #0
  403338:	bl	40707c <ferror@plt+0x46cc>
  40333c:	str	x0, [sp, #472]
  403340:	add	x0, sp, #0x48
  403344:	ldr	x1, [sp, #472]
  403348:	bl	407764 <ferror@plt+0x4db4>
  40334c:	str	x0, [sp, #480]
  403350:	add	x0, sp, #0x48
  403354:	mov	x2, #0xc8                  	// #200
  403358:	mov	w1, #0x0                   	// #0
  40335c:	bl	4024f0 <memset@plt>
  403360:	ldr	x0, [sp, #480]
  403364:	cmp	x0, #0x0
  403368:	b.ne	4033c0 <ferror@plt+0xa10>  // b.any
  40336c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403370:	add	x0, x0, #0x420
  403374:	ldr	x19, [x0]
  403378:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40337c:	add	x0, x0, #0xa60
  403380:	bl	402950 <gettext@plt>
  403384:	mov	x21, x0
  403388:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40338c:	add	x0, x0, #0xb88
  403390:	ldr	x20, [x0]
  403394:	bl	4028f0 <__errno_location@plt>
  403398:	ldr	w0, [x0]
  40339c:	bl	4025e0 <strerror@plt>
  4033a0:	mov	x4, x0
  4033a4:	ldr	x3, [sp, #472]
  4033a8:	mov	x2, x20
  4033ac:	mov	x1, x21
  4033b0:	mov	x0, x19
  4033b4:	bl	402980 <fprintf@plt>
  4033b8:	mov	w0, #0xffffffff            	// #-1
  4033bc:	b	4033e4 <ferror@plt+0xa34>
  4033c0:	mov	x2, #0xff                  	// #255
  4033c4:	ldr	x1, [sp, #480]
  4033c8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4033cc:	add	x0, x0, #0x4a0
  4033d0:	bl	4028a0 <strncpy@plt>
  4033d4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4033d8:	add	x0, x0, #0x4a0
  4033dc:	strb	wzr, [x0, #255]
  4033e0:	mov	w0, #0x0                   	// #0
  4033e4:	ldp	x19, x20, [sp, #16]
  4033e8:	ldr	x21, [sp, #32]
  4033ec:	ldp	x29, x30, [sp]
  4033f0:	add	sp, sp, #0x230
  4033f4:	ret
  4033f8:	stp	x29, x30, [sp, #-112]!
  4033fc:	mov	x29, sp
  403400:	str	x19, [sp, #16]
  403404:	str	x0, [sp, #40]
  403408:	str	x1, [sp, #32]
  40340c:	ldr	x1, [sp, #32]
  403410:	ldr	x0, [sp, #40]
  403414:	bl	405e18 <ferror@plt+0x3468>
  403418:	str	w0, [sp, #84]
  40341c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403420:	add	x0, x0, #0x46d
  403424:	ldrb	w0, [x0]
  403428:	cmp	w0, #0x0
  40342c:	b.eq	403444 <ferror@plt+0xa94>  // b.none
  403430:	ldr	w0, [sp, #84]
  403434:	cmp	w0, #0x0
  403438:	b.ne	403444 <ferror@plt+0xa94>  // b.any
  40343c:	mov	w0, #0x0                   	// #0
  403440:	bl	402320 <exit@plt>
  403444:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403448:	add	x0, x0, #0x468
  40344c:	ldrb	w0, [x0]
  403450:	cmp	w0, #0x0
  403454:	b.ne	403690 <ferror@plt+0xce0>  // b.any
  403458:	add	x0, sp, #0x38
  40345c:	bl	402480 <time@plt>
  403460:	ldr	x0, [sp, #32]
  403464:	ldr	x0, [x0, #8]
  403468:	ldrb	w0, [x0]
  40346c:	cmp	w0, #0x21
  403470:	b.eq	4034a8 <ferror@plt+0xaf8>  // b.none
  403474:	ldr	w0, [sp, #84]
  403478:	cmp	w0, #0x1
  40347c:	b.gt	4034a8 <ferror@plt+0xaf8>
  403480:	ldr	x0, [sp, #32]
  403484:	ldr	x0, [x0, #32]
  403488:	cmp	x0, #0x0
  40348c:	b.lt	403568 <ferror@plt+0xbb8>  // b.tstop
  403490:	ldr	x0, [sp, #32]
  403494:	ldr	x1, [x0, #24]
  403498:	ldr	x0, [sp, #32]
  40349c:	ldr	x0, [x0, #32]
  4034a0:	cmp	x1, x0
  4034a4:	b.le	403568 <ferror@plt+0xbb8>
  4034a8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4034ac:	add	x0, x0, #0x420
  4034b0:	ldr	x19, [x0]
  4034b4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4034b8:	add	x0, x0, #0xa98
  4034bc:	bl	402950 <gettext@plt>
  4034c0:	mov	x1, x0
  4034c4:	ldr	x0, [sp, #32]
  4034c8:	ldr	x0, [x0]
  4034cc:	mov	x2, x0
  4034d0:	mov	x0, x19
  4034d4:	bl	402980 <fprintf@plt>
  4034d8:	mov	x1, #0x0                   	// #0
  4034dc:	mov	w0, #0x6                   	// #6
  4034e0:	bl	4029a0 <setlocale@plt>
  4034e4:	str	x0, [sp, #64]
  4034e8:	str	xzr, [sp, #104]
  4034ec:	ldr	x0, [sp, #64]
  4034f0:	cmp	x0, #0x0
  4034f4:	b.eq	403504 <ferror@plt+0xb54>  // b.none
  4034f8:	ldr	x0, [sp, #64]
  4034fc:	bl	4025d0 <strdup@plt>
  403500:	str	x0, [sp, #104]
  403504:	ldr	x0, [sp, #104]
  403508:	cmp	x0, #0x0
  40350c:	b.eq	403520 <ferror@plt+0xb70>  // b.none
  403510:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403514:	add	x1, x0, #0x7b0
  403518:	mov	w0, #0x6                   	// #6
  40351c:	bl	4029a0 <setlocale@plt>
  403520:	ldr	x0, [sp, #32]
  403524:	ldr	x0, [x0]
  403528:	mov	x2, x0
  40352c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403530:	add	x1, x0, #0xac0
  403534:	mov	w0, #0x4                   	// #4
  403538:	bl	402300 <syslog@plt>
  40353c:	ldr	x0, [sp, #104]
  403540:	cmp	x0, #0x0
  403544:	b.eq	40355c <ferror@plt+0xbac>  // b.none
  403548:	ldr	x1, [sp, #104]
  40354c:	mov	w0, #0x6                   	// #6
  403550:	bl	4029a0 <setlocale@plt>
  403554:	ldr	x0, [sp, #104]
  403558:	bl	402700 <free@plt>
  40355c:	bl	4023a0 <closelog@plt>
  403560:	mov	w0, #0x1                   	// #1
  403564:	bl	402320 <exit@plt>
  403568:	ldr	x0, [sp, #32]
  40356c:	ldr	x0, [x0, #16]
  403570:	cmp	x0, #0x0
  403574:	b.le	403694 <ferror@plt+0xce4>
  403578:	ldr	x0, [sp, #32]
  40357c:	ldr	x1, [x0, #16]
  403580:	mov	x0, #0x5180                	// #20864
  403584:	movk	x0, #0x1, lsl #16
  403588:	mul	x0, x1, x0
  40358c:	str	x0, [sp, #96]
  403590:	ldr	x0, [sp, #32]
  403594:	ldr	x0, [x0, #24]
  403598:	cmp	x0, #0x0
  40359c:	b.le	4035c0 <ferror@plt+0xc10>
  4035a0:	ldr	x0, [sp, #32]
  4035a4:	ldr	x1, [x0, #24]
  4035a8:	mov	x0, #0x5180                	// #20864
  4035ac:	movk	x0, #0x1, lsl #16
  4035b0:	mul	x0, x1, x0
  4035b4:	ldr	x1, [sp, #96]
  4035b8:	add	x0, x1, x0
  4035bc:	str	x0, [sp, #96]
  4035c0:	ldr	x0, [sp, #56]
  4035c4:	ldr	x1, [sp, #96]
  4035c8:	cmp	x1, x0
  4035cc:	b.le	403694 <ferror@plt+0xce4>
  4035d0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4035d4:	add	x0, x0, #0x420
  4035d8:	ldr	x19, [x0]
  4035dc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4035e0:	add	x0, x0, #0xae0
  4035e4:	bl	402950 <gettext@plt>
  4035e8:	mov	x1, x0
  4035ec:	ldr	x0, [sp, #40]
  4035f0:	ldr	x0, [x0]
  4035f4:	mov	x2, x0
  4035f8:	mov	x0, x19
  4035fc:	bl	402980 <fprintf@plt>
  403600:	mov	x1, #0x0                   	// #0
  403604:	mov	w0, #0x6                   	// #6
  403608:	bl	4029a0 <setlocale@plt>
  40360c:	str	x0, [sp, #72]
  403610:	str	xzr, [sp, #88]
  403614:	ldr	x0, [sp, #72]
  403618:	cmp	x0, #0x0
  40361c:	b.eq	40362c <ferror@plt+0xc7c>  // b.none
  403620:	ldr	x0, [sp, #72]
  403624:	bl	4025d0 <strdup@plt>
  403628:	str	x0, [sp, #88]
  40362c:	ldr	x0, [sp, #88]
  403630:	cmp	x0, #0x0
  403634:	b.eq	403648 <ferror@plt+0xc98>  // b.none
  403638:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40363c:	add	x1, x0, #0x7b0
  403640:	mov	w0, #0x6                   	// #6
  403644:	bl	4029a0 <setlocale@plt>
  403648:	ldr	x0, [sp, #40]
  40364c:	ldr	x0, [x0]
  403650:	mov	x2, x0
  403654:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403658:	add	x1, x0, #0xb10
  40365c:	mov	w0, #0x4                   	// #4
  403660:	bl	402300 <syslog@plt>
  403664:	ldr	x0, [sp, #88]
  403668:	cmp	x0, #0x0
  40366c:	b.eq	403684 <ferror@plt+0xcd4>  // b.none
  403670:	ldr	x1, [sp, #88]
  403674:	mov	w0, #0x6                   	// #6
  403678:	bl	4029a0 <setlocale@plt>
  40367c:	ldr	x0, [sp, #88]
  403680:	bl	402700 <free@plt>
  403684:	bl	4023a0 <closelog@plt>
  403688:	mov	w0, #0x1                   	// #1
  40368c:	bl	402320 <exit@plt>
  403690:	nop
  403694:	ldr	x19, [sp, #16]
  403698:	ldp	x29, x30, [sp], #112
  40369c:	ret
  4036a0:	stp	x29, x30, [sp, #-48]!
  4036a4:	mov	x29, sp
  4036a8:	str	x0, [sp, #24]
  4036ac:	add	x0, sp, #0x18
  4036b0:	bl	402570 <gmtime@plt>
  4036b4:	str	x0, [sp, #40]
  4036b8:	ldr	x3, [sp, #40]
  4036bc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4036c0:	add	x2, x0, #0xb30
  4036c4:	mov	x1, #0x50                  	// #80
  4036c8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4036cc:	add	x0, x0, #0x5a8
  4036d0:	bl	402390 <strftime@plt>
  4036d4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4036d8:	add	x0, x0, #0x5a8
  4036dc:	ldp	x29, x30, [sp], #48
  4036e0:	ret
  4036e4:	sub	sp, sp, #0x10
  4036e8:	str	x0, [sp, #8]
  4036ec:	ldr	x0, [sp, #8]
  4036f0:	ldrb	w0, [x0]
  4036f4:	cmp	w0, #0x2a
  4036f8:	b.eq	40370c <ferror@plt+0xd5c>  // b.none
  4036fc:	ldr	x0, [sp, #8]
  403700:	ldrb	w0, [x0]
  403704:	cmp	w0, #0x21
  403708:	b.ne	403718 <ferror@plt+0xd68>  // b.any
  40370c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403710:	add	x0, x0, #0xb40
  403714:	b	40373c <ferror@plt+0xd8c>
  403718:	ldr	x0, [sp, #8]
  40371c:	ldrb	w0, [x0]
  403720:	cmp	w0, #0x0
  403724:	b.ne	403734 <ferror@plt+0xd84>  // b.any
  403728:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40372c:	add	x0, x0, #0xb48
  403730:	b	40373c <ferror@plt+0xd8c>
  403734:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403738:	add	x0, x0, #0xb50
  40373c:	add	sp, sp, #0x10
  403740:	ret
  403744:	stp	x29, x30, [sp, #-64]!
  403748:	mov	x29, sp
  40374c:	stp	x19, x20, [sp, #16]
  403750:	str	x0, [sp, #40]
  403754:	ldr	x0, [sp, #40]
  403758:	ldr	x0, [x0]
  40375c:	bl	402550 <getspnam@plt>
  403760:	str	x0, [sp, #56]
  403764:	ldr	x0, [sp, #56]
  403768:	cmp	x0, #0x0
  40376c:	b.eq	4037f0 <ferror@plt+0xe40>  // b.none
  403770:	ldr	x0, [sp, #40]
  403774:	ldr	x19, [x0]
  403778:	ldr	x0, [sp, #56]
  40377c:	ldr	x0, [x0, #8]
  403780:	bl	4036e4 <ferror@plt+0xd34>
  403784:	mov	x20, x0
  403788:	ldr	x0, [sp, #56]
  40378c:	ldr	x1, [x0, #16]
  403790:	mov	x0, #0x5180                	// #20864
  403794:	movk	x0, #0x1, lsl #16
  403798:	mul	x0, x1, x0
  40379c:	bl	4036a0 <ferror@plt+0xcf0>
  4037a0:	mov	x8, x0
  4037a4:	ldr	x0, [sp, #56]
  4037a8:	ldr	x1, [x0, #24]
  4037ac:	ldr	x0, [sp, #56]
  4037b0:	ldr	x2, [x0, #32]
  4037b4:	ldr	x0, [sp, #56]
  4037b8:	ldr	x3, [x0, #40]
  4037bc:	ldr	x0, [sp, #56]
  4037c0:	ldr	x0, [x0, #48]
  4037c4:	mov	x7, x0
  4037c8:	mov	x6, x3
  4037cc:	mov	x5, x2
  4037d0:	mov	x4, x1
  4037d4:	mov	x3, x8
  4037d8:	mov	x2, x20
  4037dc:	mov	x1, x19
  4037e0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4037e4:	add	x0, x0, #0xb58
  4037e8:	bl	4028d0 <printf@plt>
  4037ec:	b	403818 <ferror@plt+0xe68>
  4037f0:	ldr	x0, [sp, #40]
  4037f4:	ldr	x19, [x0]
  4037f8:	ldr	x0, [sp, #40]
  4037fc:	ldr	x0, [x0, #8]
  403800:	bl	4036e4 <ferror@plt+0xd34>
  403804:	mov	x2, x0
  403808:	mov	x1, x19
  40380c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403810:	add	x0, x0, #0xb78
  403814:	bl	4028d0 <printf@plt>
  403818:	nop
  40381c:	ldp	x19, x20, [sp, #16]
  403820:	ldp	x29, x30, [sp], #64
  403824:	ret
  403828:	stp	x29, x30, [sp, #-96]!
  40382c:	mov	x29, sp
  403830:	stp	x19, x20, [sp, #16]
  403834:	str	x21, [sp, #32]
  403838:	str	w0, [sp, #60]
  40383c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403840:	add	x0, x0, #0x499
  403844:	ldrb	w0, [x0]
  403848:	cmp	w0, #0x0
  40384c:	b.eq	40391c <ferror@plt+0xf6c>  // b.none
  403850:	bl	408bb8 <ferror@plt+0x6208>
  403854:	cmp	w0, #0x0
  403858:	b.ne	40391c <ferror@plt+0xf6c>  // b.any
  40385c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403860:	add	x0, x0, #0x420
  403864:	ldr	x19, [x0]
  403868:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40386c:	add	x0, x0, #0xb80
  403870:	bl	402950 <gettext@plt>
  403874:	mov	x21, x0
  403878:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40387c:	add	x0, x0, #0xb88
  403880:	ldr	x20, [x0]
  403884:	bl	408a64 <ferror@plt+0x60b4>
  403888:	mov	x3, x0
  40388c:	mov	x2, x20
  403890:	mov	x1, x21
  403894:	mov	x0, x19
  403898:	bl	402980 <fprintf@plt>
  40389c:	mov	x1, #0x0                   	// #0
  4038a0:	mov	w0, #0x6                   	// #6
  4038a4:	bl	4029a0 <setlocale@plt>
  4038a8:	str	x0, [sp, #72]
  4038ac:	str	xzr, [sp, #88]
  4038b0:	ldr	x0, [sp, #72]
  4038b4:	cmp	x0, #0x0
  4038b8:	b.eq	4038c8 <ferror@plt+0xf18>  // b.none
  4038bc:	ldr	x0, [sp, #72]
  4038c0:	bl	4025d0 <strdup@plt>
  4038c4:	str	x0, [sp, #88]
  4038c8:	ldr	x0, [sp, #88]
  4038cc:	cmp	x0, #0x0
  4038d0:	b.eq	4038e4 <ferror@plt+0xf34>  // b.none
  4038d4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4038d8:	add	x1, x0, #0x7b0
  4038dc:	mov	w0, #0x6                   	// #6
  4038e0:	bl	4029a0 <setlocale@plt>
  4038e4:	bl	408a64 <ferror@plt+0x60b4>
  4038e8:	mov	x2, x0
  4038ec:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4038f0:	add	x1, x0, #0xba0
  4038f4:	mov	w0, #0x3                   	// #3
  4038f8:	bl	402300 <syslog@plt>
  4038fc:	ldr	x0, [sp, #88]
  403900:	cmp	x0, #0x0
  403904:	b.eq	40391c <ferror@plt+0xf6c>  // b.none
  403908:	ldr	x1, [sp, #88]
  40390c:	mov	w0, #0x6                   	// #6
  403910:	bl	4029a0 <setlocale@plt>
  403914:	ldr	x0, [sp, #88]
  403918:	bl	402700 <free@plt>
  40391c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403920:	add	x0, x0, #0x49a
  403924:	ldrb	w0, [x0]
  403928:	cmp	w0, #0x0
  40392c:	b.eq	4039fc <ferror@plt+0x104c>  // b.none
  403930:	bl	409334 <ferror@plt+0x6984>
  403934:	cmp	w0, #0x0
  403938:	b.ne	4039fc <ferror@plt+0x104c>  // b.any
  40393c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403940:	add	x0, x0, #0x420
  403944:	ldr	x19, [x0]
  403948:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40394c:	add	x0, x0, #0xb80
  403950:	bl	402950 <gettext@plt>
  403954:	mov	x21, x0
  403958:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40395c:	add	x0, x0, #0xb88
  403960:	ldr	x20, [x0]
  403964:	bl	4091d0 <ferror@plt+0x6820>
  403968:	mov	x3, x0
  40396c:	mov	x2, x20
  403970:	mov	x1, x21
  403974:	mov	x0, x19
  403978:	bl	402980 <fprintf@plt>
  40397c:	mov	x1, #0x0                   	// #0
  403980:	mov	w0, #0x6                   	// #6
  403984:	bl	4029a0 <setlocale@plt>
  403988:	str	x0, [sp, #64]
  40398c:	str	xzr, [sp, #80]
  403990:	ldr	x0, [sp, #64]
  403994:	cmp	x0, #0x0
  403998:	b.eq	4039a8 <ferror@plt+0xff8>  // b.none
  40399c:	ldr	x0, [sp, #64]
  4039a0:	bl	4025d0 <strdup@plt>
  4039a4:	str	x0, [sp, #80]
  4039a8:	ldr	x0, [sp, #80]
  4039ac:	cmp	x0, #0x0
  4039b0:	b.eq	4039c4 <ferror@plt+0x1014>  // b.none
  4039b4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4039b8:	add	x1, x0, #0x7b0
  4039bc:	mov	w0, #0x6                   	// #6
  4039c0:	bl	4029a0 <setlocale@plt>
  4039c4:	bl	4091d0 <ferror@plt+0x6820>
  4039c8:	mov	x2, x0
  4039cc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4039d0:	add	x1, x0, #0xba0
  4039d4:	mov	w0, #0x3                   	// #3
  4039d8:	bl	402300 <syslog@plt>
  4039dc:	ldr	x0, [sp, #80]
  4039e0:	cmp	x0, #0x0
  4039e4:	b.eq	4039fc <ferror@plt+0x104c>  // b.none
  4039e8:	ldr	x1, [sp, #80]
  4039ec:	mov	w0, #0x6                   	// #6
  4039f0:	bl	4029a0 <setlocale@plt>
  4039f4:	ldr	x0, [sp, #80]
  4039f8:	bl	402700 <free@plt>
  4039fc:	ldr	w0, [sp, #60]
  403a00:	bl	402320 <exit@plt>
  403a04:	stp	x29, x30, [sp, #-32]!
  403a08:	mov	x29, sp
  403a0c:	str	x19, [sp, #16]
  403a10:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403a14:	add	x0, x0, #0x420
  403a18:	ldr	x19, [x0]
  403a1c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403a20:	add	x0, x0, #0xbb8
  403a24:	bl	402950 <gettext@plt>
  403a28:	mov	x1, x0
  403a2c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403a30:	add	x0, x0, #0xb88
  403a34:	ldr	x0, [x0]
  403a38:	mov	x2, x0
  403a3c:	mov	x0, x19
  403a40:	bl	402980 <fprintf@plt>
  403a44:	mov	w0, #0x3                   	// #3
  403a48:	bl	403828 <ferror@plt+0xe78>
  403a4c:	nop
  403a50:	ldr	x19, [sp, #16]
  403a54:	ldp	x29, x30, [sp], #32
  403a58:	ret
  403a5c:	stp	x29, x30, [sp, #-64]!
  403a60:	mov	x29, sp
  403a64:	str	x19, [sp, #16]
  403a68:	str	x0, [sp, #40]
  403a6c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403a70:	add	x0, x0, #0x5a0
  403a74:	ldrb	w0, [x0]
  403a78:	cmp	w0, #0x0
  403a7c:	b.eq	403a90 <ferror@plt+0x10e0>  // b.none
  403a80:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403a84:	add	x0, x0, #0x4a0
  403a88:	bl	407738 <ferror@plt+0x4d88>
  403a8c:	str	x0, [sp, #40]
  403a90:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403a94:	add	x0, x0, #0x46a
  403a98:	ldrb	w0, [x0]
  403a9c:	cmp	w0, #0x0
  403aa0:	b.eq	403aac <ferror@plt+0x10fc>  // b.none
  403aa4:	ldr	x0, [sp, #40]
  403aa8:	strb	wzr, [x0]
  403aac:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403ab0:	add	x0, x0, #0x472
  403ab4:	ldrb	w0, [x0]
  403ab8:	cmp	w0, #0x0
  403abc:	b.eq	403b30 <ferror@plt+0x1180>  // b.none
  403ac0:	ldr	x0, [sp, #40]
  403ac4:	ldrb	w0, [x0]
  403ac8:	cmp	w0, #0x21
  403acc:	b.ne	403b30 <ferror@plt+0x1180>  // b.any
  403ad0:	ldr	x0, [sp, #40]
  403ad4:	add	x0, x0, #0x1
  403ad8:	ldrb	w0, [x0]
  403adc:	cmp	w0, #0x0
  403ae0:	b.ne	403b24 <ferror@plt+0x1174>  // b.any
  403ae4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403ae8:	add	x0, x0, #0x420
  403aec:	ldr	x19, [x0]
  403af0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403af4:	add	x0, x0, #0xbd0
  403af8:	bl	402950 <gettext@plt>
  403afc:	mov	x1, x0
  403b00:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403b04:	add	x0, x0, #0xb88
  403b08:	ldr	x0, [x0]
  403b0c:	mov	x2, x0
  403b10:	mov	x0, x19
  403b14:	bl	402980 <fprintf@plt>
  403b18:	mov	w0, #0x3                   	// #3
  403b1c:	bl	403828 <ferror@plt+0xe78>
  403b20:	b	403b30 <ferror@plt+0x1180>
  403b24:	ldr	x0, [sp, #40]
  403b28:	add	x0, x0, #0x1
  403b2c:	str	x0, [sp, #40]
  403b30:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403b34:	add	x0, x0, #0x46e
  403b38:	ldrb	w0, [x0]
  403b3c:	cmp	w0, #0x0
  403b40:	b.eq	403b88 <ferror@plt+0x11d8>  // b.none
  403b44:	ldr	x0, [sp, #40]
  403b48:	ldrb	w0, [x0]
  403b4c:	cmp	w0, #0x21
  403b50:	b.eq	403b88 <ferror@plt+0x11d8>  // b.none
  403b54:	ldr	x0, [sp, #40]
  403b58:	bl	4022e0 <strlen@plt>
  403b5c:	add	x0, x0, #0x2
  403b60:	bl	4076a8 <ferror@plt+0x4cf8>
  403b64:	str	x0, [sp, #56]
  403b68:	ldr	x0, [sp, #56]
  403b6c:	mov	w1, #0x21                  	// #33
  403b70:	strh	w1, [x0]
  403b74:	ldr	x1, [sp, #40]
  403b78:	ldr	x0, [sp, #56]
  403b7c:	bl	4024e0 <strcat@plt>
  403b80:	ldr	x0, [sp, #56]
  403b84:	str	x0, [sp, #40]
  403b88:	ldr	x0, [sp, #40]
  403b8c:	ldr	x19, [sp, #16]
  403b90:	ldp	x29, x30, [sp], #64
  403b94:	ret
  403b98:	stp	x29, x30, [sp, #-112]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	stp	x21, x22, [sp, #32]
  403ba8:	bl	408a70 <ferror@plt+0x60c0>
  403bac:	cmp	w0, #0x0
  403bb0:	b.ne	403bfc <ferror@plt+0x124c>  // b.any
  403bb4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403bb8:	add	x0, x0, #0x420
  403bbc:	ldr	x19, [x0]
  403bc0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403bc4:	add	x0, x0, #0xc68
  403bc8:	bl	402950 <gettext@plt>
  403bcc:	mov	x21, x0
  403bd0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403bd4:	add	x0, x0, #0xb88
  403bd8:	ldr	x20, [x0]
  403bdc:	bl	408a64 <ferror@plt+0x60b4>
  403be0:	mov	x3, x0
  403be4:	mov	x2, x20
  403be8:	mov	x1, x21
  403bec:	mov	x0, x19
  403bf0:	bl	402980 <fprintf@plt>
  403bf4:	mov	w0, #0x5                   	// #5
  403bf8:	bl	402320 <exit@plt>
  403bfc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403c00:	add	x0, x0, #0x499
  403c04:	mov	w1, #0x1                   	// #1
  403c08:	strb	w1, [x0]
  403c0c:	mov	w0, #0x42                  	// #66
  403c10:	bl	408a8c <ferror@plt+0x60dc>
  403c14:	cmp	w0, #0x0
  403c18:	b.ne	403ce4 <ferror@plt+0x1334>  // b.any
  403c1c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403c20:	add	x0, x0, #0x420
  403c24:	ldr	x19, [x0]
  403c28:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403c2c:	add	x0, x0, #0xc90
  403c30:	bl	402950 <gettext@plt>
  403c34:	mov	x21, x0
  403c38:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403c3c:	add	x0, x0, #0xb88
  403c40:	ldr	x20, [x0]
  403c44:	bl	408a64 <ferror@plt+0x60b4>
  403c48:	mov	x3, x0
  403c4c:	mov	x2, x20
  403c50:	mov	x1, x21
  403c54:	mov	x0, x19
  403c58:	bl	402980 <fprintf@plt>
  403c5c:	mov	x1, #0x0                   	// #0
  403c60:	mov	w0, #0x6                   	// #6
  403c64:	bl	4029a0 <setlocale@plt>
  403c68:	str	x0, [sp, #80]
  403c6c:	str	xzr, [sp, #104]
  403c70:	ldr	x0, [sp, #80]
  403c74:	cmp	x0, #0x0
  403c78:	b.eq	403c88 <ferror@plt+0x12d8>  // b.none
  403c7c:	ldr	x0, [sp, #80]
  403c80:	bl	4025d0 <strdup@plt>
  403c84:	str	x0, [sp, #104]
  403c88:	ldr	x0, [sp, #104]
  403c8c:	cmp	x0, #0x0
  403c90:	b.eq	403ca4 <ferror@plt+0x12f4>  // b.none
  403c94:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403c98:	add	x1, x0, #0x7b0
  403c9c:	mov	w0, #0x6                   	// #6
  403ca0:	bl	4029a0 <setlocale@plt>
  403ca4:	bl	408a64 <ferror@plt+0x60b4>
  403ca8:	mov	x2, x0
  403cac:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403cb0:	add	x1, x0, #0xca8
  403cb4:	mov	w0, #0x4                   	// #4
  403cb8:	bl	402300 <syslog@plt>
  403cbc:	ldr	x0, [sp, #104]
  403cc0:	cmp	x0, #0x0
  403cc4:	b.eq	403cdc <ferror@plt+0x132c>  // b.none
  403cc8:	ldr	x1, [sp, #104]
  403ccc:	mov	w0, #0x6                   	// #6
  403cd0:	bl	4029a0 <setlocale@plt>
  403cd4:	ldr	x0, [sp, #104]
  403cd8:	bl	402700 <free@plt>
  403cdc:	mov	w0, #0x4                   	// #4
  403ce0:	bl	403828 <ferror@plt+0xe78>
  403ce4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403ce8:	add	x0, x0, #0x458
  403cec:	ldr	x0, [x0]
  403cf0:	bl	408ab0 <ferror@plt+0x6100>
  403cf4:	str	x0, [sp, #72]
  403cf8:	ldr	x0, [sp, #72]
  403cfc:	cmp	x0, #0x0
  403d00:	b.ne	403d5c <ferror@plt+0x13ac>  // b.any
  403d04:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403d08:	add	x0, x0, #0x420
  403d0c:	ldr	x19, [x0]
  403d10:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403d14:	add	x0, x0, #0xcb8
  403d18:	bl	402950 <gettext@plt>
  403d1c:	mov	x22, x0
  403d20:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403d24:	add	x0, x0, #0xb88
  403d28:	ldr	x20, [x0]
  403d2c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403d30:	add	x0, x0, #0x458
  403d34:	ldr	x21, [x0]
  403d38:	bl	408a64 <ferror@plt+0x60b4>
  403d3c:	mov	x4, x0
  403d40:	mov	x3, x21
  403d44:	mov	x2, x20
  403d48:	mov	x1, x22
  403d4c:	mov	x0, x19
  403d50:	bl	402980 <fprintf@plt>
  403d54:	mov	w0, #0x1                   	// #1
  403d58:	bl	403828 <ferror@plt+0xe78>
  403d5c:	ldr	x0, [sp, #72]
  403d60:	bl	408ce4 <ferror@plt+0x6334>
  403d64:	str	x0, [sp, #64]
  403d68:	ldr	x0, [sp, #64]
  403d6c:	cmp	x0, #0x0
  403d70:	b.ne	403d78 <ferror@plt+0x13c8>  // b.any
  403d74:	bl	403a04 <ferror@plt+0x1054>
  403d78:	ldr	x0, [sp, #64]
  403d7c:	ldr	x0, [x0, #8]
  403d80:	bl	403a5c <ferror@plt+0x10ac>
  403d84:	mov	x1, x0
  403d88:	ldr	x0, [sp, #64]
  403d8c:	str	x1, [x0, #8]
  403d90:	ldr	x0, [sp, #64]
  403d94:	bl	408b1c <ferror@plt+0x616c>
  403d98:	cmp	w0, #0x0
  403d9c:	b.ne	403df8 <ferror@plt+0x1448>  // b.any
  403da0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403da4:	add	x0, x0, #0x420
  403da8:	ldr	x19, [x0]
  403dac:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403db0:	add	x0, x0, #0xce0
  403db4:	bl	402950 <gettext@plt>
  403db8:	mov	x21, x0
  403dbc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403dc0:	add	x0, x0, #0xb88
  403dc4:	ldr	x20, [x0]
  403dc8:	bl	408a64 <ferror@plt+0x60b4>
  403dcc:	mov	x1, x0
  403dd0:	ldr	x0, [sp, #64]
  403dd4:	ldr	x0, [x0]
  403dd8:	mov	x4, x0
  403ddc:	mov	x3, x1
  403de0:	mov	x2, x20
  403de4:	mov	x1, x21
  403de8:	mov	x0, x19
  403dec:	bl	402980 <fprintf@plt>
  403df0:	mov	w0, #0x3                   	// #3
  403df4:	bl	403828 <ferror@plt+0xe78>
  403df8:	bl	408b9c <ferror@plt+0x61ec>
  403dfc:	cmp	w0, #0x0
  403e00:	b.ne	403ecc <ferror@plt+0x151c>  // b.any
  403e04:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403e08:	add	x0, x0, #0x420
  403e0c:	ldr	x19, [x0]
  403e10:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403e14:	add	x0, x0, #0xd10
  403e18:	bl	402950 <gettext@plt>
  403e1c:	mov	x21, x0
  403e20:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403e24:	add	x0, x0, #0xb88
  403e28:	ldr	x20, [x0]
  403e2c:	bl	408a64 <ferror@plt+0x60b4>
  403e30:	mov	x3, x0
  403e34:	mov	x2, x20
  403e38:	mov	x1, x21
  403e3c:	mov	x0, x19
  403e40:	bl	402980 <fprintf@plt>
  403e44:	mov	x1, #0x0                   	// #0
  403e48:	mov	w0, #0x6                   	// #6
  403e4c:	bl	4029a0 <setlocale@plt>
  403e50:	str	x0, [sp, #56]
  403e54:	str	xzr, [sp, #96]
  403e58:	ldr	x0, [sp, #56]
  403e5c:	cmp	x0, #0x0
  403e60:	b.eq	403e70 <ferror@plt+0x14c0>  // b.none
  403e64:	ldr	x0, [sp, #56]
  403e68:	bl	4025d0 <strdup@plt>
  403e6c:	str	x0, [sp, #96]
  403e70:	ldr	x0, [sp, #96]
  403e74:	cmp	x0, #0x0
  403e78:	b.eq	403e8c <ferror@plt+0x14dc>  // b.none
  403e7c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403e80:	add	x1, x0, #0x7b0
  403e84:	mov	w0, #0x6                   	// #6
  403e88:	bl	4029a0 <setlocale@plt>
  403e8c:	bl	408a64 <ferror@plt+0x60b4>
  403e90:	mov	x2, x0
  403e94:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403e98:	add	x1, x0, #0xd40
  403e9c:	mov	w0, #0x3                   	// #3
  403ea0:	bl	402300 <syslog@plt>
  403ea4:	ldr	x0, [sp, #96]
  403ea8:	cmp	x0, #0x0
  403eac:	b.eq	403ec4 <ferror@plt+0x1514>  // b.none
  403eb0:	ldr	x1, [sp, #96]
  403eb4:	mov	w0, #0x6                   	// #6
  403eb8:	bl	4029a0 <setlocale@plt>
  403ebc:	ldr	x0, [sp, #96]
  403ec0:	bl	402700 <free@plt>
  403ec4:	mov	w0, #0x3                   	// #3
  403ec8:	bl	403828 <ferror@plt+0xe78>
  403ecc:	bl	408bb8 <ferror@plt+0x6208>
  403ed0:	cmp	w0, #0x0
  403ed4:	b.ne	403f98 <ferror@plt+0x15e8>  // b.any
  403ed8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403edc:	add	x0, x0, #0x420
  403ee0:	ldr	x19, [x0]
  403ee4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403ee8:	add	x0, x0, #0xb80
  403eec:	bl	402950 <gettext@plt>
  403ef0:	mov	x21, x0
  403ef4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403ef8:	add	x0, x0, #0xb88
  403efc:	ldr	x20, [x0]
  403f00:	bl	408a64 <ferror@plt+0x60b4>
  403f04:	mov	x3, x0
  403f08:	mov	x2, x20
  403f0c:	mov	x1, x21
  403f10:	mov	x0, x19
  403f14:	bl	402980 <fprintf@plt>
  403f18:	mov	x1, #0x0                   	// #0
  403f1c:	mov	w0, #0x6                   	// #6
  403f20:	bl	4029a0 <setlocale@plt>
  403f24:	str	x0, [sp, #48]
  403f28:	str	xzr, [sp, #88]
  403f2c:	ldr	x0, [sp, #48]
  403f30:	cmp	x0, #0x0
  403f34:	b.eq	403f44 <ferror@plt+0x1594>  // b.none
  403f38:	ldr	x0, [sp, #48]
  403f3c:	bl	4025d0 <strdup@plt>
  403f40:	str	x0, [sp, #88]
  403f44:	ldr	x0, [sp, #88]
  403f48:	cmp	x0, #0x0
  403f4c:	b.eq	403f60 <ferror@plt+0x15b0>  // b.none
  403f50:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403f54:	add	x1, x0, #0x7b0
  403f58:	mov	w0, #0x6                   	// #6
  403f5c:	bl	4029a0 <setlocale@plt>
  403f60:	bl	408a64 <ferror@plt+0x60b4>
  403f64:	mov	x2, x0
  403f68:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403f6c:	add	x1, x0, #0xba0
  403f70:	mov	w0, #0x3                   	// #3
  403f74:	bl	402300 <syslog@plt>
  403f78:	ldr	x0, [sp, #88]
  403f7c:	cmp	x0, #0x0
  403f80:	b.eq	403f98 <ferror@plt+0x15e8>  // b.none
  403f84:	ldr	x1, [sp, #88]
  403f88:	mov	w0, #0x6                   	// #6
  403f8c:	bl	4029a0 <setlocale@plt>
  403f90:	ldr	x0, [sp, #88]
  403f94:	bl	402700 <free@plt>
  403f98:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403f9c:	add	x0, x0, #0x499
  403fa0:	strb	wzr, [x0]
  403fa4:	nop
  403fa8:	ldp	x19, x20, [sp, #16]
  403fac:	ldp	x21, x22, [sp, #32]
  403fb0:	ldp	x29, x30, [sp], #112
  403fb4:	ret
  403fb8:	stp	x29, x30, [sp, #-128]!
  403fbc:	mov	x29, sp
  403fc0:	stp	x19, x20, [sp, #16]
  403fc4:	str	x21, [sp, #32]
  403fc8:	bl	40921c <ferror@plt+0x686c>
  403fcc:	cmp	w0, #0x0
  403fd0:	b.ne	40401c <ferror@plt+0x166c>  // b.any
  403fd4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403fd8:	add	x0, x0, #0x420
  403fdc:	ldr	x19, [x0]
  403fe0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  403fe4:	add	x0, x0, #0xc68
  403fe8:	bl	402950 <gettext@plt>
  403fec:	mov	x21, x0
  403ff0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  403ff4:	add	x0, x0, #0xb88
  403ff8:	ldr	x20, [x0]
  403ffc:	bl	4091d0 <ferror@plt+0x6820>
  404000:	mov	x3, x0
  404004:	mov	x2, x20
  404008:	mov	x1, x21
  40400c:	mov	x0, x19
  404010:	bl	402980 <fprintf@plt>
  404014:	mov	w0, #0x5                   	// #5
  404018:	bl	402320 <exit@plt>
  40401c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404020:	add	x0, x0, #0x49a
  404024:	mov	w1, #0x1                   	// #1
  404028:	strb	w1, [x0]
  40402c:	mov	w0, #0x42                  	// #66
  404030:	bl	409238 <ferror@plt+0x6888>
  404034:	cmp	w0, #0x0
  404038:	b.ne	404104 <ferror@plt+0x1754>  // b.any
  40403c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404040:	add	x0, x0, #0x420
  404044:	ldr	x19, [x0]
  404048:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40404c:	add	x0, x0, #0xc90
  404050:	bl	402950 <gettext@plt>
  404054:	mov	x21, x0
  404058:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40405c:	add	x0, x0, #0xb88
  404060:	ldr	x20, [x0]
  404064:	bl	4091d0 <ferror@plt+0x6820>
  404068:	mov	x3, x0
  40406c:	mov	x2, x20
  404070:	mov	x1, x21
  404074:	mov	x0, x19
  404078:	bl	402980 <fprintf@plt>
  40407c:	mov	x1, #0x0                   	// #0
  404080:	mov	w0, #0x6                   	// #6
  404084:	bl	4029a0 <setlocale@plt>
  404088:	str	x0, [sp, #88]
  40408c:	str	xzr, [sp, #120]
  404090:	ldr	x0, [sp, #88]
  404094:	cmp	x0, #0x0
  404098:	b.eq	4040a8 <ferror@plt+0x16f8>  // b.none
  40409c:	ldr	x0, [sp, #88]
  4040a0:	bl	4025d0 <strdup@plt>
  4040a4:	str	x0, [sp, #120]
  4040a8:	ldr	x0, [sp, #120]
  4040ac:	cmp	x0, #0x0
  4040b0:	b.eq	4040c4 <ferror@plt+0x1714>  // b.none
  4040b4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4040b8:	add	x1, x0, #0x7b0
  4040bc:	mov	w0, #0x6                   	// #6
  4040c0:	bl	4029a0 <setlocale@plt>
  4040c4:	bl	4091d0 <ferror@plt+0x6820>
  4040c8:	mov	x2, x0
  4040cc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4040d0:	add	x1, x0, #0xca8
  4040d4:	mov	w0, #0x4                   	// #4
  4040d8:	bl	402300 <syslog@plt>
  4040dc:	ldr	x0, [sp, #120]
  4040e0:	cmp	x0, #0x0
  4040e4:	b.eq	4040fc <ferror@plt+0x174c>  // b.none
  4040e8:	ldr	x1, [sp, #120]
  4040ec:	mov	w0, #0x6                   	// #6
  4040f0:	bl	4029a0 <setlocale@plt>
  4040f4:	ldr	x0, [sp, #120]
  4040f8:	bl	402700 <free@plt>
  4040fc:	mov	w0, #0x3                   	// #3
  404100:	bl	403828 <ferror@plt+0xe78>
  404104:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404108:	add	x0, x0, #0x458
  40410c:	ldr	x0, [x0]
  404110:	bl	409268 <ferror@plt+0x68b8>
  404114:	str	x0, [sp, #80]
  404118:	ldr	x0, [sp, #80]
  40411c:	cmp	x0, #0x0
  404120:	b.ne	404208 <ferror@plt+0x1858>  // b.any
  404124:	bl	40930c <ferror@plt+0x695c>
  404128:	bl	403b98 <ferror@plt+0x11e8>
  40412c:	bl	409334 <ferror@plt+0x6984>
  404130:	cmp	w0, #0x0
  404134:	b.ne	4041f8 <ferror@plt+0x1848>  // b.any
  404138:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40413c:	add	x0, x0, #0x420
  404140:	ldr	x19, [x0]
  404144:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404148:	add	x0, x0, #0xb80
  40414c:	bl	402950 <gettext@plt>
  404150:	mov	x21, x0
  404154:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404158:	add	x0, x0, #0xb88
  40415c:	ldr	x20, [x0]
  404160:	bl	4091d0 <ferror@plt+0x6820>
  404164:	mov	x3, x0
  404168:	mov	x2, x20
  40416c:	mov	x1, x21
  404170:	mov	x0, x19
  404174:	bl	402980 <fprintf@plt>
  404178:	mov	x1, #0x0                   	// #0
  40417c:	mov	w0, #0x6                   	// #6
  404180:	bl	4029a0 <setlocale@plt>
  404184:	str	x0, [sp, #48]
  404188:	str	xzr, [sp, #112]
  40418c:	ldr	x0, [sp, #48]
  404190:	cmp	x0, #0x0
  404194:	b.eq	4041a4 <ferror@plt+0x17f4>  // b.none
  404198:	ldr	x0, [sp, #48]
  40419c:	bl	4025d0 <strdup@plt>
  4041a0:	str	x0, [sp, #112]
  4041a4:	ldr	x0, [sp, #112]
  4041a8:	cmp	x0, #0x0
  4041ac:	b.eq	4041c0 <ferror@plt+0x1810>  // b.none
  4041b0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4041b4:	add	x1, x0, #0x7b0
  4041b8:	mov	w0, #0x6                   	// #6
  4041bc:	bl	4029a0 <setlocale@plt>
  4041c0:	bl	4091d0 <ferror@plt+0x6820>
  4041c4:	mov	x2, x0
  4041c8:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4041cc:	add	x1, x0, #0xba0
  4041d0:	mov	w0, #0x3                   	// #3
  4041d4:	bl	402300 <syslog@plt>
  4041d8:	ldr	x0, [sp, #112]
  4041dc:	cmp	x0, #0x0
  4041e0:	b.eq	4041f8 <ferror@plt+0x1848>  // b.none
  4041e4:	ldr	x1, [sp, #112]
  4041e8:	mov	w0, #0x6                   	// #6
  4041ec:	bl	4029a0 <setlocale@plt>
  4041f0:	ldr	x0, [sp, #112]
  4041f4:	bl	402700 <free@plt>
  4041f8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4041fc:	add	x0, x0, #0x49a
  404200:	strb	wzr, [x0]
  404204:	b	404568 <ferror@plt+0x1bb8>
  404208:	ldr	x0, [sp, #80]
  40420c:	bl	4093ac <ferror@plt+0x69fc>
  404210:	str	x0, [sp, #72]
  404214:	ldr	x0, [sp, #72]
  404218:	cmp	x0, #0x0
  40421c:	b.ne	404224 <ferror@plt+0x1874>  // b.any
  404220:	bl	403a04 <ferror@plt+0x1054>
  404224:	ldr	x0, [sp, #72]
  404228:	ldr	x0, [x0, #8]
  40422c:	bl	403a5c <ferror@plt+0x10ac>
  404230:	mov	x1, x0
  404234:	ldr	x0, [sp, #72]
  404238:	str	x1, [x0, #8]
  40423c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404240:	add	x0, x0, #0x474
  404244:	ldrb	w0, [x0]
  404248:	cmp	w0, #0x0
  40424c:	b.eq	404264 <ferror@plt+0x18b4>  // b.none
  404250:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404254:	add	x0, x0, #0x480
  404258:	ldr	x1, [x0]
  40425c:	ldr	x0, [sp, #72]
  404260:	str	x1, [x0, #32]
  404264:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404268:	add	x0, x0, #0x46f
  40426c:	ldrb	w0, [x0]
  404270:	cmp	w0, #0x0
  404274:	b.eq	40428c <ferror@plt+0x18dc>  // b.none
  404278:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40427c:	add	x0, x0, #0x478
  404280:	ldr	x1, [x0]
  404284:	ldr	x0, [sp, #72]
  404288:	str	x1, [x0, #24]
  40428c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404290:	add	x0, x0, #0x473
  404294:	ldrb	w0, [x0]
  404298:	cmp	w0, #0x0
  40429c:	b.eq	4042b4 <ferror@plt+0x1904>  // b.none
  4042a0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4042a4:	add	x0, x0, #0x488
  4042a8:	ldr	x1, [x0]
  4042ac:	ldr	x0, [sp, #72]
  4042b0:	str	x1, [x0, #40]
  4042b4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4042b8:	add	x0, x0, #0x46c
  4042bc:	ldrb	w0, [x0]
  4042c0:	cmp	w0, #0x0
  4042c4:	b.eq	4042dc <ferror@plt+0x192c>  // b.none
  4042c8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4042cc:	add	x0, x0, #0x490
  4042d0:	ldr	x1, [x0]
  4042d4:	ldr	x0, [sp, #72]
  4042d8:	str	x1, [x0, #48]
  4042dc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4042e0:	add	x0, x0, #0x498
  4042e4:	ldrb	w0, [x0]
  4042e8:	cmp	w0, #0x0
  4042ec:	b.eq	404338 <ferror@plt+0x1988>  // b.none
  4042f0:	bl	405c64 <ferror@plt+0x32b4>
  4042f4:	mov	x1, #0x2957                	// #10583
  4042f8:	movk	x1, #0xce51, lsl #16
  4042fc:	movk	x1, #0xc8a0, lsl #32
  404300:	movk	x1, #0x1845, lsl #48
  404304:	smulh	x1, x0, x1
  404308:	asr	x1, x1, #13
  40430c:	asr	x0, x0, #63
  404310:	sub	x1, x1, x0
  404314:	ldr	x0, [sp, #72]
  404318:	str	x1, [x0, #16]
  40431c:	ldr	x0, [sp, #72]
  404320:	ldr	x0, [x0, #16]
  404324:	cmp	x0, #0x0
  404328:	b.ne	404338 <ferror@plt+0x1988>  // b.any
  40432c:	ldr	x0, [sp, #72]
  404330:	mov	x1, #0xffffffffffffffff    	// #-1
  404334:	str	x1, [x0, #16]
  404338:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40433c:	add	x0, x0, #0x46b
  404340:	ldrb	w0, [x0]
  404344:	cmp	w0, #0x0
  404348:	b.eq	404354 <ferror@plt+0x19a4>  // b.none
  40434c:	ldr	x0, [sp, #72]
  404350:	str	xzr, [x0, #16]
  404354:	ldr	x0, [sp, #72]
  404358:	bl	40928c <ferror@plt+0x68dc>
  40435c:	cmp	w0, #0x0
  404360:	b.ne	4043bc <ferror@plt+0x1a0c>  // b.any
  404364:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404368:	add	x0, x0, #0x420
  40436c:	ldr	x19, [x0]
  404370:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404374:	add	x0, x0, #0xce0
  404378:	bl	402950 <gettext@plt>
  40437c:	mov	x21, x0
  404380:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404384:	add	x0, x0, #0xb88
  404388:	ldr	x20, [x0]
  40438c:	bl	4091d0 <ferror@plt+0x6820>
  404390:	mov	x1, x0
  404394:	ldr	x0, [sp, #72]
  404398:	ldr	x0, [x0]
  40439c:	mov	x4, x0
  4043a0:	mov	x3, x1
  4043a4:	mov	x2, x20
  4043a8:	mov	x1, x21
  4043ac:	mov	x0, x19
  4043b0:	bl	402980 <fprintf@plt>
  4043b4:	mov	w0, #0x3                   	// #3
  4043b8:	bl	403828 <ferror@plt+0xe78>
  4043bc:	bl	40930c <ferror@plt+0x695c>
  4043c0:	cmp	w0, #0x0
  4043c4:	b.ne	404490 <ferror@plt+0x1ae0>  // b.any
  4043c8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4043cc:	add	x0, x0, #0x420
  4043d0:	ldr	x19, [x0]
  4043d4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4043d8:	add	x0, x0, #0xd10
  4043dc:	bl	402950 <gettext@plt>
  4043e0:	mov	x21, x0
  4043e4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4043e8:	add	x0, x0, #0xb88
  4043ec:	ldr	x20, [x0]
  4043f0:	bl	4091d0 <ferror@plt+0x6820>
  4043f4:	mov	x3, x0
  4043f8:	mov	x2, x20
  4043fc:	mov	x1, x21
  404400:	mov	x0, x19
  404404:	bl	402980 <fprintf@plt>
  404408:	mov	x1, #0x0                   	// #0
  40440c:	mov	w0, #0x6                   	// #6
  404410:	bl	4029a0 <setlocale@plt>
  404414:	str	x0, [sp, #64]
  404418:	str	xzr, [sp, #104]
  40441c:	ldr	x0, [sp, #64]
  404420:	cmp	x0, #0x0
  404424:	b.eq	404434 <ferror@plt+0x1a84>  // b.none
  404428:	ldr	x0, [sp, #64]
  40442c:	bl	4025d0 <strdup@plt>
  404430:	str	x0, [sp, #104]
  404434:	ldr	x0, [sp, #104]
  404438:	cmp	x0, #0x0
  40443c:	b.eq	404450 <ferror@plt+0x1aa0>  // b.none
  404440:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404444:	add	x1, x0, #0x7b0
  404448:	mov	w0, #0x6                   	// #6
  40444c:	bl	4029a0 <setlocale@plt>
  404450:	bl	4091d0 <ferror@plt+0x6820>
  404454:	mov	x2, x0
  404458:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40445c:	add	x1, x0, #0xd40
  404460:	mov	w0, #0x3                   	// #3
  404464:	bl	402300 <syslog@plt>
  404468:	ldr	x0, [sp, #104]
  40446c:	cmp	x0, #0x0
  404470:	b.eq	404488 <ferror@plt+0x1ad8>  // b.none
  404474:	ldr	x1, [sp, #104]
  404478:	mov	w0, #0x6                   	// #6
  40447c:	bl	4029a0 <setlocale@plt>
  404480:	ldr	x0, [sp, #104]
  404484:	bl	402700 <free@plt>
  404488:	mov	w0, #0x3                   	// #3
  40448c:	bl	403828 <ferror@plt+0xe78>
  404490:	bl	409334 <ferror@plt+0x6984>
  404494:	cmp	w0, #0x0
  404498:	b.ne	40455c <ferror@plt+0x1bac>  // b.any
  40449c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4044a0:	add	x0, x0, #0x420
  4044a4:	ldr	x19, [x0]
  4044a8:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4044ac:	add	x0, x0, #0xb80
  4044b0:	bl	402950 <gettext@plt>
  4044b4:	mov	x21, x0
  4044b8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4044bc:	add	x0, x0, #0xb88
  4044c0:	ldr	x20, [x0]
  4044c4:	bl	4091d0 <ferror@plt+0x6820>
  4044c8:	mov	x3, x0
  4044cc:	mov	x2, x20
  4044d0:	mov	x1, x21
  4044d4:	mov	x0, x19
  4044d8:	bl	402980 <fprintf@plt>
  4044dc:	mov	x1, #0x0                   	// #0
  4044e0:	mov	w0, #0x6                   	// #6
  4044e4:	bl	4029a0 <setlocale@plt>
  4044e8:	str	x0, [sp, #56]
  4044ec:	str	xzr, [sp, #96]
  4044f0:	ldr	x0, [sp, #56]
  4044f4:	cmp	x0, #0x0
  4044f8:	b.eq	404508 <ferror@plt+0x1b58>  // b.none
  4044fc:	ldr	x0, [sp, #56]
  404500:	bl	4025d0 <strdup@plt>
  404504:	str	x0, [sp, #96]
  404508:	ldr	x0, [sp, #96]
  40450c:	cmp	x0, #0x0
  404510:	b.eq	404524 <ferror@plt+0x1b74>  // b.none
  404514:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404518:	add	x1, x0, #0x7b0
  40451c:	mov	w0, #0x6                   	// #6
  404520:	bl	4029a0 <setlocale@plt>
  404524:	bl	4091d0 <ferror@plt+0x6820>
  404528:	mov	x2, x0
  40452c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404530:	add	x1, x0, #0xba0
  404534:	mov	w0, #0x3                   	// #3
  404538:	bl	402300 <syslog@plt>
  40453c:	ldr	x0, [sp, #96]
  404540:	cmp	x0, #0x0
  404544:	b.eq	40455c <ferror@plt+0x1bac>  // b.none
  404548:	ldr	x1, [sp, #96]
  40454c:	mov	w0, #0x6                   	// #6
  404550:	bl	4029a0 <setlocale@plt>
  404554:	ldr	x0, [sp, #96]
  404558:	bl	402700 <free@plt>
  40455c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404560:	add	x0, x0, #0x49a
  404564:	strb	wzr, [x0]
  404568:	ldp	x19, x20, [sp, #16]
  40456c:	ldr	x21, [sp, #32]
  404570:	ldp	x29, x30, [sp], #128
  404574:	ret
  404578:	stp	x29, x30, [sp, #-144]!
  40457c:	mov	x29, sp
  404580:	str	x19, [sp, #16]
  404584:	str	w0, [sp, #44]
  404588:	str	x1, [sp, #32]
  40458c:	bl	405a70 <ferror@plt+0x30c0>
  404590:	ldr	x0, [sp, #32]
  404594:	ldr	x0, [x0]
  404598:	bl	405490 <ferror@plt+0x2ae0>
  40459c:	mov	x1, x0
  4045a0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4045a4:	add	x0, x0, #0xb88
  4045a8:	str	x1, [x0]
  4045ac:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4045b0:	add	x1, x0, #0xd68
  4045b4:	mov	w0, #0x6                   	// #6
  4045b8:	bl	4029a0 <setlocale@plt>
  4045bc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4045c0:	add	x1, x0, #0xd70
  4045c4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4045c8:	add	x0, x0, #0xd88
  4045cc:	bl	4024c0 <bindtextdomain@plt>
  4045d0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4045d4:	add	x0, x0, #0xd88
  4045d8:	bl	402690 <textdomain@plt>
  4045dc:	ldr	x2, [sp, #32]
  4045e0:	ldr	w1, [sp, #44]
  4045e4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4045e8:	add	x0, x0, #0xd90
  4045ec:	bl	4069b4 <ferror@plt+0x4004>
  4045f0:	bl	402370 <getuid@plt>
  4045f4:	cmp	w0, #0x0
  4045f8:	cset	w0, eq  // eq = none
  4045fc:	and	w1, w0, #0xff
  404600:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404604:	add	x0, x0, #0x468
  404608:	strb	w1, [x0]
  40460c:	mov	w2, #0x50                  	// #80
  404610:	mov	w1, #0x1                   	// #1
  404614:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404618:	add	x0, x0, #0xd98
  40461c:	bl	402650 <openlog@plt>
  404620:	b	404b90 <ferror@plt+0x21e0>
  404624:	ldr	w0, [sp, #100]
  404628:	cmp	w0, #0x78
  40462c:	b.eq	404adc <ferror@plt+0x212c>  // b.none
  404630:	ldr	w0, [sp, #100]
  404634:	cmp	w0, #0x78
  404638:	b.gt	404b88 <ferror@plt+0x21d8>
  40463c:	ldr	w0, [sp, #100]
  404640:	cmp	w0, #0x77
  404644:	b.eq	404a30 <ferror@plt+0x2080>  // b.none
  404648:	ldr	w0, [sp, #100]
  40464c:	cmp	w0, #0x77
  404650:	b.gt	404b88 <ferror@plt+0x21d8>
  404654:	ldr	w0, [sp, #100]
  404658:	cmp	w0, #0x75
  40465c:	b.eq	404a0c <ferror@plt+0x205c>  // b.none
  404660:	ldr	w0, [sp, #100]
  404664:	cmp	w0, #0x75
  404668:	b.gt	404b88 <ferror@plt+0x21d8>
  40466c:	ldr	w0, [sp, #100]
  404670:	cmp	w0, #0x72
  404674:	b.eq	404984 <ferror@plt+0x1fd4>  // b.none
  404678:	ldr	w0, [sp, #100]
  40467c:	cmp	w0, #0x72
  404680:	b.gt	404b88 <ferror@plt+0x21d8>
  404684:	ldr	w0, [sp, #100]
  404688:	cmp	w0, #0x71
  40468c:	b.eq	404970 <ferror@plt+0x1fc0>  // b.none
  404690:	ldr	w0, [sp, #100]
  404694:	cmp	w0, #0x71
  404698:	b.gt	404b88 <ferror@plt+0x21d8>
  40469c:	ldr	w0, [sp, #100]
  4046a0:	cmp	w0, #0x6e
  4046a4:	b.eq	4048c4 <ferror@plt+0x1f14>  // b.none
  4046a8:	ldr	w0, [sp, #100]
  4046ac:	cmp	w0, #0x6e
  4046b0:	b.gt	404b88 <ferror@plt+0x21d8>
  4046b4:	ldr	w0, [sp, #100]
  4046b8:	cmp	w0, #0x6c
  4046bc:	b.eq	4048a0 <ferror@plt+0x1ef0>  // b.none
  4046c0:	ldr	w0, [sp, #100]
  4046c4:	cmp	w0, #0x6c
  4046c8:	b.gt	404b88 <ferror@plt+0x21d8>
  4046cc:	ldr	w0, [sp, #100]
  4046d0:	cmp	w0, #0x6b
  4046d4:	b.eq	40488c <ferror@plt+0x1edc>  // b.none
  4046d8:	ldr	w0, [sp, #100]
  4046dc:	cmp	w0, #0x6b
  4046e0:	b.gt	404b88 <ferror@plt+0x21d8>
  4046e4:	ldr	w0, [sp, #100]
  4046e8:	cmp	w0, #0x69
  4046ec:	b.eq	4047e0 <ferror@plt+0x1e30>  // b.none
  4046f0:	ldr	w0, [sp, #100]
  4046f4:	cmp	w0, #0x69
  4046f8:	b.gt	404b88 <ferror@plt+0x21d8>
  4046fc:	ldr	w0, [sp, #100]
  404700:	cmp	w0, #0x68
  404704:	b.eq	4047d4 <ferror@plt+0x1e24>  // b.none
  404708:	ldr	w0, [sp, #100]
  40470c:	cmp	w0, #0x68
  404710:	b.gt	404b88 <ferror@plt+0x21d8>
  404714:	ldr	w0, [sp, #100]
  404718:	cmp	w0, #0x65
  40471c:	b.eq	4047b0 <ferror@plt+0x1e00>  // b.none
  404720:	ldr	w0, [sp, #100]
  404724:	cmp	w0, #0x65
  404728:	b.gt	404b88 <ferror@plt+0x21d8>
  40472c:	ldr	w0, [sp, #100]
  404730:	cmp	w0, #0x64
  404734:	b.eq	40478c <ferror@plt+0x1ddc>  // b.none
  404738:	ldr	w0, [sp, #100]
  40473c:	cmp	w0, #0x64
  404740:	b.gt	404b88 <ferror@plt+0x21d8>
  404744:	ldr	w0, [sp, #100]
  404748:	cmp	w0, #0x61
  40474c:	b.eq	404778 <ferror@plt+0x1dc8>  // b.none
  404750:	ldr	w0, [sp, #100]
  404754:	cmp	w0, #0x61
  404758:	b.gt	404b88 <ferror@plt+0x21d8>
  40475c:	ldr	w0, [sp, #100]
  404760:	cmp	w0, #0x52
  404764:	b.eq	404b90 <ferror@plt+0x21e0>  // b.none
  404768:	ldr	w0, [sp, #100]
  40476c:	cmp	w0, #0x53
  404770:	b.eq	4049f8 <ferror@plt+0x2048>  // b.none
  404774:	b	404b88 <ferror@plt+0x21d8>
  404778:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40477c:	add	x0, x0, #0x469
  404780:	mov	w1, #0x1                   	// #1
  404784:	strb	w1, [x0]
  404788:	b	404b90 <ferror@plt+0x21e0>
  40478c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404790:	add	x0, x0, #0x46a
  404794:	mov	w1, #0x1                   	// #1
  404798:	strb	w1, [x0]
  40479c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4047a0:	add	x0, x0, #0x475
  4047a4:	mov	w1, #0x1                   	// #1
  4047a8:	strb	w1, [x0]
  4047ac:	b	404b90 <ferror@plt+0x21e0>
  4047b0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4047b4:	add	x0, x0, #0x46b
  4047b8:	mov	w1, #0x1                   	// #1
  4047bc:	strb	w1, [x0]
  4047c0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4047c4:	add	x0, x0, #0x475
  4047c8:	mov	w1, #0x1                   	// #1
  4047cc:	strb	w1, [x0]
  4047d0:	b	404b90 <ferror@plt+0x21e0>
  4047d4:	mov	w0, #0x0                   	// #0
  4047d8:	bl	402acc <ferror@plt+0x11c>
  4047dc:	b	404b90 <ferror@plt+0x21e0>
  4047e0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4047e4:	add	x0, x0, #0x428
  4047e8:	ldr	x2, [x0]
  4047ec:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4047f0:	add	x1, x0, #0x490
  4047f4:	mov	x0, x2
  4047f8:	bl	408328 <ferror@plt+0x5978>
  4047fc:	cmp	w0, #0x0
  404800:	b.eq	404818 <ferror@plt+0x1e68>  // b.none
  404804:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404808:	add	x0, x0, #0x490
  40480c:	ldr	x0, [x0]
  404810:	cmn	x0, #0x1
  404814:	b.ge	404868 <ferror@plt+0x1eb8>  // b.tcont
  404818:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40481c:	add	x0, x0, #0x420
  404820:	ldr	x19, [x0]
  404824:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404828:	add	x0, x0, #0xda0
  40482c:	bl	402950 <gettext@plt>
  404830:	mov	x4, x0
  404834:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404838:	add	x0, x0, #0xb88
  40483c:	ldr	x1, [x0]
  404840:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404844:	add	x0, x0, #0x428
  404848:	ldr	x0, [x0]
  40484c:	mov	x3, x0
  404850:	mov	x2, x1
  404854:	mov	x1, x4
  404858:	mov	x0, x19
  40485c:	bl	402980 <fprintf@plt>
  404860:	mov	w0, #0x6                   	// #6
  404864:	bl	402acc <ferror@plt+0x11c>
  404868:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40486c:	add	x0, x0, #0x46c
  404870:	mov	w1, #0x1                   	// #1
  404874:	strb	w1, [x0]
  404878:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40487c:	add	x0, x0, #0x475
  404880:	mov	w1, #0x1                   	// #1
  404884:	strb	w1, [x0]
  404888:	b	404b90 <ferror@plt+0x21e0>
  40488c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404890:	add	x0, x0, #0x46d
  404894:	mov	w1, #0x1                   	// #1
  404898:	strb	w1, [x0]
  40489c:	b	404b90 <ferror@plt+0x21e0>
  4048a0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4048a4:	add	x0, x0, #0x46e
  4048a8:	mov	w1, #0x1                   	// #1
  4048ac:	strb	w1, [x0]
  4048b0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4048b4:	add	x0, x0, #0x475
  4048b8:	mov	w1, #0x1                   	// #1
  4048bc:	strb	w1, [x0]
  4048c0:	b	404b90 <ferror@plt+0x21e0>
  4048c4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4048c8:	add	x0, x0, #0x428
  4048cc:	ldr	x2, [x0]
  4048d0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4048d4:	add	x1, x0, #0x478
  4048d8:	mov	x0, x2
  4048dc:	bl	408328 <ferror@plt+0x5978>
  4048e0:	cmp	w0, #0x0
  4048e4:	b.eq	4048fc <ferror@plt+0x1f4c>  // b.none
  4048e8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4048ec:	add	x0, x0, #0x478
  4048f0:	ldr	x0, [x0]
  4048f4:	cmn	x0, #0x1
  4048f8:	b.ge	40494c <ferror@plt+0x1f9c>  // b.tcont
  4048fc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404900:	add	x0, x0, #0x420
  404904:	ldr	x19, [x0]
  404908:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40490c:	add	x0, x0, #0xda0
  404910:	bl	402950 <gettext@plt>
  404914:	mov	x4, x0
  404918:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40491c:	add	x0, x0, #0xb88
  404920:	ldr	x1, [x0]
  404924:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404928:	add	x0, x0, #0x428
  40492c:	ldr	x0, [x0]
  404930:	mov	x3, x0
  404934:	mov	x2, x1
  404938:	mov	x1, x4
  40493c:	mov	x0, x19
  404940:	bl	402980 <fprintf@plt>
  404944:	mov	w0, #0x6                   	// #6
  404948:	bl	402acc <ferror@plt+0x11c>
  40494c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404950:	add	x0, x0, #0x46f
  404954:	mov	w1, #0x1                   	// #1
  404958:	strb	w1, [x0]
  40495c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404960:	add	x0, x0, #0x475
  404964:	mov	w1, #0x1                   	// #1
  404968:	strb	w1, [x0]
  40496c:	b	404b90 <ferror@plt+0x21e0>
  404970:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404974:	add	x0, x0, #0x470
  404978:	mov	w1, #0x1                   	// #1
  40497c:	strb	w1, [x0]
  404980:	b	404b90 <ferror@plt+0x21e0>
  404984:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404988:	add	x0, x0, #0x428
  40498c:	ldr	x2, [x0]
  404990:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404994:	add	x1, x0, #0xdc8
  404998:	mov	x0, x2
  40499c:	bl	4026b0 <strcmp@plt>
  4049a0:	cmp	w0, #0x0
  4049a4:	b.eq	404b90 <ferror@plt+0x21e0>  // b.none
  4049a8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4049ac:	add	x0, x0, #0x420
  4049b0:	ldr	x19, [x0]
  4049b4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4049b8:	add	x0, x0, #0xdd0
  4049bc:	bl	402950 <gettext@plt>
  4049c0:	mov	x4, x0
  4049c4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4049c8:	add	x0, x0, #0xb88
  4049cc:	ldr	x1, [x0]
  4049d0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4049d4:	add	x0, x0, #0x428
  4049d8:	ldr	x0, [x0]
  4049dc:	mov	x3, x0
  4049e0:	mov	x2, x1
  4049e4:	mov	x1, x4
  4049e8:	mov	x0, x19
  4049ec:	bl	402980 <fprintf@plt>
  4049f0:	mov	w0, #0x6                   	// #6
  4049f4:	bl	402320 <exit@plt>
  4049f8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4049fc:	add	x0, x0, #0x471
  404a00:	mov	w1, #0x1                   	// #1
  404a04:	strb	w1, [x0]
  404a08:	b	404b90 <ferror@plt+0x21e0>
  404a0c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a10:	add	x0, x0, #0x472
  404a14:	mov	w1, #0x1                   	// #1
  404a18:	strb	w1, [x0]
  404a1c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a20:	add	x0, x0, #0x475
  404a24:	mov	w1, #0x1                   	// #1
  404a28:	strb	w1, [x0]
  404a2c:	b	404b90 <ferror@plt+0x21e0>
  404a30:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a34:	add	x0, x0, #0x428
  404a38:	ldr	x2, [x0]
  404a3c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a40:	add	x1, x0, #0x488
  404a44:	mov	x0, x2
  404a48:	bl	408328 <ferror@plt+0x5978>
  404a4c:	cmp	w0, #0x0
  404a50:	b.eq	404a68 <ferror@plt+0x20b8>  // b.none
  404a54:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a58:	add	x0, x0, #0x488
  404a5c:	ldr	x0, [x0]
  404a60:	cmn	x0, #0x1
  404a64:	b.ge	404ab8 <ferror@plt+0x2108>  // b.tcont
  404a68:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a6c:	add	x0, x0, #0x420
  404a70:	ldr	x19, [x0]
  404a74:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404a78:	add	x0, x0, #0xda0
  404a7c:	bl	402950 <gettext@plt>
  404a80:	mov	x4, x0
  404a84:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a88:	add	x0, x0, #0xb88
  404a8c:	ldr	x1, [x0]
  404a90:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404a94:	add	x0, x0, #0x428
  404a98:	ldr	x0, [x0]
  404a9c:	mov	x3, x0
  404aa0:	mov	x2, x1
  404aa4:	mov	x1, x4
  404aa8:	mov	x0, x19
  404aac:	bl	402980 <fprintf@plt>
  404ab0:	mov	w0, #0x6                   	// #6
  404ab4:	bl	402acc <ferror@plt+0x11c>
  404ab8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404abc:	add	x0, x0, #0x473
  404ac0:	mov	w1, #0x1                   	// #1
  404ac4:	strb	w1, [x0]
  404ac8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404acc:	add	x0, x0, #0x475
  404ad0:	mov	w1, #0x1                   	// #1
  404ad4:	strb	w1, [x0]
  404ad8:	b	404b90 <ferror@plt+0x21e0>
  404adc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ae0:	add	x0, x0, #0x428
  404ae4:	ldr	x2, [x0]
  404ae8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404aec:	add	x1, x0, #0x480
  404af0:	mov	x0, x2
  404af4:	bl	408328 <ferror@plt+0x5978>
  404af8:	cmp	w0, #0x0
  404afc:	b.eq	404b14 <ferror@plt+0x2164>  // b.none
  404b00:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404b04:	add	x0, x0, #0x480
  404b08:	ldr	x0, [x0]
  404b0c:	cmn	x0, #0x1
  404b10:	b.ge	404b64 <ferror@plt+0x21b4>  // b.tcont
  404b14:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404b18:	add	x0, x0, #0x420
  404b1c:	ldr	x19, [x0]
  404b20:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404b24:	add	x0, x0, #0xda0
  404b28:	bl	402950 <gettext@plt>
  404b2c:	mov	x4, x0
  404b30:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404b34:	add	x0, x0, #0xb88
  404b38:	ldr	x1, [x0]
  404b3c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404b40:	add	x0, x0, #0x428
  404b44:	ldr	x0, [x0]
  404b48:	mov	x3, x0
  404b4c:	mov	x2, x1
  404b50:	mov	x1, x4
  404b54:	mov	x0, x19
  404b58:	bl	402980 <fprintf@plt>
  404b5c:	mov	w0, #0x6                   	// #6
  404b60:	bl	402acc <ferror@plt+0x11c>
  404b64:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404b68:	add	x0, x0, #0x474
  404b6c:	mov	w1, #0x1                   	// #1
  404b70:	strb	w1, [x0]
  404b74:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404b78:	add	x0, x0, #0x475
  404b7c:	mov	w1, #0x1                   	// #1
  404b80:	strb	w1, [x0]
  404b84:	b	404b90 <ferror@plt+0x21e0>
  404b88:	mov	w0, #0x6                   	// #6
  404b8c:	bl	402acc <ferror@plt+0x11c>
  404b90:	mov	x4, #0x0                   	// #0
  404b94:	adrp	x0, 420000 <ferror@plt+0x1d650>
  404b98:	add	x3, x0, #0x3a0
  404b9c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404ba0:	add	x2, x0, #0xdf8
  404ba4:	ldr	x1, [sp, #32]
  404ba8:	ldr	w0, [sp, #44]
  404bac:	bl	4026a0 <getopt_long@plt>
  404bb0:	str	w0, [sp, #100]
  404bb4:	ldr	w0, [sp, #100]
  404bb8:	cmn	w0, #0x1
  404bbc:	b.ne	404624 <ferror@plt+0x1c74>  // b.any
  404bc0:	bl	405fa0 <ferror@plt+0x35f0>
  404bc4:	str	x0, [sp, #88]
  404bc8:	ldr	x0, [sp, #88]
  404bcc:	cmp	x0, #0x0
  404bd0:	b.ne	404c94 <ferror@plt+0x22e4>  // b.any
  404bd4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404bd8:	add	x0, x0, #0x420
  404bdc:	ldr	x19, [x0]
  404be0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404be4:	add	x0, x0, #0xe10
  404be8:	bl	402950 <gettext@plt>
  404bec:	mov	x1, x0
  404bf0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404bf4:	add	x0, x0, #0xb88
  404bf8:	ldr	x0, [x0]
  404bfc:	mov	x2, x0
  404c00:	mov	x0, x19
  404c04:	bl	402980 <fprintf@plt>
  404c08:	mov	x1, #0x0                   	// #0
  404c0c:	mov	w0, #0x6                   	// #6
  404c10:	bl	4029a0 <setlocale@plt>
  404c14:	str	x0, [sp, #48]
  404c18:	str	xzr, [sp, #128]
  404c1c:	ldr	x0, [sp, #48]
  404c20:	cmp	x0, #0x0
  404c24:	b.eq	404c34 <ferror@plt+0x2284>  // b.none
  404c28:	ldr	x0, [sp, #48]
  404c2c:	bl	4025d0 <strdup@plt>
  404c30:	str	x0, [sp, #128]
  404c34:	ldr	x0, [sp, #128]
  404c38:	cmp	x0, #0x0
  404c3c:	b.eq	404c50 <ferror@plt+0x22a0>  // b.none
  404c40:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404c44:	add	x1, x0, #0x7b0
  404c48:	mov	w0, #0x6                   	// #6
  404c4c:	bl	4029a0 <setlocale@plt>
  404c50:	bl	402370 <getuid@plt>
  404c54:	mov	w0, w0
  404c58:	mov	x2, x0
  404c5c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404c60:	add	x1, x0, #0xe38
  404c64:	mov	w0, #0x4                   	// #4
  404c68:	bl	402300 <syslog@plt>
  404c6c:	ldr	x0, [sp, #128]
  404c70:	cmp	x0, #0x0
  404c74:	b.eq	404c8c <ferror@plt+0x22dc>  // b.none
  404c78:	ldr	x1, [sp, #128]
  404c7c:	mov	w0, #0x6                   	// #6
  404c80:	bl	4029a0 <setlocale@plt>
  404c84:	ldr	x0, [sp, #128]
  404c88:	bl	402700 <free@plt>
  404c8c:	mov	w0, #0x1                   	// #1
  404c90:	bl	402320 <exit@plt>
  404c94:	ldr	x0, [sp, #88]
  404c98:	ldr	x0, [x0]
  404c9c:	bl	407738 <ferror@plt+0x4d88>
  404ca0:	mov	x1, x0
  404ca4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ca8:	add	x0, x0, #0x460
  404cac:	str	x1, [x0]
  404cb0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404cb4:	add	x0, x0, #0x430
  404cb8:	ldr	w0, [x0]
  404cbc:	ldr	w1, [sp, #44]
  404cc0:	cmp	w1, w0
  404cc4:	b.le	404cf8 <ferror@plt+0x2348>
  404cc8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ccc:	add	x0, x0, #0x430
  404cd0:	ldr	w0, [x0]
  404cd4:	sxtw	x0, w0
  404cd8:	lsl	x0, x0, #3
  404cdc:	ldr	x1, [sp, #32]
  404ce0:	add	x0, x1, x0
  404ce4:	ldr	x1, [x0]
  404ce8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404cec:	add	x0, x0, #0x458
  404cf0:	str	x1, [x0]
  404cf4:	b	404d10 <ferror@plt+0x2360>
  404cf8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404cfc:	add	x0, x0, #0x460
  404d00:	ldr	x1, [x0]
  404d04:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404d08:	add	x0, x0, #0x458
  404d0c:	str	x1, [x0]
  404d10:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404d14:	add	x0, x0, #0x430
  404d18:	ldr	w0, [x0]
  404d1c:	add	w0, w0, #0x1
  404d20:	ldr	w1, [sp, #44]
  404d24:	cmp	w1, w0
  404d28:	b.le	404d34 <ferror@plt+0x2384>
  404d2c:	mov	w0, #0x2                   	// #2
  404d30:	bl	402acc <ferror@plt+0x11c>
  404d34:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404d38:	add	x0, x0, #0x469
  404d3c:	ldrb	w0, [x0]
  404d40:	cmp	w0, #0x0
  404d44:	b.eq	404e20 <ferror@plt+0x2470>  // b.none
  404d48:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404d4c:	add	x0, x0, #0x475
  404d50:	ldrb	w0, [x0]
  404d54:	cmp	w0, #0x0
  404d58:	b.ne	404d90 <ferror@plt+0x23e0>  // b.any
  404d5c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404d60:	add	x0, x0, #0x471
  404d64:	ldrb	w0, [x0]
  404d68:	eor	w0, w0, #0x1
  404d6c:	and	w0, w0, #0xff
  404d70:	cmp	w0, #0x0
  404d74:	b.ne	404d90 <ferror@plt+0x23e0>  // b.any
  404d78:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404d7c:	add	x0, x0, #0x430
  404d80:	ldr	w0, [x0]
  404d84:	ldr	w1, [sp, #44]
  404d88:	cmp	w1, w0
  404d8c:	b.le	404d98 <ferror@plt+0x23e8>
  404d90:	mov	w0, #0x2                   	// #2
  404d94:	bl	402acc <ferror@plt+0x11c>
  404d98:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404d9c:	add	x0, x0, #0x468
  404da0:	ldrb	w0, [x0]
  404da4:	eor	w0, w0, #0x1
  404da8:	and	w0, w0, #0xff
  404dac:	cmp	w0, #0x0
  404db0:	b.eq	404df0 <ferror@plt+0x2440>  // b.none
  404db4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404db8:	add	x0, x0, #0x420
  404dbc:	ldr	x19, [x0]
  404dc0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404dc4:	add	x0, x0, #0xe70
  404dc8:	bl	402950 <gettext@plt>
  404dcc:	mov	x1, x0
  404dd0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404dd4:	add	x0, x0, #0xb88
  404dd8:	ldr	x0, [x0]
  404ddc:	mov	x2, x0
  404de0:	mov	x0, x19
  404de4:	bl	402980 <fprintf@plt>
  404de8:	mov	w0, #0x1                   	// #1
  404dec:	bl	402320 <exit@plt>
  404df0:	bl	4025a0 <setpwent@plt>
  404df4:	b	404e00 <ferror@plt+0x2450>
  404df8:	ldr	x0, [sp, #88]
  404dfc:	bl	403744 <ferror@plt+0xd94>
  404e00:	bl	402840 <getpwent@plt>
  404e04:	str	x0, [sp, #88]
  404e08:	ldr	x0, [sp, #88]
  404e0c:	cmp	x0, #0x0
  404e10:	b.ne	404df8 <ferror@plt+0x2448>  // b.any
  404e14:	bl	4027f0 <endpwent@plt>
  404e18:	mov	w0, #0x0                   	// #0
  404e1c:	bl	402320 <exit@plt>
  404e20:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404e24:	add	x0, x0, #0x475
  404e28:	ldrb	w0, [x0]
  404e2c:	cmp	w0, #0x0
  404e30:	b.eq	404e54 <ferror@plt+0x24a4>  // b.none
  404e34:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404e38:	add	x0, x0, #0x430
  404e3c:	ldr	w0, [x0]
  404e40:	ldr	w1, [sp, #44]
  404e44:	cmp	w1, w0
  404e48:	b.gt	404e54 <ferror@plt+0x24a4>
  404e4c:	mov	w0, #0x2                   	// #2
  404e50:	bl	402acc <ferror@plt+0x11c>
  404e54:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404e58:	add	x0, x0, #0x471
  404e5c:	ldrb	w0, [x0]
  404e60:	cmp	w0, #0x0
  404e64:	b.eq	404e7c <ferror@plt+0x24cc>  // b.none
  404e68:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404e6c:	add	x0, x0, #0x46d
  404e70:	ldrb	w0, [x0]
  404e74:	cmp	w0, #0x0
  404e78:	b.ne	404eb8 <ferror@plt+0x2508>  // b.any
  404e7c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404e80:	add	x0, x0, #0x475
  404e84:	ldrb	w0, [x0]
  404e88:	cmp	w0, #0x0
  404e8c:	b.eq	404ec0 <ferror@plt+0x2510>  // b.none
  404e90:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404e94:	add	x0, x0, #0x471
  404e98:	ldrb	w0, [x0]
  404e9c:	cmp	w0, #0x0
  404ea0:	b.ne	404eb8 <ferror@plt+0x2508>  // b.any
  404ea4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ea8:	add	x0, x0, #0x46d
  404eac:	ldrb	w0, [x0]
  404eb0:	cmp	w0, #0x0
  404eb4:	b.eq	404ec0 <ferror@plt+0x2510>  // b.none
  404eb8:	mov	w0, #0x2                   	// #2
  404ebc:	bl	402acc <ferror@plt+0x11c>
  404ec0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ec4:	add	x0, x0, #0x475
  404ec8:	ldrb	w0, [x0]
  404ecc:	cmp	w0, #0x0
  404ed0:	b.eq	404f2c <ferror@plt+0x257c>  // b.none
  404ed4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ed8:	add	x0, x0, #0x468
  404edc:	ldrb	w0, [x0]
  404ee0:	eor	w0, w0, #0x1
  404ee4:	and	w0, w0, #0xff
  404ee8:	cmp	w0, #0x0
  404eec:	b.eq	404f2c <ferror@plt+0x257c>  // b.none
  404ef0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ef4:	add	x0, x0, #0x420
  404ef8:	ldr	x19, [x0]
  404efc:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404f00:	add	x0, x0, #0xe70
  404f04:	bl	402950 <gettext@plt>
  404f08:	mov	x1, x0
  404f0c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404f10:	add	x0, x0, #0xb88
  404f14:	ldr	x0, [x0]
  404f18:	mov	x2, x0
  404f1c:	mov	x0, x19
  404f20:	bl	402980 <fprintf@plt>
  404f24:	mov	w0, #0x1                   	// #1
  404f28:	bl	402320 <exit@plt>
  404f2c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404f30:	add	x0, x0, #0x458
  404f34:	ldr	x0, [x0]
  404f38:	bl	407350 <ferror@plt+0x49a0>
  404f3c:	str	x0, [sp, #88]
  404f40:	ldr	x0, [sp, #88]
  404f44:	cmp	x0, #0x0
  404f48:	b.ne	404f9c <ferror@plt+0x25ec>  // b.any
  404f4c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404f50:	add	x0, x0, #0x420
  404f54:	ldr	x19, [x0]
  404f58:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404f5c:	add	x0, x0, #0xe88
  404f60:	bl	402950 <gettext@plt>
  404f64:	mov	x4, x0
  404f68:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404f6c:	add	x0, x0, #0xb88
  404f70:	ldr	x1, [x0]
  404f74:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404f78:	add	x0, x0, #0x458
  404f7c:	ldr	x0, [x0]
  404f80:	mov	x3, x0
  404f84:	mov	x2, x1
  404f88:	mov	x1, x4
  404f8c:	mov	x0, x19
  404f90:	bl	402980 <fprintf@plt>
  404f94:	mov	w0, #0x1                   	// #1
  404f98:	bl	402320 <exit@plt>
  404f9c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404fa0:	add	x0, x0, #0x468
  404fa4:	ldrb	w0, [x0]
  404fa8:	eor	w0, w0, #0x1
  404fac:	and	w0, w0, #0xff
  404fb0:	cmp	w0, #0x0
  404fb4:	b.eq	4050b8 <ferror@plt+0x2708>  // b.none
  404fb8:	ldr	x0, [sp, #88]
  404fbc:	ldr	w19, [x0, #16]
  404fc0:	bl	402370 <getuid@plt>
  404fc4:	cmp	w19, w0
  404fc8:	b.eq	4050b8 <ferror@plt+0x2708>  // b.none
  404fcc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404fd0:	add	x0, x0, #0x420
  404fd4:	ldr	x19, [x0]
  404fd8:	adrp	x0, 40c000 <ferror@plt+0x9650>
  404fdc:	add	x0, x0, #0xea8
  404fe0:	bl	402950 <gettext@plt>
  404fe4:	mov	x4, x0
  404fe8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404fec:	add	x0, x0, #0xb88
  404ff0:	ldr	x1, [x0]
  404ff4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  404ff8:	add	x0, x0, #0x458
  404ffc:	ldr	x0, [x0]
  405000:	mov	x3, x0
  405004:	mov	x2, x1
  405008:	mov	x1, x4
  40500c:	mov	x0, x19
  405010:	bl	402980 <fprintf@plt>
  405014:	mov	x1, #0x0                   	// #0
  405018:	mov	w0, #0x6                   	// #6
  40501c:	bl	4029a0 <setlocale@plt>
  405020:	str	x0, [sp, #80]
  405024:	str	xzr, [sp, #120]
  405028:	ldr	x0, [sp, #80]
  40502c:	cmp	x0, #0x0
  405030:	b.eq	405040 <ferror@plt+0x2690>  // b.none
  405034:	ldr	x0, [sp, #80]
  405038:	bl	4025d0 <strdup@plt>
  40503c:	str	x0, [sp, #120]
  405040:	ldr	x0, [sp, #120]
  405044:	cmp	x0, #0x0
  405048:	b.eq	40505c <ferror@plt+0x26ac>  // b.none
  40504c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  405050:	add	x1, x0, #0x7b0
  405054:	mov	w0, #0x6                   	// #6
  405058:	bl	4029a0 <setlocale@plt>
  40505c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405060:	add	x0, x0, #0xb88
  405064:	ldr	x1, [x0]
  405068:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40506c:	add	x0, x0, #0x458
  405070:	ldr	x0, [x0]
  405074:	mov	x3, x0
  405078:	mov	x2, x1
  40507c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  405080:	add	x1, x0, #0xee8
  405084:	mov	w0, #0x4                   	// #4
  405088:	bl	402300 <syslog@plt>
  40508c:	ldr	x0, [sp, #120]
  405090:	cmp	x0, #0x0
  405094:	b.eq	4050ac <ferror@plt+0x26fc>  // b.none
  405098:	ldr	x1, [sp, #120]
  40509c:	mov	w0, #0x6                   	// #6
  4050a0:	bl	4029a0 <setlocale@plt>
  4050a4:	ldr	x0, [sp, #120]
  4050a8:	bl	402700 <free@plt>
  4050ac:	bl	4023a0 <closelog@plt>
  4050b0:	mov	w0, #0x1                   	// #1
  4050b4:	bl	402320 <exit@plt>
  4050b8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4050bc:	add	x0, x0, #0x471
  4050c0:	ldrb	w0, [x0]
  4050c4:	cmp	w0, #0x0
  4050c8:	b.eq	4050dc <ferror@plt+0x272c>  // b.none
  4050cc:	ldr	x0, [sp, #88]
  4050d0:	bl	403744 <ferror@plt+0xd94>
  4050d4:	mov	w0, #0x0                   	// #0
  4050d8:	bl	402320 <exit@plt>
  4050dc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4050e0:	add	x0, x0, #0x458
  4050e4:	ldr	x0, [x0]
  4050e8:	bl	402550 <getspnam@plt>
  4050ec:	str	x0, [sp, #136]
  4050f0:	ldr	x0, [sp, #136]
  4050f4:	cmp	x0, #0x0
  4050f8:	b.ne	405154 <ferror@plt+0x27a4>  // b.any
  4050fc:	bl	4028f0 <__errno_location@plt>
  405100:	ldr	w0, [x0]
  405104:	cmp	w0, #0xd
  405108:	b.ne	405148 <ferror@plt+0x2798>  // b.any
  40510c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405110:	add	x0, x0, #0x420
  405114:	ldr	x19, [x0]
  405118:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40511c:	add	x0, x0, #0xe70
  405120:	bl	402950 <gettext@plt>
  405124:	mov	x1, x0
  405128:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40512c:	add	x0, x0, #0xb88
  405130:	ldr	x0, [x0]
  405134:	mov	x2, x0
  405138:	mov	x0, x19
  40513c:	bl	402980 <fprintf@plt>
  405140:	mov	w0, #0x1                   	// #1
  405144:	bl	402320 <exit@plt>
  405148:	ldr	x0, [sp, #88]
  40514c:	bl	4067a8 <ferror@plt+0x3df8>
  405150:	str	x0, [sp, #136]
  405154:	ldr	x0, [sp, #136]
  405158:	ldr	x0, [x0, #8]
  40515c:	str	x0, [sp, #72]
  405160:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405164:	add	x0, x0, #0x475
  405168:	ldrb	w0, [x0]
  40516c:	eor	w0, w0, #0x1
  405170:	and	w0, w0, #0xff
  405174:	cmp	w0, #0x0
  405178:	b.eq	40525c <ferror@plt+0x28ac>  // b.none
  40517c:	mov	x2, #0xff                  	// #255
  405180:	ldr	x1, [sp, #72]
  405184:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405188:	add	x0, x0, #0x4a0
  40518c:	bl	4028a0 <strncpy@plt>
  405190:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405194:	add	x0, x0, #0x4a0
  405198:	strb	wzr, [x0, #255]
  40519c:	ldr	x1, [sp, #136]
  4051a0:	ldr	x0, [sp, #88]
  4051a4:	bl	4033f8 <ferror@plt+0xa48>
  4051a8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4051ac:	add	x0, x0, #0x470
  4051b0:	ldrb	w0, [x0]
  4051b4:	eor	w0, w0, #0x1
  4051b8:	and	w0, w0, #0xff
  4051bc:	cmp	w0, #0x0
  4051c0:	b.eq	4051ec <ferror@plt+0x283c>  // b.none
  4051c4:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4051c8:	add	x0, x0, #0xf20
  4051cc:	bl	402950 <gettext@plt>
  4051d0:	mov	x2, x0
  4051d4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4051d8:	add	x0, x0, #0x458
  4051dc:	ldr	x0, [x0]
  4051e0:	mov	x1, x0
  4051e4:	mov	x0, x2
  4051e8:	bl	4028d0 <printf@plt>
  4051ec:	ldr	x0, [sp, #88]
  4051f0:	bl	402c84 <ferror@plt+0x2d4>
  4051f4:	cmp	w0, #0x0
  4051f8:	b.eq	40523c <ferror@plt+0x288c>  // b.none
  4051fc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405200:	add	x0, x0, #0x420
  405204:	ldr	x19, [x0]
  405208:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40520c:	add	x0, x0, #0xf40
  405210:	bl	402950 <gettext@plt>
  405214:	mov	x1, x0
  405218:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40521c:	add	x0, x0, #0x458
  405220:	ldr	x0, [x0]
  405224:	mov	x2, x0
  405228:	mov	x0, x19
  40522c:	bl	402980 <fprintf@plt>
  405230:	bl	4023a0 <closelog@plt>
  405234:	mov	w0, #0x1                   	// #1
  405238:	bl	402320 <exit@plt>
  40523c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405240:	add	x0, x0, #0x5a0
  405244:	mov	w1, #0x1                   	// #1
  405248:	strb	w1, [x0]
  40524c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405250:	add	x0, x0, #0x498
  405254:	mov	w1, #0x1                   	// #1
  405258:	strb	w1, [x0]
  40525c:	bl	40689c <ferror@plt+0x3eec>
  405260:	mov	w0, #0x0                   	// #0
  405264:	bl	4022c0 <setuid@plt>
  405268:	cmp	w0, #0x0
  40526c:	b.eq	40531c <ferror@plt+0x296c>  // b.none
  405270:	adrp	x0, 40c000 <ferror@plt+0x9650>
  405274:	add	x0, x0, #0xf68
  405278:	bl	402950 <gettext@plt>
  40527c:	mov	x2, x0
  405280:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405284:	add	x0, x0, #0x420
  405288:	ldr	x0, [x0]
  40528c:	mov	x1, x0
  405290:	mov	x0, x2
  405294:	bl	4022f0 <fputs@plt>
  405298:	mov	x1, #0x0                   	// #0
  40529c:	mov	w0, #0x6                   	// #6
  4052a0:	bl	4029a0 <setlocale@plt>
  4052a4:	str	x0, [sp, #56]
  4052a8:	str	xzr, [sp, #112]
  4052ac:	ldr	x0, [sp, #56]
  4052b0:	cmp	x0, #0x0
  4052b4:	b.eq	4052c4 <ferror@plt+0x2914>  // b.none
  4052b8:	ldr	x0, [sp, #56]
  4052bc:	bl	4025d0 <strdup@plt>
  4052c0:	str	x0, [sp, #112]
  4052c4:	ldr	x0, [sp, #112]
  4052c8:	cmp	x0, #0x0
  4052cc:	b.eq	4052e0 <ferror@plt+0x2930>  // b.none
  4052d0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4052d4:	add	x1, x0, #0x7b0
  4052d8:	mov	w0, #0x6                   	// #6
  4052dc:	bl	4029a0 <setlocale@plt>
  4052e0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4052e4:	add	x1, x0, #0xf88
  4052e8:	mov	w0, #0x3                   	// #3
  4052ec:	bl	402300 <syslog@plt>
  4052f0:	ldr	x0, [sp, #112]
  4052f4:	cmp	x0, #0x0
  4052f8:	b.eq	405310 <ferror@plt+0x2960>  // b.none
  4052fc:	ldr	x1, [sp, #112]
  405300:	mov	w0, #0x6                   	// #6
  405304:	bl	4029a0 <setlocale@plt>
  405308:	ldr	x0, [sp, #112]
  40530c:	bl	402700 <free@plt>
  405310:	bl	4023a0 <closelog@plt>
  405314:	mov	w0, #0x1                   	// #1
  405318:	bl	402320 <exit@plt>
  40531c:	bl	4091dc <ferror@plt+0x682c>
  405320:	and	w0, w0, #0xff
  405324:	cmp	w0, #0x0
  405328:	b.eq	405334 <ferror@plt+0x2984>  // b.none
  40532c:	bl	403fb8 <ferror@plt+0x1608>
  405330:	b	405338 <ferror@plt+0x2988>
  405334:	bl	403b98 <ferror@plt+0x11e8>
  405338:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40533c:	add	x0, x0, #0xd98
  405340:	bl	408428 <ferror@plt+0x5a78>
  405344:	adrp	x0, 40c000 <ferror@plt+0x9650>
  405348:	add	x0, x0, #0xf98
  40534c:	bl	408428 <ferror@plt+0x5a78>
  405350:	mov	w0, #0x3                   	// #3
  405354:	bl	408604 <ferror@plt+0x5c54>
  405358:	mov	x1, #0x0                   	// #0
  40535c:	mov	w0, #0x6                   	// #6
  405360:	bl	4029a0 <setlocale@plt>
  405364:	str	x0, [sp, #64]
  405368:	str	xzr, [sp, #104]
  40536c:	ldr	x0, [sp, #64]
  405370:	cmp	x0, #0x0
  405374:	b.eq	405384 <ferror@plt+0x29d4>  // b.none
  405378:	ldr	x0, [sp, #64]
  40537c:	bl	4025d0 <strdup@plt>
  405380:	str	x0, [sp, #104]
  405384:	ldr	x0, [sp, #104]
  405388:	cmp	x0, #0x0
  40538c:	b.eq	4053a0 <ferror@plt+0x29f0>  // b.none
  405390:	adrp	x0, 40c000 <ferror@plt+0x9650>
  405394:	add	x1, x0, #0x7b0
  405398:	mov	w0, #0x6                   	// #6
  40539c:	bl	4029a0 <setlocale@plt>
  4053a0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4053a4:	add	x0, x0, #0x458
  4053a8:	ldr	x1, [x0]
  4053ac:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4053b0:	add	x0, x0, #0x460
  4053b4:	ldr	x0, [x0]
  4053b8:	mov	x3, x0
  4053bc:	mov	x2, x1
  4053c0:	adrp	x0, 40c000 <ferror@plt+0x9650>
  4053c4:	add	x1, x0, #0xfa0
  4053c8:	mov	w0, #0x6                   	// #6
  4053cc:	bl	402300 <syslog@plt>
  4053d0:	ldr	x0, [sp, #104]
  4053d4:	cmp	x0, #0x0
  4053d8:	b.eq	4053f0 <ferror@plt+0x2a40>  // b.none
  4053dc:	ldr	x1, [sp, #104]
  4053e0:	mov	w0, #0x6                   	// #6
  4053e4:	bl	4029a0 <setlocale@plt>
  4053e8:	ldr	x0, [sp, #104]
  4053ec:	bl	402700 <free@plt>
  4053f0:	bl	4023a0 <closelog@plt>
  4053f4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4053f8:	add	x0, x0, #0x470
  4053fc:	ldrb	w0, [x0]
  405400:	eor	w0, w0, #0x1
  405404:	and	w0, w0, #0xff
  405408:	cmp	w0, #0x0
  40540c:	b.eq	405480 <ferror@plt+0x2ad0>  // b.none
  405410:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405414:	add	x0, x0, #0x475
  405418:	ldrb	w0, [x0]
  40541c:	eor	w0, w0, #0x1
  405420:	and	w0, w0, #0xff
  405424:	cmp	w0, #0x0
  405428:	b.eq	405458 <ferror@plt+0x2aa8>  // b.none
  40542c:	adrp	x0, 40c000 <ferror@plt+0x9650>
  405430:	add	x0, x0, #0xfc8
  405434:	bl	402950 <gettext@plt>
  405438:	mov	x2, x0
  40543c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405440:	add	x0, x0, #0xb88
  405444:	ldr	x0, [x0]
  405448:	mov	x1, x0
  40544c:	mov	x0, x2
  405450:	bl	4028d0 <printf@plt>
  405454:	b	405480 <ferror@plt+0x2ad0>
  405458:	adrp	x0, 40c000 <ferror@plt+0x9650>
  40545c:	add	x0, x0, #0xfe0
  405460:	bl	402950 <gettext@plt>
  405464:	mov	x2, x0
  405468:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40546c:	add	x0, x0, #0xb88
  405470:	ldr	x0, [x0]
  405474:	mov	x1, x0
  405478:	mov	x0, x2
  40547c:	bl	4028d0 <printf@plt>
  405480:	mov	w0, #0x0                   	// #0
  405484:	ldr	x19, [sp, #16]
  405488:	ldp	x29, x30, [sp], #144
  40548c:	ret
  405490:	stp	x29, x30, [sp, #-48]!
  405494:	mov	x29, sp
  405498:	str	x0, [sp, #24]
  40549c:	mov	w1, #0x2f                  	// #47
  4054a0:	ldr	x0, [sp, #24]
  4054a4:	bl	402600 <strrchr@plt>
  4054a8:	str	x0, [sp, #40]
  4054ac:	ldr	x0, [sp, #40]
  4054b0:	cmp	x0, #0x0
  4054b4:	b.eq	4054c4 <ferror@plt+0x2b14>  // b.none
  4054b8:	ldr	x0, [sp, #40]
  4054bc:	add	x0, x0, #0x1
  4054c0:	b	4054c8 <ferror@plt+0x2b18>
  4054c4:	ldr	x0, [sp, #24]
  4054c8:	ldp	x29, x30, [sp], #48
  4054cc:	ret
  4054d0:	stp	x29, x30, [sp, #-16]!
  4054d4:	mov	x29, sp
  4054d8:	mov	x0, #0x80                  	// #128
  4054dc:	bl	4076a8 <ferror@plt+0x4cf8>
  4054e0:	mov	x1, x0
  4054e4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4054e8:	add	x0, x0, #0x600
  4054ec:	str	x1, [x0]
  4054f0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4054f4:	add	x0, x0, #0x600
  4054f8:	ldr	x0, [x0]
  4054fc:	str	xzr, [x0]
  405500:	nop
  405504:	ldp	x29, x30, [sp], #16
  405508:	ret
  40550c:	stp	x29, x30, [sp, #-112]!
  405510:	mov	x29, sp
  405514:	str	x19, [sp, #16]
  405518:	str	x0, [sp, #40]
  40551c:	str	x1, [sp, #32]
  405520:	ldr	x0, [sp, #32]
  405524:	cmp	x0, #0x0
  405528:	b.eq	4055ac <ferror@plt+0x2bfc>  // b.none
  40552c:	ldr	x0, [sp, #40]
  405530:	bl	4022e0 <strlen@plt>
  405534:	mov	x19, x0
  405538:	ldr	x0, [sp, #32]
  40553c:	bl	4022e0 <strlen@plt>
  405540:	add	x0, x19, x0
  405544:	add	x0, x0, #0x2
  405548:	str	x0, [sp, #88]
  40554c:	ldr	x0, [sp, #88]
  405550:	bl	4076a8 <ferror@plt+0x4cf8>
  405554:	str	x0, [sp, #104]
  405558:	ldr	x4, [sp, #32]
  40555c:	ldr	x3, [sp, #40]
  405560:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405564:	add	x2, x0, #0x158
  405568:	ldr	x1, [sp, #88]
  40556c:	ldr	x0, [sp, #104]
  405570:	bl	402410 <snprintf@plt>
  405574:	str	w0, [sp, #84]
  405578:	ldr	x0, [sp, #88]
  40557c:	sub	w0, w0, #0x1
  405580:	ldr	w1, [sp, #84]
  405584:	cmp	w1, w0
  405588:	b.eq	4055b8 <ferror@plt+0x2c08>  // b.none
  40558c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405590:	add	x3, x0, #0x1d8
  405594:	mov	w2, #0x64                  	// #100
  405598:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40559c:	add	x1, x0, #0x160
  4055a0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4055a4:	add	x0, x0, #0x168
  4055a8:	bl	4028e0 <__assert_fail@plt>
  4055ac:	ldr	x0, [sp, #40]
  4055b0:	bl	407738 <ferror@plt+0x4d88>
  4055b4:	str	x0, [sp, #104]
  4055b8:	mov	w1, #0x3d                  	// #61
  4055bc:	ldr	x0, [sp, #104]
  4055c0:	bl	402750 <strchr@plt>
  4055c4:	str	x0, [sp, #72]
  4055c8:	ldr	x0, [sp, #72]
  4055cc:	cmp	x0, #0x0
  4055d0:	b.ne	4055e0 <ferror@plt+0x2c30>  // b.any
  4055d4:	ldr	x0, [sp, #104]
  4055d8:	bl	402700 <free@plt>
  4055dc:	b	40586c <ferror@plt+0x2ebc>
  4055e0:	ldr	x1, [sp, #72]
  4055e4:	ldr	x0, [sp, #104]
  4055e8:	sub	x0, x1, x0
  4055ec:	str	x0, [sp, #64]
  4055f0:	str	xzr, [sp, #96]
  4055f4:	b	405698 <ferror@plt+0x2ce8>
  4055f8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4055fc:	add	x0, x0, #0x600
  405600:	ldr	x1, [x0]
  405604:	ldr	x0, [sp, #96]
  405608:	lsl	x0, x0, #3
  40560c:	add	x0, x1, x0
  405610:	ldr	x0, [x0]
  405614:	ldr	x2, [sp, #64]
  405618:	mov	x1, x0
  40561c:	ldr	x0, [sp, #104]
  405620:	bl	4024b0 <strncmp@plt>
  405624:	cmp	w0, #0x0
  405628:	b.ne	40568c <ferror@plt+0x2cdc>  // b.any
  40562c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405630:	add	x0, x0, #0x600
  405634:	ldr	x1, [x0]
  405638:	ldr	x0, [sp, #96]
  40563c:	lsl	x0, x0, #3
  405640:	add	x0, x1, x0
  405644:	ldr	x1, [x0]
  405648:	ldr	x0, [sp, #64]
  40564c:	add	x0, x1, x0
  405650:	ldrb	w0, [x0]
  405654:	cmp	w0, #0x3d
  405658:	b.eq	4056b0 <ferror@plt+0x2d00>  // b.none
  40565c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405660:	add	x0, x0, #0x600
  405664:	ldr	x1, [x0]
  405668:	ldr	x0, [sp, #96]
  40566c:	lsl	x0, x0, #3
  405670:	add	x0, x1, x0
  405674:	ldr	x1, [x0]
  405678:	ldr	x0, [sp, #64]
  40567c:	add	x0, x1, x0
  405680:	ldrb	w0, [x0]
  405684:	cmp	w0, #0x0
  405688:	b.eq	4056b0 <ferror@plt+0x2d00>  // b.none
  40568c:	ldr	x0, [sp, #96]
  405690:	add	x0, x0, #0x1
  405694:	str	x0, [sp, #96]
  405698:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40569c:	add	x0, x0, #0x5f8
  4056a0:	ldr	x0, [x0]
  4056a4:	ldr	x1, [sp, #96]
  4056a8:	cmp	x1, x0
  4056ac:	b.cc	4055f8 <ferror@plt+0x2c48>  // b.lo, b.ul, b.last
  4056b0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4056b4:	add	x0, x0, #0x5f8
  4056b8:	ldr	x0, [x0]
  4056bc:	ldr	x1, [sp, #96]
  4056c0:	cmp	x1, x0
  4056c4:	b.cs	40570c <ferror@plt+0x2d5c>  // b.hs, b.nlast
  4056c8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4056cc:	add	x0, x0, #0x600
  4056d0:	ldr	x1, [x0]
  4056d4:	ldr	x0, [sp, #96]
  4056d8:	lsl	x0, x0, #3
  4056dc:	add	x0, x1, x0
  4056e0:	ldr	x0, [x0]
  4056e4:	bl	402700 <free@plt>
  4056e8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4056ec:	add	x0, x0, #0x600
  4056f0:	ldr	x1, [x0]
  4056f4:	ldr	x0, [sp, #96]
  4056f8:	lsl	x0, x0, #3
  4056fc:	add	x0, x1, x0
  405700:	ldr	x1, [sp, #104]
  405704:	str	x1, [x0]
  405708:	b	40586c <ferror@plt+0x2ebc>
  40570c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405710:	add	x0, x0, #0x600
  405714:	ldr	x1, [x0]
  405718:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40571c:	add	x0, x0, #0x5f8
  405720:	ldr	x0, [x0]
  405724:	add	x3, x0, #0x1
  405728:	adrp	x2, 421000 <ferror@plt+0x1e650>
  40572c:	add	x2, x2, #0x5f8
  405730:	str	x3, [x2]
  405734:	lsl	x0, x0, #3
  405738:	add	x0, x1, x0
  40573c:	ldr	x1, [sp, #104]
  405740:	str	x1, [x0]
  405744:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405748:	add	x0, x0, #0x5f8
  40574c:	ldr	x0, [x0]
  405750:	and	x0, x0, #0xf
  405754:	cmp	x0, #0x0
  405758:	b.ne	405848 <ferror@plt+0x2e98>  // b.any
  40575c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405760:	add	x0, x0, #0x5f8
  405764:	ldr	x0, [x0]
  405768:	add	x0, x0, #0x10
  40576c:	lsl	x0, x0, #3
  405770:	str	x0, [sp, #56]
  405774:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405778:	add	x0, x0, #0x600
  40577c:	ldr	x0, [x0]
  405780:	ldr	x1, [sp, #56]
  405784:	bl	402580 <realloc@plt>
  405788:	str	x0, [sp, #48]
  40578c:	ldr	x0, [sp, #48]
  405790:	cmp	x0, #0x0
  405794:	b.eq	4057dc <ferror@plt+0x2e2c>  // b.none
  405798:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40579c:	add	x0, x0, #0x448
  4057a0:	ldr	x1, [x0]
  4057a4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4057a8:	add	x0, x0, #0x600
  4057ac:	ldr	x0, [x0]
  4057b0:	cmp	x1, x0
  4057b4:	b.ne	4057c8 <ferror@plt+0x2e18>  // b.any
  4057b8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4057bc:	add	x0, x0, #0x448
  4057c0:	ldr	x1, [sp, #48]
  4057c4:	str	x1, [x0]
  4057c8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4057cc:	add	x0, x0, #0x600
  4057d0:	ldr	x1, [sp, #48]
  4057d4:	str	x1, [x0]
  4057d8:	b	405848 <ferror@plt+0x2e98>
  4057dc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4057e0:	add	x0, x0, #0x180
  4057e4:	bl	402950 <gettext@plt>
  4057e8:	mov	x2, x0
  4057ec:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4057f0:	add	x0, x0, #0x420
  4057f4:	ldr	x0, [x0]
  4057f8:	mov	x1, x0
  4057fc:	mov	x0, x2
  405800:	bl	4022f0 <fputs@plt>
  405804:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405808:	add	x0, x0, #0x5f8
  40580c:	ldr	x0, [x0]
  405810:	sub	x1, x0, #0x1
  405814:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405818:	add	x0, x0, #0x5f8
  40581c:	str	x1, [x0]
  405820:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405824:	add	x0, x0, #0x600
  405828:	ldr	x1, [x0]
  40582c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405830:	add	x0, x0, #0x5f8
  405834:	ldr	x0, [x0]
  405838:	lsl	x0, x0, #3
  40583c:	add	x0, x1, x0
  405840:	ldr	x0, [x0]
  405844:	bl	402700 <free@plt>
  405848:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40584c:	add	x0, x0, #0x600
  405850:	ldr	x1, [x0]
  405854:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405858:	add	x0, x0, #0x5f8
  40585c:	ldr	x0, [x0]
  405860:	lsl	x0, x0, #3
  405864:	add	x0, x1, x0
  405868:	str	xzr, [x0]
  40586c:	ldr	x19, [sp, #16]
  405870:	ldp	x29, x30, [sp], #112
  405874:	ret
  405878:	sub	sp, sp, #0x450
  40587c:	stp	x29, x30, [sp]
  405880:	mov	x29, sp
  405884:	stp	x19, x20, [sp, #16]
  405888:	str	w0, [sp, #44]
  40588c:	str	x1, [sp, #32]
  405890:	mov	w0, #0x1                   	// #1
  405894:	str	w0, [sp, #1100]
  405898:	b	405a4c <ferror@plt+0x309c>
  40589c:	ldr	x0, [sp, #32]
  4058a0:	ldr	x0, [x0]
  4058a4:	bl	4022e0 <strlen@plt>
  4058a8:	cmp	x0, #0x3ff
  4058ac:	b.hi	405a30 <ferror@plt+0x3080>  // b.pmore
  4058b0:	ldr	x0, [sp, #32]
  4058b4:	ldr	x0, [x0]
  4058b8:	mov	w1, #0x3d                  	// #61
  4058bc:	bl	402750 <strchr@plt>
  4058c0:	str	x0, [sp, #1080]
  4058c4:	ldr	x0, [sp, #1080]
  4058c8:	cmp	x0, #0x0
  4058cc:	b.ne	40593c <ferror@plt+0x2f8c>  // b.any
  4058d0:	add	x4, sp, #0x30
  4058d4:	ldr	w3, [sp, #1100]
  4058d8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4058dc:	add	x2, x0, #0x198
  4058e0:	mov	x1, #0x400                 	// #1024
  4058e4:	mov	x0, x4
  4058e8:	bl	402410 <snprintf@plt>
  4058ec:	str	w0, [sp, #1076]
  4058f0:	ldr	w0, [sp, #1076]
  4058f4:	cmp	w0, #0x3ff
  4058f8:	b.le	40591c <ferror@plt+0x2f6c>
  4058fc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405900:	add	x3, x0, #0x1e0
  405904:	mov	w2, #0xce                  	// #206
  405908:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40590c:	add	x1, x0, #0x160
  405910:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405914:	add	x0, x0, #0x1a0
  405918:	bl	4028e0 <__assert_fail@plt>
  40591c:	ldr	w0, [sp, #1100]
  405920:	add	w0, w0, #0x1
  405924:	str	w0, [sp, #1100]
  405928:	ldr	x0, [sp, #32]
  40592c:	ldr	x1, [x0]
  405930:	add	x0, sp, #0x30
  405934:	bl	40550c <ferror@plt+0x2b5c>
  405938:	b	405a34 <ferror@plt+0x3084>
  40593c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  405940:	add	x0, x0, #0x5a0
  405944:	str	x0, [sp, #1088]
  405948:	b	40598c <ferror@plt+0x2fdc>
  40594c:	ldr	x0, [sp, #32]
  405950:	ldr	x19, [x0]
  405954:	ldr	x0, [sp, #1088]
  405958:	ldr	x20, [x0]
  40595c:	ldr	x0, [sp, #1088]
  405960:	ldr	x0, [x0]
  405964:	bl	4022e0 <strlen@plt>
  405968:	mov	x2, x0
  40596c:	mov	x1, x20
  405970:	mov	x0, x19
  405974:	bl	4024b0 <strncmp@plt>
  405978:	cmp	w0, #0x0
  40597c:	b.eq	4059a0 <ferror@plt+0x2ff0>  // b.none
  405980:	ldr	x0, [sp, #1088]
  405984:	add	x0, x0, #0x8
  405988:	str	x0, [sp, #1088]
  40598c:	ldr	x0, [sp, #1088]
  405990:	ldr	x0, [x0]
  405994:	cmp	x0, #0x0
  405998:	b.ne	40594c <ferror@plt+0x2f9c>  // b.any
  40599c:	b	4059a4 <ferror@plt+0x2ff4>
  4059a0:	nop
  4059a4:	ldr	x0, [sp, #1088]
  4059a8:	ldr	x0, [x0]
  4059ac:	cmp	x0, #0x0
  4059b0:	b.eq	405a1c <ferror@plt+0x306c>  // b.none
  4059b4:	ldr	x0, [sp, #32]
  4059b8:	ldr	x3, [x0]
  4059bc:	ldr	x0, [sp, #32]
  4059c0:	ldr	x0, [x0]
  4059c4:	ldr	x1, [sp, #1080]
  4059c8:	sub	x0, x1, x0
  4059cc:	mov	x1, x0
  4059d0:	add	x0, sp, #0x30
  4059d4:	mov	x2, x1
  4059d8:	mov	x1, x3
  4059dc:	bl	4028a0 <strncpy@plt>
  4059e0:	ldr	x0, [sp, #32]
  4059e4:	ldr	x0, [x0]
  4059e8:	ldr	x1, [sp, #1080]
  4059ec:	sub	x0, x1, x0
  4059f0:	add	x1, sp, #0x30
  4059f4:	strb	wzr, [x1, x0]
  4059f8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4059fc:	add	x0, x0, #0x1c0
  405a00:	bl	402950 <gettext@plt>
  405a04:	mov	x2, x0
  405a08:	add	x0, sp, #0x30
  405a0c:	mov	x1, x0
  405a10:	mov	x0, x2
  405a14:	bl	4028d0 <printf@plt>
  405a18:	b	405a34 <ferror@plt+0x3084>
  405a1c:	ldr	x0, [sp, #32]
  405a20:	ldr	x0, [x0]
  405a24:	mov	x1, #0x0                   	// #0
  405a28:	bl	40550c <ferror@plt+0x2b5c>
  405a2c:	b	405a34 <ferror@plt+0x3084>
  405a30:	nop
  405a34:	ldr	w0, [sp, #44]
  405a38:	sub	w0, w0, #0x1
  405a3c:	str	w0, [sp, #44]
  405a40:	ldr	x0, [sp, #32]
  405a44:	add	x0, x0, #0x8
  405a48:	str	x0, [sp, #32]
  405a4c:	ldr	w0, [sp, #44]
  405a50:	cmp	w0, #0x0
  405a54:	b.gt	40589c <ferror@plt+0x2eec>
  405a58:	nop
  405a5c:	nop
  405a60:	ldp	x19, x20, [sp, #16]
  405a64:	ldp	x29, x30, [sp]
  405a68:	add	sp, sp, #0x450
  405a6c:	ret
  405a70:	stp	x29, x30, [sp, #-64]!
  405a74:	mov	x29, sp
  405a78:	stp	x19, x20, [sp, #16]
  405a7c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405a80:	add	x0, x0, #0x448
  405a84:	ldr	x0, [x0]
  405a88:	str	x0, [sp, #32]
  405a8c:	ldr	x0, [sp, #32]
  405a90:	str	x0, [sp, #48]
  405a94:	b	405b4c <ferror@plt+0x319c>
  405a98:	adrp	x0, 420000 <ferror@plt+0x1d650>
  405a9c:	add	x0, x0, #0x5a0
  405aa0:	str	x0, [sp, #56]
  405aa4:	b	405b30 <ferror@plt+0x3180>
  405aa8:	ldr	x0, [sp, #48]
  405aac:	ldr	x19, [x0]
  405ab0:	ldr	x0, [sp, #56]
  405ab4:	ldr	x20, [x0]
  405ab8:	ldr	x0, [sp, #56]
  405abc:	ldr	x0, [x0]
  405ac0:	bl	4022e0 <strlen@plt>
  405ac4:	mov	x2, x0
  405ac8:	mov	x1, x20
  405acc:	mov	x0, x19
  405ad0:	bl	4024b0 <strncmp@plt>
  405ad4:	cmp	w0, #0x0
  405ad8:	b.ne	405b24 <ferror@plt+0x3174>  // b.any
  405adc:	ldr	x0, [sp, #48]
  405ae0:	str	x0, [sp, #40]
  405ae4:	b	405b04 <ferror@plt+0x3154>
  405ae8:	ldr	x0, [sp, #40]
  405aec:	ldr	x1, [x0, #8]
  405af0:	ldr	x0, [sp, #40]
  405af4:	str	x1, [x0]
  405af8:	ldr	x0, [sp, #40]
  405afc:	add	x0, x0, #0x8
  405b00:	str	x0, [sp, #40]
  405b04:	ldr	x0, [sp, #40]
  405b08:	ldr	x0, [x0]
  405b0c:	cmp	x0, #0x0
  405b10:	b.ne	405ae8 <ferror@plt+0x3138>  // b.any
  405b14:	ldr	x0, [sp, #48]
  405b18:	sub	x0, x0, #0x8
  405b1c:	str	x0, [sp, #48]
  405b20:	b	405b40 <ferror@plt+0x3190>
  405b24:	ldr	x0, [sp, #56]
  405b28:	add	x0, x0, #0x8
  405b2c:	str	x0, [sp, #56]
  405b30:	ldr	x0, [sp, #56]
  405b34:	ldr	x0, [x0]
  405b38:	cmp	x0, #0x0
  405b3c:	b.ne	405aa8 <ferror@plt+0x30f8>  // b.any
  405b40:	ldr	x0, [sp, #48]
  405b44:	add	x0, x0, #0x8
  405b48:	str	x0, [sp, #48]
  405b4c:	ldr	x0, [sp, #48]
  405b50:	ldr	x0, [x0]
  405b54:	cmp	x0, #0x0
  405b58:	b.ne	405a98 <ferror@plt+0x30e8>  // b.any
  405b5c:	ldr	x0, [sp, #32]
  405b60:	str	x0, [sp, #48]
  405b64:	b	405c40 <ferror@plt+0x3290>
  405b68:	adrp	x0, 420000 <ferror@plt+0x1d650>
  405b6c:	add	x0, x0, #0x610
  405b70:	str	x0, [sp, #56]
  405b74:	b	405c24 <ferror@plt+0x3274>
  405b78:	ldr	x0, [sp, #48]
  405b7c:	ldr	x19, [x0]
  405b80:	ldr	x0, [sp, #56]
  405b84:	ldr	x20, [x0]
  405b88:	ldr	x0, [sp, #56]
  405b8c:	ldr	x0, [x0]
  405b90:	bl	4022e0 <strlen@plt>
  405b94:	mov	x2, x0
  405b98:	mov	x1, x20
  405b9c:	mov	x0, x19
  405ba0:	bl	4024b0 <strncmp@plt>
  405ba4:	cmp	w0, #0x0
  405ba8:	b.ne	405c0c <ferror@plt+0x325c>  // b.any
  405bac:	ldr	x0, [sp, #48]
  405bb0:	ldr	x0, [x0]
  405bb4:	mov	w1, #0x2f                  	// #47
  405bb8:	bl	402750 <strchr@plt>
  405bbc:	cmp	x0, #0x0
  405bc0:	b.eq	405c14 <ferror@plt+0x3264>  // b.none
  405bc4:	ldr	x0, [sp, #48]
  405bc8:	str	x0, [sp, #40]
  405bcc:	b	405bec <ferror@plt+0x323c>
  405bd0:	ldr	x0, [sp, #40]
  405bd4:	ldr	x1, [x0, #8]
  405bd8:	ldr	x0, [sp, #40]
  405bdc:	str	x1, [x0]
  405be0:	ldr	x0, [sp, #40]
  405be4:	add	x0, x0, #0x8
  405be8:	str	x0, [sp, #40]
  405bec:	ldr	x0, [sp, #40]
  405bf0:	ldr	x0, [x0]
  405bf4:	cmp	x0, #0x0
  405bf8:	b.ne	405bd0 <ferror@plt+0x3220>  // b.any
  405bfc:	ldr	x0, [sp, #48]
  405c00:	sub	x0, x0, #0x8
  405c04:	str	x0, [sp, #48]
  405c08:	b	405c34 <ferror@plt+0x3284>
  405c0c:	nop
  405c10:	b	405c18 <ferror@plt+0x3268>
  405c14:	nop
  405c18:	ldr	x0, [sp, #56]
  405c1c:	add	x0, x0, #0x8
  405c20:	str	x0, [sp, #56]
  405c24:	ldr	x0, [sp, #56]
  405c28:	ldr	x0, [x0]
  405c2c:	cmp	x0, #0x0
  405c30:	b.ne	405b78 <ferror@plt+0x31c8>  // b.any
  405c34:	ldr	x0, [sp, #48]
  405c38:	add	x0, x0, #0x8
  405c3c:	str	x0, [sp, #48]
  405c40:	ldr	x0, [sp, #48]
  405c44:	ldr	x0, [x0]
  405c48:	cmp	x0, #0x0
  405c4c:	b.ne	405b68 <ferror@plt+0x31b8>  // b.any
  405c50:	nop
  405c54:	nop
  405c58:	ldp	x19, x20, [sp, #16]
  405c5c:	ldp	x29, x30, [sp], #64
  405c60:	ret
  405c64:	stp	x29, x30, [sp, #-64]!
  405c68:	mov	x29, sp
  405c6c:	stp	x19, x20, [sp, #16]
  405c70:	mov	x0, #0x0                   	// #0
  405c74:	bl	402480 <time@plt>
  405c78:	str	x0, [sp, #56]
  405c7c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405c80:	add	x0, x0, #0x1e8
  405c84:	bl	402910 <getenv@plt>
  405c88:	str	x0, [sp, #48]
  405c8c:	ldr	x0, [sp, #48]
  405c90:	cmp	x0, #0x0
  405c94:	b.ne	405ca0 <ferror@plt+0x32f0>  // b.any
  405c98:	ldr	x0, [sp, #56]
  405c9c:	b	405e0c <ferror@plt+0x345c>
  405ca0:	bl	4028f0 <__errno_location@plt>
  405ca4:	str	wzr, [x0]
  405ca8:	add	x0, sp, #0x20
  405cac:	mov	w2, #0xa                   	// #10
  405cb0:	mov	x1, x0
  405cb4:	ldr	x0, [sp, #48]
  405cb8:	bl	402760 <strtoull@plt>
  405cbc:	str	x0, [sp, #40]
  405cc0:	bl	4028f0 <__errno_location@plt>
  405cc4:	ldr	w0, [x0]
  405cc8:	cmp	w0, #0x22
  405ccc:	b.ne	405ce8 <ferror@plt+0x3338>  // b.any
  405cd0:	ldr	x0, [sp, #40]
  405cd4:	cmn	x0, #0x1
  405cd8:	b.eq	405d04 <ferror@plt+0x3354>  // b.none
  405cdc:	ldr	x0, [sp, #40]
  405ce0:	cmp	x0, #0x0
  405ce4:	b.eq	405d04 <ferror@plt+0x3354>  // b.none
  405ce8:	bl	4028f0 <__errno_location@plt>
  405cec:	ldr	w0, [x0]
  405cf0:	cmp	w0, #0x0
  405cf4:	b.eq	405d40 <ferror@plt+0x3390>  // b.none
  405cf8:	ldr	x0, [sp, #40]
  405cfc:	cmp	x0, #0x0
  405d00:	b.ne	405d40 <ferror@plt+0x3390>  // b.any
  405d04:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405d08:	add	x0, x0, #0x420
  405d0c:	ldr	x19, [x0]
  405d10:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405d14:	add	x0, x0, #0x200
  405d18:	bl	402950 <gettext@plt>
  405d1c:	mov	x20, x0
  405d20:	bl	4028f0 <__errno_location@plt>
  405d24:	ldr	w0, [x0]
  405d28:	bl	4025e0 <strerror@plt>
  405d2c:	mov	x2, x0
  405d30:	mov	x1, x20
  405d34:	mov	x0, x19
  405d38:	bl	402980 <fprintf@plt>
  405d3c:	b	405e08 <ferror@plt+0x3458>
  405d40:	ldr	x0, [sp, #32]
  405d44:	ldr	x1, [sp, #48]
  405d48:	cmp	x1, x0
  405d4c:	b.ne	405d80 <ferror@plt+0x33d0>  // b.any
  405d50:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405d54:	add	x0, x0, #0x420
  405d58:	ldr	x19, [x0]
  405d5c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405d60:	add	x0, x0, #0x238
  405d64:	bl	402950 <gettext@plt>
  405d68:	mov	x1, x0
  405d6c:	ldr	x0, [sp, #32]
  405d70:	mov	x2, x0
  405d74:	mov	x0, x19
  405d78:	bl	402980 <fprintf@plt>
  405d7c:	b	405e08 <ferror@plt+0x3458>
  405d80:	ldr	x0, [sp, #32]
  405d84:	ldrb	w0, [x0]
  405d88:	cmp	w0, #0x0
  405d8c:	b.eq	405dc0 <ferror@plt+0x3410>  // b.none
  405d90:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405d94:	add	x0, x0, #0x420
  405d98:	ldr	x19, [x0]
  405d9c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405da0:	add	x0, x0, #0x280
  405da4:	bl	402950 <gettext@plt>
  405da8:	mov	x1, x0
  405dac:	ldr	x0, [sp, #32]
  405db0:	mov	x2, x0
  405db4:	mov	x0, x19
  405db8:	bl	402980 <fprintf@plt>
  405dbc:	b	405e08 <ferror@plt+0x3458>
  405dc0:	ldr	x0, [sp, #56]
  405dc4:	ldr	x1, [sp, #40]
  405dc8:	cmp	x1, x0
  405dcc:	b.ls	405e00 <ferror@plt+0x3450>  // b.plast
  405dd0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  405dd4:	add	x0, x0, #0x420
  405dd8:	ldr	x19, [x0]
  405ddc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405de0:	add	x0, x0, #0x2c0
  405de4:	bl	402950 <gettext@plt>
  405de8:	ldr	x3, [sp, #40]
  405dec:	ldr	x2, [sp, #56]
  405df0:	mov	x1, x0
  405df4:	mov	x0, x19
  405df8:	bl	402980 <fprintf@plt>
  405dfc:	b	405e08 <ferror@plt+0x3458>
  405e00:	ldr	x0, [sp, #40]
  405e04:	b	405e0c <ferror@plt+0x345c>
  405e08:	ldr	x0, [sp, #56]
  405e0c:	ldp	x19, x20, [sp, #16]
  405e10:	ldp	x29, x30, [sp], #64
  405e14:	ret
  405e18:	stp	x29, x30, [sp, #-48]!
  405e1c:	mov	x29, sp
  405e20:	str	x0, [sp, #24]
  405e24:	str	x1, [sp, #16]
  405e28:	mov	x0, #0x0                   	// #0
  405e2c:	bl	402480 <time@plt>
  405e30:	mov	x1, #0x2957                	// #10583
  405e34:	movk	x1, #0xce51, lsl #16
  405e38:	movk	x1, #0xc8a0, lsl #32
  405e3c:	movk	x1, #0x1845, lsl #48
  405e40:	smulh	x1, x0, x1
  405e44:	asr	x1, x1, #13
  405e48:	asr	x0, x0, #63
  405e4c:	sub	x0, x1, x0
  405e50:	str	x0, [sp, #40]
  405e54:	ldr	x0, [sp, #16]
  405e58:	cmp	x0, #0x0
  405e5c:	b.ne	405e68 <ferror@plt+0x34b8>  // b.any
  405e60:	mov	w0, #0x0                   	// #0
  405e64:	b	405f98 <ferror@plt+0x35e8>
  405e68:	ldr	x0, [sp, #16]
  405e6c:	ldr	x0, [x0, #56]
  405e70:	cmp	x0, #0x0
  405e74:	b.le	405e94 <ferror@plt+0x34e4>
  405e78:	ldr	x0, [sp, #16]
  405e7c:	ldr	x0, [x0, #56]
  405e80:	ldr	x1, [sp, #40]
  405e84:	cmp	x1, x0
  405e88:	b.lt	405e94 <ferror@plt+0x34e4>  // b.tstop
  405e8c:	mov	w0, #0x3                   	// #3
  405e90:	b	405f98 <ferror@plt+0x35e8>
  405e94:	ldr	x0, [sp, #16]
  405e98:	ldr	x0, [x0, #16]
  405e9c:	cmp	x0, #0x0
  405ea0:	b.ne	405ecc <ferror@plt+0x351c>  // b.any
  405ea4:	ldr	x0, [sp, #24]
  405ea8:	ldr	x2, [x0, #8]
  405eac:	adrp	x0, 40d000 <ferror@plt+0xa650>
  405eb0:	add	x1, x0, #0x348
  405eb4:	mov	x0, x2
  405eb8:	bl	4026b0 <strcmp@plt>
  405ebc:	cmp	w0, #0x0
  405ec0:	b.ne	405ecc <ferror@plt+0x351c>  // b.any
  405ec4:	mov	w0, #0x1                   	// #1
  405ec8:	b	405f98 <ferror@plt+0x35e8>
  405ecc:	ldr	x0, [sp, #16]
  405ed0:	ldr	x0, [x0, #16]
  405ed4:	cmp	x0, #0x0
  405ed8:	b.le	405f30 <ferror@plt+0x3580>
  405edc:	ldr	x0, [sp, #16]
  405ee0:	ldr	x0, [x0, #32]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.lt	405f30 <ferror@plt+0x3580>  // b.tstop
  405eec:	ldr	x0, [sp, #16]
  405ef0:	ldr	x0, [x0, #48]
  405ef4:	cmp	x0, #0x0
  405ef8:	b.lt	405f30 <ferror@plt+0x3580>  // b.tstop
  405efc:	ldr	x0, [sp, #16]
  405f00:	ldr	x1, [x0, #16]
  405f04:	ldr	x0, [sp, #16]
  405f08:	ldr	x0, [x0, #32]
  405f0c:	add	x1, x1, x0
  405f10:	ldr	x0, [sp, #16]
  405f14:	ldr	x0, [x0, #48]
  405f18:	add	x0, x1, x0
  405f1c:	ldr	x1, [sp, #40]
  405f20:	cmp	x1, x0
  405f24:	b.lt	405f30 <ferror@plt+0x3580>  // b.tstop
  405f28:	mov	w0, #0x2                   	// #2
  405f2c:	b	405f98 <ferror@plt+0x35e8>
  405f30:	ldr	x0, [sp, #16]
  405f34:	ldr	x0, [x0, #16]
  405f38:	cmn	x0, #0x1
  405f3c:	b.eq	405f64 <ferror@plt+0x35b4>  // b.none
  405f40:	ldr	x0, [sp, #16]
  405f44:	ldr	x0, [x0, #32]
  405f48:	cmn	x0, #0x1
  405f4c:	b.eq	405f64 <ferror@plt+0x35b4>  // b.none
  405f50:	ldr	x0, [sp, #16]
  405f54:	ldr	x1, [x0, #32]
  405f58:	mov	x0, #0x270f                	// #9999
  405f5c:	cmp	x1, x0
  405f60:	b.le	405f6c <ferror@plt+0x35bc>
  405f64:	mov	w0, #0x0                   	// #0
  405f68:	b	405f98 <ferror@plt+0x35e8>
  405f6c:	ldr	x0, [sp, #16]
  405f70:	ldr	x1, [x0, #16]
  405f74:	ldr	x0, [sp, #16]
  405f78:	ldr	x0, [x0, #32]
  405f7c:	add	x0, x1, x0
  405f80:	ldr	x1, [sp, #40]
  405f84:	cmp	x1, x0
  405f88:	b.lt	405f94 <ferror@plt+0x35e4>  // b.tstop
  405f8c:	mov	w0, #0x1                   	// #1
  405f90:	b	405f98 <ferror@plt+0x35e8>
  405f94:	mov	w0, #0x0                   	// #0
  405f98:	ldp	x29, x30, [sp], #48
  405f9c:	ret
  405fa0:	stp	x29, x30, [sp, #-48]!
  405fa4:	mov	x29, sp
  405fa8:	bl	402960 <getlogin@plt>
  405fac:	str	x0, [sp, #40]
  405fb0:	bl	402370 <getuid@plt>
  405fb4:	str	w0, [sp, #36]
  405fb8:	ldr	x0, [sp, #40]
  405fbc:	cmp	x0, #0x0
  405fc0:	b.eq	406008 <ferror@plt+0x3658>  // b.none
  405fc4:	ldr	x0, [sp, #40]
  405fc8:	ldrb	w0, [x0]
  405fcc:	cmp	w0, #0x0
  405fd0:	b.eq	406008 <ferror@plt+0x3658>  // b.none
  405fd4:	ldr	x0, [sp, #40]
  405fd8:	bl	407350 <ferror@plt+0x49a0>
  405fdc:	str	x0, [sp, #24]
  405fe0:	ldr	x0, [sp, #24]
  405fe4:	cmp	x0, #0x0
  405fe8:	b.eq	406008 <ferror@plt+0x3658>  // b.none
  405fec:	ldr	x0, [sp, #24]
  405ff0:	ldr	w0, [x0, #16]
  405ff4:	ldr	w1, [sp, #36]
  405ff8:	cmp	w1, w0
  405ffc:	b.ne	406008 <ferror@plt+0x3658>  // b.any
  406000:	ldr	x0, [sp, #24]
  406004:	b	406010 <ferror@plt+0x3660>
  406008:	ldr	w0, [sp, #36]
  40600c:	bl	4074fc <ferror@plt+0x4b4c>
  406010:	ldp	x29, x30, [sp], #48
  406014:	ret
  406018:	stp	x29, x30, [sp, #-48]!
  40601c:	mov	x29, sp
  406020:	str	x0, [sp, #24]
  406024:	str	x1, [sp, #16]
  406028:	ldr	x0, [sp, #16]
  40602c:	bl	4022e0 <strlen@plt>
  406030:	str	x0, [sp, #32]
  406034:	str	xzr, [sp, #40]
  406038:	b	406084 <ferror@plt+0x36d4>
  40603c:	ldr	x1, [sp, #32]
  406040:	ldr	x0, [sp, #40]
  406044:	sub	x0, x1, x0
  406048:	sub	x0, x0, #0x1
  40604c:	ldr	x1, [sp, #16]
  406050:	add	x0, x1, x0
  406054:	ldrb	w1, [x0]
  406058:	ldr	x2, [sp, #16]
  40605c:	ldr	x0, [sp, #40]
  406060:	add	x0, x2, x0
  406064:	ldrb	w0, [x0]
  406068:	cmp	w1, w0
  40606c:	b.eq	406078 <ferror@plt+0x36c8>  // b.none
  406070:	mov	w0, #0x0                   	// #0
  406074:	b	406098 <ferror@plt+0x36e8>
  406078:	ldr	x0, [sp, #40]
  40607c:	add	x0, x0, #0x1
  406080:	str	x0, [sp, #40]
  406084:	ldr	x1, [sp, #40]
  406088:	ldr	x0, [sp, #32]
  40608c:	cmp	x1, x0
  406090:	b.cc	40603c <ferror@plt+0x368c>  // b.lo, b.ul, b.last
  406094:	mov	w0, #0x1                   	// #1
  406098:	ldp	x29, x30, [sp], #48
  40609c:	ret
  4060a0:	stp	x29, x30, [sp, #-48]!
  4060a4:	mov	x29, sp
  4060a8:	str	x0, [sp, #24]
  4060ac:	str	x1, [sp, #16]
  4060b0:	ldr	x0, [sp, #16]
  4060b4:	bl	4022e0 <strlen@plt>
  4060b8:	cmp	x0, #0x7
  4060bc:	b.ls	4060c8 <ferror@plt+0x3718>  // b.plast
  4060c0:	mov	w0, #0x0                   	// #0
  4060c4:	b	406164 <ferror@plt+0x37b4>
  4060c8:	str	wzr, [sp, #40]
  4060cc:	ldr	w0, [sp, #40]
  4060d0:	str	w0, [sp, #44]
  4060d4:	b	406114 <ferror@plt+0x3764>
  4060d8:	ldrsw	x0, [sp, #44]
  4060dc:	ldr	x1, [sp, #24]
  4060e0:	add	x0, x1, x0
  4060e4:	ldrb	w0, [x0]
  4060e8:	mov	w1, w0
  4060ec:	ldr	x0, [sp, #16]
  4060f0:	bl	402750 <strchr@plt>
  4060f4:	cmp	x0, #0x0
  4060f8:	b.eq	406108 <ferror@plt+0x3758>  // b.none
  4060fc:	ldr	w0, [sp, #40]
  406100:	add	w0, w0, #0x1
  406104:	str	w0, [sp, #40]
  406108:	ldr	w0, [sp, #44]
  40610c:	add	w0, w0, #0x1
  406110:	str	w0, [sp, #44]
  406114:	ldrsw	x0, [sp, #44]
  406118:	ldr	x1, [sp, #16]
  40611c:	add	x0, x1, x0
  406120:	ldrb	w0, [x0]
  406124:	cmp	w0, #0x0
  406128:	b.eq	406144 <ferror@plt+0x3794>  // b.none
  40612c:	ldrsw	x0, [sp, #44]
  406130:	ldr	x1, [sp, #24]
  406134:	add	x0, x1, x0
  406138:	ldrb	w0, [x0]
  40613c:	cmp	w0, #0x0
  406140:	b.ne	4060d8 <ferror@plt+0x3728>  // b.any
  406144:	ldr	w0, [sp, #40]
  406148:	lsl	w0, w0, #1
  40614c:	ldr	w1, [sp, #44]
  406150:	cmp	w1, w0
  406154:	b.lt	406160 <ferror@plt+0x37b0>  // b.tstop
  406158:	mov	w0, #0x0                   	// #0
  40615c:	b	406164 <ferror@plt+0x37b4>
  406160:	mov	w0, #0x1                   	// #1
  406164:	ldp	x29, x30, [sp], #48
  406168:	ret
  40616c:	stp	x29, x30, [sp, #-48]!
  406170:	mov	x29, sp
  406174:	str	x0, [sp, #24]
  406178:	str	x1, [sp, #16]
  40617c:	strb	wzr, [sp, #47]
  406180:	strb	wzr, [sp, #46]
  406184:	strb	wzr, [sp, #45]
  406188:	strb	wzr, [sp, #44]
  40618c:	str	wzr, [sp, #36]
  406190:	b	406268 <ferror@plt+0x38b8>
  406194:	bl	4026c0 <__ctype_b_loc@plt>
  406198:	ldr	x1, [x0]
  40619c:	ldrsw	x0, [sp, #36]
  4061a0:	ldr	x2, [sp, #16]
  4061a4:	add	x0, x2, x0
  4061a8:	ldrb	w0, [x0]
  4061ac:	and	x0, x0, #0xff
  4061b0:	lsl	x0, x0, #1
  4061b4:	add	x0, x1, x0
  4061b8:	ldrh	w0, [x0]
  4061bc:	and	w0, w0, #0x800
  4061c0:	cmp	w0, #0x0
  4061c4:	b.eq	4061d4 <ferror@plt+0x3824>  // b.none
  4061c8:	mov	w0, #0x1                   	// #1
  4061cc:	strb	w0, [sp, #47]
  4061d0:	b	40625c <ferror@plt+0x38ac>
  4061d4:	bl	4026c0 <__ctype_b_loc@plt>
  4061d8:	ldr	x1, [x0]
  4061dc:	ldrsw	x0, [sp, #36]
  4061e0:	ldr	x2, [sp, #16]
  4061e4:	add	x0, x2, x0
  4061e8:	ldrb	w0, [x0]
  4061ec:	and	x0, x0, #0xff
  4061f0:	lsl	x0, x0, #1
  4061f4:	add	x0, x1, x0
  4061f8:	ldrh	w0, [x0]
  4061fc:	and	w0, w0, #0x100
  406200:	cmp	w0, #0x0
  406204:	b.eq	406214 <ferror@plt+0x3864>  // b.none
  406208:	mov	w0, #0x1                   	// #1
  40620c:	strb	w0, [sp, #46]
  406210:	b	40625c <ferror@plt+0x38ac>
  406214:	bl	4026c0 <__ctype_b_loc@plt>
  406218:	ldr	x1, [x0]
  40621c:	ldrsw	x0, [sp, #36]
  406220:	ldr	x2, [sp, #16]
  406224:	add	x0, x2, x0
  406228:	ldrb	w0, [x0]
  40622c:	and	x0, x0, #0xff
  406230:	lsl	x0, x0, #1
  406234:	add	x0, x1, x0
  406238:	ldrh	w0, [x0]
  40623c:	and	w0, w0, #0x200
  406240:	cmp	w0, #0x0
  406244:	b.eq	406254 <ferror@plt+0x38a4>  // b.none
  406248:	mov	w0, #0x1                   	// #1
  40624c:	strb	w0, [sp, #45]
  406250:	b	40625c <ferror@plt+0x38ac>
  406254:	mov	w0, #0x1                   	// #1
  406258:	strb	w0, [sp, #44]
  40625c:	ldr	w0, [sp, #36]
  406260:	add	w0, w0, #0x1
  406264:	str	w0, [sp, #36]
  406268:	ldrsw	x0, [sp, #36]
  40626c:	ldr	x1, [sp, #16]
  406270:	add	x0, x1, x0
  406274:	ldrb	w0, [x0]
  406278:	cmp	w0, #0x0
  40627c:	b.ne	406194 <ferror@plt+0x37e4>  // b.any
  406280:	mov	w0, #0x9                   	// #9
  406284:	str	w0, [sp, #40]
  406288:	ldrb	w0, [sp, #47]
  40628c:	cmp	w0, #0x0
  406290:	b.eq	4062a0 <ferror@plt+0x38f0>  // b.none
  406294:	ldr	w0, [sp, #40]
  406298:	sub	w0, w0, #0x1
  40629c:	str	w0, [sp, #40]
  4062a0:	ldrb	w0, [sp, #46]
  4062a4:	cmp	w0, #0x0
  4062a8:	b.eq	4062b8 <ferror@plt+0x3908>  // b.none
  4062ac:	ldr	w0, [sp, #40]
  4062b0:	sub	w0, w0, #0x1
  4062b4:	str	w0, [sp, #40]
  4062b8:	ldrb	w0, [sp, #45]
  4062bc:	cmp	w0, #0x0
  4062c0:	b.eq	4062d0 <ferror@plt+0x3920>  // b.none
  4062c4:	ldr	w0, [sp, #40]
  4062c8:	sub	w0, w0, #0x1
  4062cc:	str	w0, [sp, #40]
  4062d0:	ldrb	w0, [sp, #44]
  4062d4:	cmp	w0, #0x0
  4062d8:	b.eq	4062e8 <ferror@plt+0x3938>  // b.none
  4062dc:	ldr	w0, [sp, #40]
  4062e0:	sub	w0, w0, #0x1
  4062e4:	str	w0, [sp, #40]
  4062e8:	ldr	w1, [sp, #40]
  4062ec:	ldr	w0, [sp, #36]
  4062f0:	cmp	w1, w0
  4062f4:	b.gt	406300 <ferror@plt+0x3950>
  4062f8:	mov	w0, #0x0                   	// #0
  4062fc:	b	406304 <ferror@plt+0x3954>
  406300:	mov	w0, #0x1                   	// #1
  406304:	ldp	x29, x30, [sp], #48
  406308:	ret
  40630c:	stp	x29, x30, [sp, #-48]!
  406310:	mov	x29, sp
  406314:	str	x0, [sp, #24]
  406318:	ldr	x0, [sp, #24]
  40631c:	str	x0, [sp, #40]
  406320:	b	406348 <ferror@plt+0x3998>
  406324:	ldr	x0, [sp, #40]
  406328:	ldrb	w0, [x0]
  40632c:	bl	402900 <tolower@plt>
  406330:	and	w1, w0, #0xff
  406334:	ldr	x0, [sp, #40]
  406338:	strb	w1, [x0]
  40633c:	ldr	x0, [sp, #40]
  406340:	add	x0, x0, #0x1
  406344:	str	x0, [sp, #40]
  406348:	ldr	x0, [sp, #40]
  40634c:	ldrb	w0, [x0]
  406350:	cmp	w0, #0x0
  406354:	b.ne	406324 <ferror@plt+0x3974>  // b.any
  406358:	ldr	x0, [sp, #24]
  40635c:	ldp	x29, x30, [sp], #48
  406360:	ret
  406364:	stp	x29, x30, [sp, #-80]!
  406368:	mov	x29, sp
  40636c:	str	x0, [sp, #40]
  406370:	str	x1, [sp, #32]
  406374:	str	x2, [sp, #24]
  406378:	str	xzr, [sp, #72]
  40637c:	ldr	x1, [sp, #40]
  406380:	ldr	x0, [sp, #32]
  406384:	bl	4026b0 <strcmp@plt>
  406388:	cmp	w0, #0x0
  40638c:	b.ne	4063a0 <ferror@plt+0x39f0>  // b.any
  406390:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406394:	add	x0, x0, #0x350
  406398:	bl	402950 <gettext@plt>
  40639c:	b	406524 <ferror@plt+0x3b74>
  4063a0:	ldr	x0, [sp, #32]
  4063a4:	bl	407738 <ferror@plt+0x4d88>
  4063a8:	bl	40630c <ferror@plt+0x395c>
  4063ac:	str	x0, [sp, #64]
  4063b0:	ldr	x0, [sp, #40]
  4063b4:	bl	407738 <ferror@plt+0x4d88>
  4063b8:	bl	40630c <ferror@plt+0x395c>
  4063bc:	str	x0, [sp, #56]
  4063c0:	ldr	x0, [sp, #56]
  4063c4:	bl	4022e0 <strlen@plt>
  4063c8:	lsl	x0, x0, #1
  4063cc:	add	x0, x0, #0x1
  4063d0:	bl	4076a8 <ferror@plt+0x4cf8>
  4063d4:	str	x0, [sp, #48]
  4063d8:	ldr	x1, [sp, #56]
  4063dc:	ldr	x0, [sp, #48]
  4063e0:	bl	4027d0 <strcpy@plt>
  4063e4:	ldr	x1, [sp, #56]
  4063e8:	ldr	x0, [sp, #48]
  4063ec:	bl	4024e0 <strcat@plt>
  4063f0:	ldr	x1, [sp, #64]
  4063f4:	ldr	x0, [sp, #56]
  4063f8:	bl	406018 <ferror@plt+0x3668>
  4063fc:	and	w0, w0, #0xff
  406400:	cmp	w0, #0x0
  406404:	b.eq	40641c <ferror@plt+0x3a6c>  // b.none
  406408:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40640c:	add	x0, x0, #0x360
  406410:	bl	402950 <gettext@plt>
  406414:	str	x0, [sp, #72]
  406418:	b	4064c0 <ferror@plt+0x3b10>
  40641c:	ldr	x1, [sp, #64]
  406420:	ldr	x0, [sp, #56]
  406424:	bl	4026b0 <strcmp@plt>
  406428:	cmp	w0, #0x0
  40642c:	b.ne	406444 <ferror@plt+0x3a94>  // b.any
  406430:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406434:	add	x0, x0, #0x370
  406438:	bl	402950 <gettext@plt>
  40643c:	str	x0, [sp, #72]
  406440:	b	4064c0 <ferror@plt+0x3b10>
  406444:	ldr	x1, [sp, #64]
  406448:	ldr	x0, [sp, #56]
  40644c:	bl	4060a0 <ferror@plt+0x36f0>
  406450:	and	w0, w0, #0xff
  406454:	cmp	w0, #0x0
  406458:	b.eq	406470 <ferror@plt+0x3ac0>  // b.none
  40645c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406460:	add	x0, x0, #0x388
  406464:	bl	402950 <gettext@plt>
  406468:	str	x0, [sp, #72]
  40646c:	b	4064c0 <ferror@plt+0x3b10>
  406470:	ldr	x1, [sp, #32]
  406474:	ldr	x0, [sp, #40]
  406478:	bl	40616c <ferror@plt+0x37bc>
  40647c:	and	w0, w0, #0xff
  406480:	cmp	w0, #0x0
  406484:	b.eq	40649c <ferror@plt+0x3aec>  // b.none
  406488:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40648c:	add	x0, x0, #0x398
  406490:	bl	402950 <gettext@plt>
  406494:	str	x0, [sp, #72]
  406498:	b	4064c0 <ferror@plt+0x3b10>
  40649c:	ldr	x1, [sp, #64]
  4064a0:	ldr	x0, [sp, #48]
  4064a4:	bl	402860 <strstr@plt>
  4064a8:	cmp	x0, #0x0
  4064ac:	b.eq	4064c0 <ferror@plt+0x3b10>  // b.none
  4064b0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4064b4:	add	x0, x0, #0x3a8
  4064b8:	bl	402950 <gettext@plt>
  4064bc:	str	x0, [sp, #72]
  4064c0:	ldr	x0, [sp, #64]
  4064c4:	bl	4022e0 <strlen@plt>
  4064c8:	mov	x2, x0
  4064cc:	mov	w1, #0x0                   	// #0
  4064d0:	ldr	x0, [sp, #64]
  4064d4:	bl	4024f0 <memset@plt>
  4064d8:	ldr	x0, [sp, #56]
  4064dc:	bl	4022e0 <strlen@plt>
  4064e0:	mov	x2, x0
  4064e4:	mov	w1, #0x0                   	// #0
  4064e8:	ldr	x0, [sp, #56]
  4064ec:	bl	4024f0 <memset@plt>
  4064f0:	ldr	x0, [sp, #48]
  4064f4:	bl	4022e0 <strlen@plt>
  4064f8:	mov	x2, x0
  4064fc:	mov	w1, #0x0                   	// #0
  406500:	ldr	x0, [sp, #48]
  406504:	bl	4024f0 <memset@plt>
  406508:	ldr	x0, [sp, #64]
  40650c:	bl	402700 <free@plt>
  406510:	ldr	x0, [sp, #56]
  406514:	bl	402700 <free@plt>
  406518:	ldr	x0, [sp, #48]
  40651c:	bl	402700 <free@plt>
  406520:	ldr	x0, [sp, #72]
  406524:	ldp	x29, x30, [sp], #80
  406528:	ret
  40652c:	stp	x29, x30, [sp, #-112]!
  406530:	mov	x29, sp
  406534:	str	x0, [sp, #40]
  406538:	str	x1, [sp, #32]
  40653c:	str	x2, [sp, #24]
  406540:	ldr	x0, [sp, #40]
  406544:	bl	4022e0 <strlen@plt>
  406548:	str	x0, [sp, #104]
  40654c:	ldr	x0, [sp, #32]
  406550:	bl	4022e0 <strlen@plt>
  406554:	str	x0, [sp, #96]
  406558:	mov	w1, #0x0                   	// #0
  40655c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406560:	add	x0, x0, #0x3b0
  406564:	bl	4079b8 <ferror@plt+0x5008>
  406568:	sxtw	x0, w0
  40656c:	ldr	x1, [sp, #96]
  406570:	cmp	x1, x0
  406574:	b.cs	406588 <ferror@plt+0x3bd8>  // b.hs, b.nlast
  406578:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40657c:	add	x0, x0, #0x3c0
  406580:	bl	402950 <gettext@plt>
  406584:	b	406744 <ferror@plt+0x3d94>
  406588:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40658c:	add	x0, x0, #0x3d0
  406590:	bl	407930 <ferror@plt+0x4f80>
  406594:	and	w0, w0, #0xff
  406598:	eor	w0, w0, #0x1
  40659c:	and	w0, w0, #0xff
  4065a0:	cmp	w0, #0x0
  4065a4:	b.eq	4065b0 <ferror@plt+0x3c00>  // b.none
  4065a8:	mov	x0, #0x0                   	// #0
  4065ac:	b	406744 <ferror@plt+0x3d94>
  4065b0:	ldr	x2, [sp, #24]
  4065b4:	ldr	x1, [sp, #32]
  4065b8:	ldr	x0, [sp, #40]
  4065bc:	bl	406364 <ferror@plt+0x39b4>
  4065c0:	str	x0, [sp, #88]
  4065c4:	ldr	x0, [sp, #88]
  4065c8:	cmp	x0, #0x0
  4065cc:	b.eq	4065d8 <ferror@plt+0x3c28>  // b.none
  4065d0:	ldr	x0, [sp, #88]
  4065d4:	b	406744 <ferror@plt+0x3d94>
  4065d8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4065dc:	add	x0, x0, #0x3e8
  4065e0:	bl	4078d4 <ferror@plt+0x4f24>
  4065e4:	str	x0, [sp, #80]
  4065e8:	ldr	x0, [sp, #80]
  4065ec:	cmp	x0, #0x0
  4065f0:	b.ne	406614 <ferror@plt+0x3c64>  // b.any
  4065f4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4065f8:	add	x0, x0, #0x3f8
  4065fc:	bl	407930 <ferror@plt+0x4f80>
  406600:	and	w0, w0, #0xff
  406604:	cmp	w0, #0x0
  406608:	b.eq	406664 <ferror@plt+0x3cb4>  // b.none
  40660c:	mov	x0, #0x0                   	// #0
  406610:	b	406744 <ferror@plt+0x3d94>
  406614:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406618:	add	x1, x0, #0x408
  40661c:	ldr	x0, [sp, #80]
  406620:	bl	4026b0 <strcmp@plt>
  406624:	cmp	w0, #0x0
  406628:	b.eq	40665c <ferror@plt+0x3cac>  // b.none
  40662c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406630:	add	x1, x0, #0x410
  406634:	ldr	x0, [sp, #80]
  406638:	bl	4026b0 <strcmp@plt>
  40663c:	cmp	w0, #0x0
  406640:	b.eq	40665c <ferror@plt+0x3cac>  // b.none
  406644:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406648:	add	x1, x0, #0x418
  40664c:	ldr	x0, [sp, #80]
  406650:	bl	4026b0 <strcmp@plt>
  406654:	cmp	w0, #0x0
  406658:	b.ne	406664 <ferror@plt+0x3cb4>  // b.any
  40665c:	mov	x0, #0x0                   	// #0
  406660:	b	406744 <ferror@plt+0x3d94>
  406664:	mov	w1, #0x8                   	// #8
  406668:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40666c:	add	x0, x0, #0x420
  406670:	bl	4079b8 <ferror@plt+0x5008>
  406674:	sxtw	x0, w0
  406678:	str	x0, [sp, #72]
  40667c:	ldr	x1, [sp, #104]
  406680:	ldr	x0, [sp, #72]
  406684:	cmp	x1, x0
  406688:	b.hi	4066a4 <ferror@plt+0x3cf4>  // b.pmore
  40668c:	ldr	x1, [sp, #96]
  406690:	ldr	x0, [sp, #72]
  406694:	cmp	x1, x0
  406698:	b.hi	4066a4 <ferror@plt+0x3cf4>  // b.pmore
  40669c:	mov	x0, #0x0                   	// #0
  4066a0:	b	406744 <ferror@plt+0x3d94>
  4066a4:	ldr	x0, [sp, #32]
  4066a8:	bl	407738 <ferror@plt+0x4d88>
  4066ac:	str	x0, [sp, #64]
  4066b0:	ldr	x0, [sp, #40]
  4066b4:	bl	407738 <ferror@plt+0x4d88>
  4066b8:	str	x0, [sp, #56]
  4066bc:	ldr	x1, [sp, #96]
  4066c0:	ldr	x0, [sp, #72]
  4066c4:	cmp	x1, x0
  4066c8:	b.ls	4066dc <ferror@plt+0x3d2c>  // b.plast
  4066cc:	ldr	x1, [sp, #64]
  4066d0:	ldr	x0, [sp, #72]
  4066d4:	add	x0, x1, x0
  4066d8:	strb	wzr, [x0]
  4066dc:	ldr	x1, [sp, #104]
  4066e0:	ldr	x0, [sp, #72]
  4066e4:	cmp	x1, x0
  4066e8:	b.ls	4066fc <ferror@plt+0x3d4c>  // b.plast
  4066ec:	ldr	x1, [sp, #56]
  4066f0:	ldr	x0, [sp, #72]
  4066f4:	add	x0, x1, x0
  4066f8:	strb	wzr, [x0]
  4066fc:	ldr	x2, [sp, #24]
  406700:	ldr	x1, [sp, #64]
  406704:	ldr	x0, [sp, #56]
  406708:	bl	406364 <ferror@plt+0x39b4>
  40670c:	str	x0, [sp, #88]
  406710:	ldr	x2, [sp, #96]
  406714:	mov	w1, #0x0                   	// #0
  406718:	ldr	x0, [sp, #64]
  40671c:	bl	4024f0 <memset@plt>
  406720:	ldr	x2, [sp, #104]
  406724:	mov	w1, #0x0                   	// #0
  406728:	ldr	x0, [sp, #56]
  40672c:	bl	4024f0 <memset@plt>
  406730:	ldr	x0, [sp, #64]
  406734:	bl	402700 <free@plt>
  406738:	ldr	x0, [sp, #56]
  40673c:	bl	402700 <free@plt>
  406740:	ldr	x0, [sp, #88]
  406744:	ldp	x29, x30, [sp], #112
  406748:	ret
  40674c:	stp	x29, x30, [sp, #-64]!
  406750:	mov	x29, sp
  406754:	str	x0, [sp, #40]
  406758:	str	x1, [sp, #32]
  40675c:	str	x2, [sp, #24]
  406760:	ldr	x2, [sp, #24]
  406764:	ldr	x1, [sp, #32]
  406768:	ldr	x0, [sp, #40]
  40676c:	bl	40652c <ferror@plt+0x3b7c>
  406770:	str	x0, [sp, #56]
  406774:	ldr	x0, [sp, #56]
  406778:	cmp	x0, #0x0
  40677c:	b.eq	40679c <ferror@plt+0x3dec>  // b.none
  406780:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406784:	add	x0, x0, #0x430
  406788:	bl	402950 <gettext@plt>
  40678c:	ldr	x1, [sp, #56]
  406790:	bl	4028d0 <printf@plt>
  406794:	mov	w0, #0x0                   	// #0
  406798:	b	4067a0 <ferror@plt+0x3df0>
  40679c:	mov	w0, #0x1                   	// #1
  4067a0:	ldp	x29, x30, [sp], #64
  4067a4:	ret
  4067a8:	stp	x29, x30, [sp, #-32]!
  4067ac:	mov	x29, sp
  4067b0:	str	x0, [sp, #24]
  4067b4:	ldr	x0, [sp, #24]
  4067b8:	ldr	x1, [x0]
  4067bc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4067c0:	add	x0, x0, #0x608
  4067c4:	str	x1, [x0]
  4067c8:	ldr	x0, [sp, #24]
  4067cc:	ldr	x1, [x0, #8]
  4067d0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4067d4:	add	x0, x0, #0x608
  4067d8:	str	x1, [x0, #8]
  4067dc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4067e0:	add	x0, x0, #0x608
  4067e4:	str	xzr, [x0, #24]
  4067e8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4067ec:	add	x0, x0, #0x608
  4067f0:	mov	x1, #0x2710                	// #10000
  4067f4:	str	x1, [x0, #32]
  4067f8:	bl	405c64 <ferror@plt+0x32b4>
  4067fc:	mov	x1, #0x2957                	// #10583
  406800:	movk	x1, #0xce51, lsl #16
  406804:	movk	x1, #0xc8a0, lsl #32
  406808:	movk	x1, #0x1845, lsl #48
  40680c:	smulh	x1, x0, x1
  406810:	asr	x1, x1, #13
  406814:	asr	x0, x0, #63
  406818:	sub	x1, x1, x0
  40681c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406820:	add	x0, x0, #0x608
  406824:	str	x1, [x0, #16]
  406828:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40682c:	add	x0, x0, #0x608
  406830:	ldr	x0, [x0, #16]
  406834:	cmp	x0, #0x0
  406838:	b.ne	40684c <ferror@plt+0x3e9c>  // b.any
  40683c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406840:	add	x0, x0, #0x608
  406844:	mov	x1, #0xffffffffffffffff    	// #-1
  406848:	str	x1, [x0, #16]
  40684c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406850:	add	x0, x0, #0x608
  406854:	mov	x1, #0xffffffffffffffff    	// #-1
  406858:	str	x1, [x0, #40]
  40685c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406860:	add	x0, x0, #0x608
  406864:	mov	x1, #0xffffffffffffffff    	// #-1
  406868:	str	x1, [x0, #56]
  40686c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406870:	add	x0, x0, #0x608
  406874:	mov	x1, #0xffffffffffffffff    	// #-1
  406878:	str	x1, [x0, #48]
  40687c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406880:	add	x0, x0, #0x608
  406884:	mov	x1, #0xffffffffffffffff    	// #-1
  406888:	str	x1, [x0, #64]
  40688c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406890:	add	x0, x0, #0x608
  406894:	ldp	x29, x30, [sp], #32
  406898:	ret
  40689c:	stp	x29, x30, [sp, #-32]!
  4068a0:	mov	x29, sp
  4068a4:	str	xzr, [sp, #24]
  4068a8:	ldr	x0, [sp, #24]
  4068ac:	str	x0, [sp, #16]
  4068b0:	add	x0, sp, #0x10
  4068b4:	mov	x1, x0
  4068b8:	mov	w0, #0x4                   	// #4
  4068bc:	bl	4023c0 <setrlimit@plt>
  4068c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4068c4:	str	x0, [sp, #24]
  4068c8:	ldr	x0, [sp, #24]
  4068cc:	str	x0, [sp, #16]
  4068d0:	add	x0, sp, #0x10
  4068d4:	mov	x1, x0
  4068d8:	mov	w0, #0x9                   	// #9
  4068dc:	bl	4023c0 <setrlimit@plt>
  4068e0:	add	x0, sp, #0x10
  4068e4:	mov	x1, x0
  4068e8:	mov	w0, #0x0                   	// #0
  4068ec:	bl	4023c0 <setrlimit@plt>
  4068f0:	add	x0, sp, #0x10
  4068f4:	mov	x1, x0
  4068f8:	mov	w0, #0x2                   	// #2
  4068fc:	bl	4023c0 <setrlimit@plt>
  406900:	add	x0, sp, #0x10
  406904:	mov	x1, x0
  406908:	mov	w0, #0x1                   	// #1
  40690c:	bl	4023c0 <setrlimit@plt>
  406910:	add	x0, sp, #0x10
  406914:	mov	x1, x0
  406918:	mov	w0, #0x7                   	// #7
  40691c:	bl	4023c0 <setrlimit@plt>
  406920:	add	x0, sp, #0x10
  406924:	mov	x1, x0
  406928:	mov	w0, #0x5                   	// #5
  40692c:	bl	4023c0 <setrlimit@plt>
  406930:	add	x0, sp, #0x10
  406934:	mov	x1, x0
  406938:	mov	w0, #0x3                   	// #3
  40693c:	bl	4023c0 <setrlimit@plt>
  406940:	mov	x1, #0x1                   	// #1
  406944:	mov	w0, #0xe                   	// #14
  406948:	bl	402430 <signal@plt>
  40694c:	mov	x1, #0x1                   	// #1
  406950:	mov	w0, #0x1                   	// #1
  406954:	bl	402430 <signal@plt>
  406958:	mov	x1, #0x1                   	// #1
  40695c:	mov	w0, #0x2                   	// #2
  406960:	bl	402430 <signal@plt>
  406964:	mov	x1, #0x1                   	// #1
  406968:	mov	w0, #0xd                   	// #13
  40696c:	bl	402430 <signal@plt>
  406970:	mov	x1, #0x1                   	// #1
  406974:	mov	w0, #0x3                   	// #3
  406978:	bl	402430 <signal@plt>
  40697c:	mov	x1, #0x1                   	// #1
  406980:	mov	w0, #0xf                   	// #15
  406984:	bl	402430 <signal@plt>
  406988:	mov	x1, #0x1                   	// #1
  40698c:	mov	w0, #0x14                  	// #20
  406990:	bl	402430 <signal@plt>
  406994:	mov	x1, #0x1                   	// #1
  406998:	mov	w0, #0x16                  	// #22
  40699c:	bl	402430 <signal@plt>
  4069a0:	mov	w0, #0x3f                  	// #63
  4069a4:	bl	4028b0 <umask@plt>
  4069a8:	nop
  4069ac:	ldp	x29, x30, [sp], #32
  4069b0:	ret
  4069b4:	stp	x29, x30, [sp, #-80]!
  4069b8:	mov	x29, sp
  4069bc:	str	x19, [sp, #16]
  4069c0:	str	x0, [sp, #56]
  4069c4:	str	w1, [sp, #52]
  4069c8:	str	x2, [sp, #40]
  4069cc:	str	xzr, [sp, #64]
  4069d0:	str	wzr, [sp, #76]
  4069d4:	b	406b00 <ferror@plt+0x4150>
  4069d8:	ldrsw	x0, [sp, #76]
  4069dc:	lsl	x0, x0, #3
  4069e0:	ldr	x1, [sp, #40]
  4069e4:	add	x0, x1, x0
  4069e8:	ldr	x2, [x0]
  4069ec:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4069f0:	add	x1, x0, #0x448
  4069f4:	mov	x0, x2
  4069f8:	bl	4026b0 <strcmp@plt>
  4069fc:	cmp	w0, #0x0
  406a00:	b.eq	406a28 <ferror@plt+0x4078>  // b.none
  406a04:	ldrsw	x0, [sp, #76]
  406a08:	lsl	x0, x0, #3
  406a0c:	ldr	x1, [sp, #40]
  406a10:	add	x0, x1, x0
  406a14:	ldr	x0, [x0]
  406a18:	ldr	x1, [sp, #56]
  406a1c:	bl	4026b0 <strcmp@plt>
  406a20:	cmp	w0, #0x0
  406a24:	b.ne	406af4 <ferror@plt+0x4144>  // b.any
  406a28:	ldr	x0, [sp, #64]
  406a2c:	cmp	x0, #0x0
  406a30:	b.eq	406a70 <ferror@plt+0x40c0>  // b.none
  406a34:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406a38:	add	x0, x0, #0x420
  406a3c:	ldr	x19, [x0]
  406a40:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406a44:	add	x0, x0, #0x450
  406a48:	bl	402950 <gettext@plt>
  406a4c:	mov	x1, x0
  406a50:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406a54:	add	x0, x0, #0xb88
  406a58:	ldr	x0, [x0]
  406a5c:	mov	x2, x0
  406a60:	mov	x0, x19
  406a64:	bl	402980 <fprintf@plt>
  406a68:	mov	w0, #0x3                   	// #3
  406a6c:	bl	402320 <exit@plt>
  406a70:	ldr	w0, [sp, #76]
  406a74:	add	w0, w0, #0x1
  406a78:	ldr	w1, [sp, #52]
  406a7c:	cmp	w1, w0
  406a80:	b.ne	406ad8 <ferror@plt+0x4128>  // b.any
  406a84:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406a88:	add	x0, x0, #0x420
  406a8c:	ldr	x19, [x0]
  406a90:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406a94:	add	x0, x0, #0x470
  406a98:	bl	402950 <gettext@plt>
  406a9c:	mov	x4, x0
  406aa0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406aa4:	add	x0, x0, #0xb88
  406aa8:	ldr	x2, [x0]
  406aac:	ldrsw	x0, [sp, #76]
  406ab0:	lsl	x0, x0, #3
  406ab4:	ldr	x1, [sp, #40]
  406ab8:	add	x0, x1, x0
  406abc:	ldr	x0, [x0]
  406ac0:	mov	x3, x0
  406ac4:	mov	x1, x4
  406ac8:	mov	x0, x19
  406acc:	bl	402980 <fprintf@plt>
  406ad0:	mov	w0, #0x3                   	// #3
  406ad4:	bl	402320 <exit@plt>
  406ad8:	ldrsw	x0, [sp, #76]
  406adc:	add	x0, x0, #0x1
  406ae0:	lsl	x0, x0, #3
  406ae4:	ldr	x1, [sp, #40]
  406ae8:	add	x0, x1, x0
  406aec:	ldr	x0, [x0]
  406af0:	str	x0, [sp, #64]
  406af4:	ldr	w0, [sp, #76]
  406af8:	add	w0, w0, #0x1
  406afc:	str	w0, [sp, #76]
  406b00:	ldr	w1, [sp, #76]
  406b04:	ldr	w0, [sp, #52]
  406b08:	cmp	w1, w0
  406b0c:	b.lt	4069d8 <ferror@plt+0x4028>  // b.tstop
  406b10:	ldr	x0, [sp, #64]
  406b14:	cmp	x0, #0x0
  406b18:	b.eq	406b24 <ferror@plt+0x4174>  // b.none
  406b1c:	ldr	x0, [sp, #64]
  406b20:	bl	406b34 <ferror@plt+0x4184>
  406b24:	nop
  406b28:	ldr	x19, [sp, #16]
  406b2c:	ldp	x29, x30, [sp], #80
  406b30:	ret
  406b34:	stp	x29, x30, [sp, #-64]!
  406b38:	mov	x29, sp
  406b3c:	stp	x19, x20, [sp, #16]
  406b40:	str	x21, [sp, #32]
  406b44:	str	x0, [sp, #56]
  406b48:	bl	402720 <getgid@plt>
  406b4c:	mov	w19, w0
  406b50:	bl	402720 <getgid@plt>
  406b54:	mov	w1, w0
  406b58:	mov	w0, w19
  406b5c:	bl	402730 <setregid@plt>
  406b60:	cmp	w0, #0x0
  406b64:	b.ne	406b88 <ferror@plt+0x41d8>  // b.any
  406b68:	bl	402370 <getuid@plt>
  406b6c:	mov	w19, w0
  406b70:	bl	402370 <getuid@plt>
  406b74:	mov	w1, w0
  406b78:	mov	w0, w19
  406b7c:	bl	4026e0 <setreuid@plt>
  406b80:	cmp	w0, #0x0
  406b84:	b.eq	406bd8 <ferror@plt+0x4228>  // b.none
  406b88:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406b8c:	add	x0, x0, #0x420
  406b90:	ldr	x19, [x0]
  406b94:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406b98:	add	x0, x0, #0x498
  406b9c:	bl	402950 <gettext@plt>
  406ba0:	mov	x21, x0
  406ba4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406ba8:	add	x0, x0, #0xb88
  406bac:	ldr	x20, [x0]
  406bb0:	bl	4028f0 <__errno_location@plt>
  406bb4:	ldr	w0, [x0]
  406bb8:	bl	4025e0 <strerror@plt>
  406bbc:	mov	x3, x0
  406bc0:	mov	x2, x20
  406bc4:	mov	x1, x21
  406bc8:	mov	x0, x19
  406bcc:	bl	402980 <fprintf@plt>
  406bd0:	mov	w0, #0x1                   	// #1
  406bd4:	bl	402320 <exit@plt>
  406bd8:	ldr	x0, [sp, #56]
  406bdc:	ldrb	w0, [x0]
  406be0:	cmp	w0, #0x2f
  406be4:	b.eq	406c28 <ferror@plt+0x4278>  // b.none
  406be8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406bec:	add	x0, x0, #0x420
  406bf0:	ldr	x19, [x0]
  406bf4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406bf8:	add	x0, x0, #0x4c0
  406bfc:	bl	402950 <gettext@plt>
  406c00:	mov	x1, x0
  406c04:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406c08:	add	x0, x0, #0xb88
  406c0c:	ldr	x0, [x0]
  406c10:	ldr	x3, [sp, #56]
  406c14:	mov	x2, x0
  406c18:	mov	x0, x19
  406c1c:	bl	402980 <fprintf@plt>
  406c20:	mov	w0, #0x3                   	// #3
  406c24:	bl	402320 <exit@plt>
  406c28:	mov	w1, #0x0                   	// #0
  406c2c:	ldr	x0, [sp, #56]
  406c30:	bl	402660 <access@plt>
  406c34:	cmp	w0, #0x0
  406c38:	b.eq	406c90 <ferror@plt+0x42e0>  // b.none
  406c3c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406c40:	add	x0, x0, #0x420
  406c44:	ldr	x19, [x0]
  406c48:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406c4c:	add	x0, x0, #0x4e0
  406c50:	bl	402950 <gettext@plt>
  406c54:	mov	x21, x0
  406c58:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406c5c:	add	x0, x0, #0xb88
  406c60:	ldr	x20, [x0]
  406c64:	bl	4028f0 <__errno_location@plt>
  406c68:	ldr	w0, [x0]
  406c6c:	bl	4025e0 <strerror@plt>
  406c70:	mov	x4, x0
  406c74:	ldr	x3, [sp, #56]
  406c78:	mov	x2, x20
  406c7c:	mov	x1, x21
  406c80:	mov	x0, x19
  406c84:	bl	402980 <fprintf@plt>
  406c88:	mov	w0, #0x3                   	// #3
  406c8c:	bl	402320 <exit@plt>
  406c90:	ldr	x0, [sp, #56]
  406c94:	bl	4026f0 <chdir@plt>
  406c98:	cmp	w0, #0x0
  406c9c:	b.eq	406cf4 <ferror@plt+0x4344>  // b.none
  406ca0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406ca4:	add	x0, x0, #0x420
  406ca8:	ldr	x19, [x0]
  406cac:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406cb0:	add	x0, x0, #0x510
  406cb4:	bl	402950 <gettext@plt>
  406cb8:	mov	x21, x0
  406cbc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406cc0:	add	x0, x0, #0xb88
  406cc4:	ldr	x20, [x0]
  406cc8:	bl	4028f0 <__errno_location@plt>
  406ccc:	ldr	w0, [x0]
  406cd0:	bl	4025e0 <strerror@plt>
  406cd4:	mov	x4, x0
  406cd8:	ldr	x3, [sp, #56]
  406cdc:	mov	x2, x20
  406ce0:	mov	x1, x21
  406ce4:	mov	x0, x19
  406ce8:	bl	402980 <fprintf@plt>
  406cec:	mov	w0, #0x3                   	// #3
  406cf0:	bl	402320 <exit@plt>
  406cf4:	ldr	x0, [sp, #56]
  406cf8:	bl	4027e0 <chroot@plt>
  406cfc:	cmp	w0, #0x0
  406d00:	b.eq	406d58 <ferror@plt+0x43a8>  // b.none
  406d04:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406d08:	add	x0, x0, #0x420
  406d0c:	ldr	x19, [x0]
  406d10:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406d14:	add	x0, x0, #0x540
  406d18:	bl	402950 <gettext@plt>
  406d1c:	mov	x21, x0
  406d20:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406d24:	add	x0, x0, #0xb88
  406d28:	ldr	x20, [x0]
  406d2c:	bl	4028f0 <__errno_location@plt>
  406d30:	ldr	w0, [x0]
  406d34:	bl	4025e0 <strerror@plt>
  406d38:	mov	x4, x0
  406d3c:	ldr	x3, [sp, #56]
  406d40:	mov	x2, x20
  406d44:	mov	x1, x21
  406d48:	mov	x0, x19
  406d4c:	bl	402980 <fprintf@plt>
  406d50:	mov	w0, #0x3                   	// #3
  406d54:	bl	402320 <exit@plt>
  406d58:	nop
  406d5c:	ldp	x19, x20, [sp, #16]
  406d60:	ldr	x21, [sp, #32]
  406d64:	ldp	x29, x30, [sp], #64
  406d68:	ret
  406d6c:	stp	x29, x30, [sp, #-48]!
  406d70:	mov	x29, sp
  406d74:	str	x19, [sp, #16]
  406d78:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406d7c:	add	x0, x0, #0x650
  406d80:	ldr	w0, [x0]
  406d84:	cmp	w0, #0x0
  406d88:	b.ne	406dc4 <ferror@plt+0x4414>  // b.any
  406d8c:	add	x0, sp, #0x20
  406d90:	mov	x1, #0x0                   	// #0
  406d94:	bl	402510 <gettimeofday@plt>
  406d98:	ldr	x0, [sp, #32]
  406d9c:	mov	w1, w0
  406da0:	ldr	x0, [sp, #40]
  406da4:	eor	w19, w1, w0
  406da8:	bl	402460 <getpid@plt>
  406dac:	eor	w0, w19, w0
  406db0:	bl	402880 <srandom@plt>
  406db4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406db8:	add	x0, x0, #0x650
  406dbc:	mov	w1, #0x1                   	// #1
  406dc0:	str	w1, [x0]
  406dc4:	nop
  406dc8:	ldr	x19, [sp, #16]
  406dcc:	ldp	x29, x30, [sp], #48
  406dd0:	ret
  406dd4:	stp	x29, x30, [sp, #-64]!
  406dd8:	mov	x29, sp
  406ddc:	str	d8, [sp, #16]
  406de0:	str	x0, [sp, #40]
  406de4:	str	x1, [sp, #32]
  406de8:	bl	406d6c <ferror@plt+0x43bc>
  406dec:	ldr	x1, [sp, #32]
  406df0:	ldr	x0, [sp, #40]
  406df4:	sub	x0, x1, x0
  406df8:	add	x0, x0, #0x1
  406dfc:	scvtf	d8, x0
  406e00:	bl	402540 <random@plt>
  406e04:	scvtf	d0, x0
  406e08:	fmul	d0, d8, d0
  406e0c:	mov	x0, #0xffffffc00000        	// #281474972516352
  406e10:	movk	x0, #0x41df, lsl #48
  406e14:	fmov	d1, x0
  406e18:	fdiv	d0, d0, d1
  406e1c:	str	d0, [sp, #48]
  406e20:	ldr	x0, [sp, #32]
  406e24:	add	x0, x0, #0x1
  406e28:	scvtf	d1, x0
  406e2c:	ldr	d0, [sp, #48]
  406e30:	fsub	d0, d1, d0
  406e34:	fcvtzs	d0, d0
  406e38:	str	d0, [sp, #56]
  406e3c:	ldr	x1, [sp, #56]
  406e40:	ldr	x0, [sp, #40]
  406e44:	cmp	x1, x0
  406e48:	b.lt	406e5c <ferror@plt+0x44ac>  // b.tstop
  406e4c:	ldr	x1, [sp, #56]
  406e50:	ldr	x0, [sp, #32]
  406e54:	cmp	x1, x0
  406e58:	b.le	406e64 <ferror@plt+0x44b4>
  406e5c:	ldr	x0, [sp, #32]
  406e60:	str	x0, [sp, #56]
  406e64:	ldr	x0, [sp, #56]
  406e68:	ldr	d8, [sp, #16]
  406e6c:	ldp	x29, x30, [sp], #64
  406e70:	ret
  406e74:	stp	x29, x30, [sp, #-64]!
  406e78:	mov	x29, sp
  406e7c:	str	x0, [sp, #24]
  406e80:	ldr	x0, [sp, #24]
  406e84:	cmp	x0, #0x0
  406e88:	b.ne	406f2c <ferror@plt+0x457c>  // b.any
  406e8c:	mov	x1, #0xffffffffffffffff    	// #-1
  406e90:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406e94:	add	x0, x0, #0x570
  406e98:	bl	407b84 <ferror@plt+0x51d4>
  406e9c:	str	x0, [sp, #48]
  406ea0:	mov	x1, #0xffffffffffffffff    	// #-1
  406ea4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406ea8:	add	x0, x0, #0x588
  406eac:	bl	407b84 <ferror@plt+0x51d4>
  406eb0:	str	x0, [sp, #40]
  406eb4:	ldr	x0, [sp, #48]
  406eb8:	cmn	x0, #0x1
  406ebc:	b.ne	406ed8 <ferror@plt+0x4528>  // b.any
  406ec0:	ldr	x0, [sp, #40]
  406ec4:	cmn	x0, #0x1
  406ec8:	b.ne	406ed8 <ferror@plt+0x4528>  // b.any
  406ecc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406ed0:	add	x0, x0, #0x5a0
  406ed4:	b	406fb0 <ferror@plt+0x4600>
  406ed8:	ldr	x0, [sp, #48]
  406edc:	cmn	x0, #0x1
  406ee0:	b.ne	406eec <ferror@plt+0x453c>  // b.any
  406ee4:	ldr	x0, [sp, #40]
  406ee8:	str	x0, [sp, #48]
  406eec:	ldr	x0, [sp, #40]
  406ef0:	cmn	x0, #0x1
  406ef4:	b.ne	406f00 <ferror@plt+0x4550>  // b.any
  406ef8:	ldr	x0, [sp, #48]
  406efc:	str	x0, [sp, #40]
  406f00:	ldr	x1, [sp, #48]
  406f04:	ldr	x0, [sp, #40]
  406f08:	cmp	x1, x0
  406f0c:	b.le	406f18 <ferror@plt+0x4568>
  406f10:	ldr	x0, [sp, #48]
  406f14:	str	x0, [sp, #40]
  406f18:	ldr	x1, [sp, #40]
  406f1c:	ldr	x0, [sp, #48]
  406f20:	bl	406dd4 <ferror@plt+0x4424>
  406f24:	str	x0, [sp, #56]
  406f28:	b	406f58 <ferror@plt+0x45a8>
  406f2c:	ldr	x0, [sp, #24]
  406f30:	ldr	w0, [x0]
  406f34:	cmp	w0, #0x0
  406f38:	b.ne	406f48 <ferror@plt+0x4598>  // b.any
  406f3c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406f40:	add	x0, x0, #0x5a0
  406f44:	b	406fb0 <ferror@plt+0x4600>
  406f48:	ldr	x0, [sp, #24]
  406f4c:	ldr	w0, [x0]
  406f50:	sxtw	x0, w0
  406f54:	str	x0, [sp, #56]
  406f58:	ldr	x0, [sp, #56]
  406f5c:	cmp	x0, #0x3e7
  406f60:	b.gt	406f6c <ferror@plt+0x45bc>
  406f64:	mov	x0, #0x3e8                 	// #1000
  406f68:	str	x0, [sp, #56]
  406f6c:	ldr	x1, [sp, #56]
  406f70:	mov	x0, #0xc9ff                	// #51711
  406f74:	movk	x0, #0x3b9a, lsl #16
  406f78:	cmp	x1, x0
  406f7c:	b.le	406f8c <ferror@plt+0x45dc>
  406f80:	mov	x0, #0xc9ff                	// #51711
  406f84:	movk	x0, #0x3b9a, lsl #16
  406f88:	str	x0, [sp, #56]
  406f8c:	ldr	x3, [sp, #56]
  406f90:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406f94:	add	x2, x0, #0x5a8
  406f98:	mov	x1, #0x12                  	// #18
  406f9c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406fa0:	add	x0, x0, #0x658
  406fa4:	bl	402410 <snprintf@plt>
  406fa8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406fac:	add	x0, x0, #0x658
  406fb0:	ldp	x29, x30, [sp], #64
  406fb4:	ret
  406fb8:	stp	x29, x30, [sp, #-32]!
  406fbc:	mov	x29, sp
  406fc0:	str	x0, [sp, #24]
  406fc4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  406fc8:	add	x0, x0, #0x670
  406fcc:	strb	wzr, [x0]
  406fd0:	ldr	x0, [sp, #24]
  406fd4:	cmp	x0, #0x7
  406fd8:	b.ls	406fe8 <ferror@plt+0x4638>  // b.plast
  406fdc:	ldr	x0, [sp, #24]
  406fe0:	cmp	x0, #0x10
  406fe4:	b.ls	407008 <ferror@plt+0x4658>  // b.plast
  406fe8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406fec:	add	x3, x0, #0x6a8
  406ff0:	mov	w2, #0x116                 	// #278
  406ff4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  406ff8:	add	x1, x0, #0x5b8
  406ffc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407000:	add	x0, x0, #0x5c0
  407004:	bl	4028e0 <__assert_fail@plt>
  407008:	bl	406d6c <ferror@plt+0x43bc>
  40700c:	bl	402540 <random@plt>
  407010:	bl	4022b0 <l64a@plt>
  407014:	mov	x1, x0
  407018:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40701c:	add	x0, x0, #0x670
  407020:	bl	4024e0 <strcat@plt>
  407024:	bl	402540 <random@plt>
  407028:	bl	4022b0 <l64a@plt>
  40702c:	mov	x1, x0
  407030:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407034:	add	x0, x0, #0x670
  407038:	bl	4024e0 <strcat@plt>
  40703c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407040:	add	x0, x0, #0x670
  407044:	bl	4022e0 <strlen@plt>
  407048:	mov	x1, x0
  40704c:	ldr	x0, [sp, #24]
  407050:	cmp	x0, x1
  407054:	b.hi	407024 <ferror@plt+0x4674>  // b.pmore
  407058:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40705c:	add	x1, x0, #0x670
  407060:	ldr	x0, [sp, #24]
  407064:	add	x0, x1, x0
  407068:	strb	wzr, [x0]
  40706c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407070:	add	x0, x0, #0x670
  407074:	ldp	x29, x30, [sp], #32
  407078:	ret
  40707c:	stp	x29, x30, [sp, #-64]!
  407080:	mov	x29, sp
  407084:	str	x19, [sp, #16]
  407088:	str	x0, [sp, #40]
  40708c:	str	x1, [sp, #32]
  407090:	mov	x0, #0x8                   	// #8
  407094:	str	x0, [sp, #56]
  407098:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40709c:	add	x0, x0, #0x690
  4070a0:	strb	wzr, [x0]
  4070a4:	ldr	x0, [sp, #40]
  4070a8:	cmp	x0, #0x0
  4070ac:	b.eq	4070bc <ferror@plt+0x470c>  // b.none
  4070b0:	ldr	x0, [sp, #40]
  4070b4:	str	x0, [sp, #48]
  4070b8:	b	407108 <ferror@plt+0x4758>
  4070bc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4070c0:	add	x0, x0, #0x600
  4070c4:	bl	4078d4 <ferror@plt+0x4f24>
  4070c8:	str	x0, [sp, #48]
  4070cc:	ldr	x0, [sp, #48]
  4070d0:	cmp	x0, #0x0
  4070d4:	b.ne	407108 <ferror@plt+0x4758>  // b.any
  4070d8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4070dc:	add	x0, x0, #0x610
  4070e0:	bl	407930 <ferror@plt+0x4f80>
  4070e4:	and	w0, w0, #0xff
  4070e8:	cmp	w0, #0x0
  4070ec:	b.eq	4070fc <ferror@plt+0x474c>  // b.none
  4070f0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4070f4:	add	x0, x0, #0x620
  4070f8:	b	407104 <ferror@plt+0x4754>
  4070fc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407100:	add	x0, x0, #0x628
  407104:	str	x0, [sp, #48]
  407108:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40710c:	add	x1, x0, #0x620
  407110:	ldr	x0, [sp, #48]
  407114:	bl	4026b0 <strcmp@plt>
  407118:	cmp	w0, #0x0
  40711c:	b.ne	407168 <ferror@plt+0x47b8>  // b.any
  407120:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407124:	add	x0, x0, #0x690
  407128:	mov	w1, #0x24                  	// #36
  40712c:	strb	w1, [x0, #2]
  407130:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407134:	add	x0, x0, #0x690
  407138:	ldrb	w1, [x0, #2]
  40713c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407140:	add	x0, x0, #0x690
  407144:	strb	w1, [x0]
  407148:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40714c:	add	x0, x0, #0x690
  407150:	mov	w1, #0x31                  	// #49
  407154:	strb	w1, [x0, #1]
  407158:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40715c:	add	x0, x0, #0x690
  407160:	strb	wzr, [x0, #3]
  407164:	b	4072c4 <ferror@plt+0x4914>
  407168:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40716c:	add	x1, x0, #0x630
  407170:	ldr	x0, [sp, #48]
  407174:	bl	4026b0 <strcmp@plt>
  407178:	cmp	w0, #0x0
  40717c:	b.ne	4071f0 <ferror@plt+0x4840>  // b.any
  407180:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407184:	add	x0, x0, #0x690
  407188:	mov	w1, #0x24                  	// #36
  40718c:	strb	w1, [x0, #2]
  407190:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407194:	add	x0, x0, #0x690
  407198:	ldrb	w1, [x0, #2]
  40719c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4071a0:	add	x0, x0, #0x690
  4071a4:	strb	w1, [x0]
  4071a8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4071ac:	add	x0, x0, #0x690
  4071b0:	mov	w1, #0x35                  	// #53
  4071b4:	strb	w1, [x0, #1]
  4071b8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4071bc:	add	x0, x0, #0x690
  4071c0:	strb	wzr, [x0, #3]
  4071c4:	ldr	x0, [sp, #32]
  4071c8:	bl	406e74 <ferror@plt+0x44c4>
  4071cc:	mov	x1, x0
  4071d0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4071d4:	add	x0, x0, #0x690
  4071d8:	bl	4024e0 <strcat@plt>
  4071dc:	mov	x1, #0x10                  	// #16
  4071e0:	mov	x0, #0x8                   	// #8
  4071e4:	bl	406dd4 <ferror@plt+0x4424>
  4071e8:	str	x0, [sp, #56]
  4071ec:	b	4072c4 <ferror@plt+0x4914>
  4071f0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4071f4:	add	x1, x0, #0x638
  4071f8:	ldr	x0, [sp, #48]
  4071fc:	bl	4026b0 <strcmp@plt>
  407200:	cmp	w0, #0x0
  407204:	b.ne	407278 <ferror@plt+0x48c8>  // b.any
  407208:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40720c:	add	x0, x0, #0x690
  407210:	mov	w1, #0x24                  	// #36
  407214:	strb	w1, [x0, #2]
  407218:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40721c:	add	x0, x0, #0x690
  407220:	ldrb	w1, [x0, #2]
  407224:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407228:	add	x0, x0, #0x690
  40722c:	strb	w1, [x0]
  407230:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407234:	add	x0, x0, #0x690
  407238:	mov	w1, #0x36                  	// #54
  40723c:	strb	w1, [x0, #1]
  407240:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407244:	add	x0, x0, #0x690
  407248:	strb	wzr, [x0, #3]
  40724c:	ldr	x0, [sp, #32]
  407250:	bl	406e74 <ferror@plt+0x44c4>
  407254:	mov	x1, x0
  407258:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40725c:	add	x0, x0, #0x690
  407260:	bl	4024e0 <strcat@plt>
  407264:	mov	x1, #0x10                  	// #16
  407268:	mov	x0, #0x8                   	// #8
  40726c:	bl	406dd4 <ferror@plt+0x4424>
  407270:	str	x0, [sp, #56]
  407274:	b	4072c4 <ferror@plt+0x4914>
  407278:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40727c:	add	x1, x0, #0x628
  407280:	ldr	x0, [sp, #48]
  407284:	bl	4026b0 <strcmp@plt>
  407288:	cmp	w0, #0x0
  40728c:	b.eq	4072c4 <ferror@plt+0x4914>  // b.none
  407290:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407294:	add	x0, x0, #0x420
  407298:	ldr	x19, [x0]
  40729c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4072a0:	add	x0, x0, #0x640
  4072a4:	bl	402950 <gettext@plt>
  4072a8:	ldr	x2, [sp, #48]
  4072ac:	mov	x1, x0
  4072b0:	mov	x0, x19
  4072b4:	bl	402980 <fprintf@plt>
  4072b8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4072bc:	add	x0, x0, #0x690
  4072c0:	strb	wzr, [x0]
  4072c4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4072c8:	add	x0, x0, #0x690
  4072cc:	bl	4022e0 <strlen@plt>
  4072d0:	mov	x1, x0
  4072d4:	ldr	x0, [sp, #56]
  4072d8:	add	x0, x1, x0
  4072dc:	cmp	x0, #0x27
  4072e0:	b.ls	407304 <ferror@plt+0x4954>  // b.plast
  4072e4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4072e8:	add	x3, x0, #0x6b0
  4072ec:	mov	w2, #0x165                 	// #357
  4072f0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4072f4:	add	x1, x0, #0x5b8
  4072f8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4072fc:	add	x0, x0, #0x678
  407300:	bl	4028e0 <__assert_fail@plt>
  407304:	ldr	x0, [sp, #56]
  407308:	bl	406fb8 <ferror@plt+0x4608>
  40730c:	mov	x19, x0
  407310:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407314:	add	x0, x0, #0x690
  407318:	bl	4022e0 <strlen@plt>
  40731c:	mov	x1, x0
  407320:	mov	x0, #0x27                  	// #39
  407324:	sub	x0, x0, x1
  407328:	mov	x2, x0
  40732c:	mov	x1, x19
  407330:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407334:	add	x0, x0, #0x690
  407338:	bl	402800 <strncat@plt>
  40733c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407340:	add	x0, x0, #0x690
  407344:	ldr	x19, [sp, #16]
  407348:	ldp	x29, x30, [sp], #64
  40734c:	ret
  407350:	stp	x29, x30, [sp, #-96]!
  407354:	mov	x29, sp
  407358:	str	x19, [sp, #16]
  40735c:	str	x0, [sp, #40]
  407360:	str	xzr, [sp, #72]
  407364:	str	xzr, [sp, #88]
  407368:	mov	x0, #0x100                 	// #256
  40736c:	str	x0, [sp, #80]
  407370:	mov	x0, #0x30                  	// #48
  407374:	bl	402490 <malloc@plt>
  407378:	str	x0, [sp, #72]
  40737c:	ldr	x0, [sp, #72]
  407380:	cmp	x0, #0x0
  407384:	b.ne	4073bc <ferror@plt+0x4a0c>  // b.any
  407388:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40738c:	add	x0, x0, #0x420
  407390:	ldr	x19, [x0]
  407394:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407398:	add	x0, x0, #0x6c0
  40739c:	bl	402950 <gettext@plt>
  4073a0:	mov	x1, x0
  4073a4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4073a8:	add	x2, x0, #0x6d8
  4073ac:	mov	x0, x19
  4073b0:	bl	402980 <fprintf@plt>
  4073b4:	mov	w0, #0xd                   	// #13
  4073b8:	bl	402320 <exit@plt>
  4073bc:	str	xzr, [sp, #48]
  4073c0:	ldr	x1, [sp, #80]
  4073c4:	ldr	x0, [sp, #88]
  4073c8:	bl	402580 <realloc@plt>
  4073cc:	str	x0, [sp, #88]
  4073d0:	ldr	x0, [sp, #88]
  4073d4:	cmp	x0, #0x0
  4073d8:	b.ne	407410 <ferror@plt+0x4a60>  // b.any
  4073dc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4073e0:	add	x0, x0, #0x420
  4073e4:	ldr	x19, [x0]
  4073e8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4073ec:	add	x0, x0, #0x6c0
  4073f0:	bl	402950 <gettext@plt>
  4073f4:	mov	x1, x0
  4073f8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4073fc:	add	x2, x0, #0x6d8
  407400:	mov	x0, x19
  407404:	bl	402980 <fprintf@plt>
  407408:	mov	w0, #0xd                   	// #13
  40740c:	bl	402320 <exit@plt>
  407410:	bl	4028f0 <__errno_location@plt>
  407414:	str	wzr, [x0]
  407418:	add	x0, sp, #0x30
  40741c:	mov	x4, x0
  407420:	ldr	x3, [sp, #80]
  407424:	ldr	x2, [sp, #88]
  407428:	ldr	x1, [sp, #72]
  40742c:	ldr	x0, [sp, #40]
  407430:	bl	4022a0 <getpwnam_r@plt>
  407434:	str	w0, [sp, #68]
  407438:	ldr	w0, [sp, #68]
  40743c:	cmp	w0, #0x0
  407440:	b.ne	407478 <ferror@plt+0x4ac8>  // b.any
  407444:	ldr	x0, [sp, #48]
  407448:	ldr	x1, [sp, #72]
  40744c:	cmp	x1, x0
  407450:	b.ne	407478 <ferror@plt+0x4ac8>  // b.any
  407454:	ldr	x0, [sp, #72]
  407458:	bl	408ce4 <ferror@plt+0x6334>
  40745c:	str	x0, [sp, #56]
  407460:	ldr	x0, [sp, #88]
  407464:	bl	402700 <free@plt>
  407468:	ldr	x0, [sp, #72]
  40746c:	bl	402700 <free@plt>
  407470:	ldr	x0, [sp, #56]
  407474:	b	4074f0 <ferror@plt+0x4b40>
  407478:	bl	4028f0 <__errno_location@plt>
  40747c:	ldr	w0, [x0]
  407480:	cmp	w0, #0x22
  407484:	b.eq	4074a0 <ferror@plt+0x4af0>  // b.none
  407488:	ldr	x0, [sp, #88]
  40748c:	bl	402700 <free@plt>
  407490:	ldr	x0, [sp, #72]
  407494:	bl	402700 <free@plt>
  407498:	mov	x0, #0x0                   	// #0
  40749c:	b	4074f0 <ferror@plt+0x4b40>
  4074a0:	ldr	x1, [sp, #80]
  4074a4:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  4074a8:	cmp	x1, x0
  4074ac:	b.hi	4074c0 <ferror@plt+0x4b10>  // b.pmore
  4074b0:	ldr	x0, [sp, #80]
  4074b4:	lsl	x0, x0, #2
  4074b8:	str	x0, [sp, #80]
  4074bc:	b	4073bc <ferror@plt+0x4a0c>
  4074c0:	ldr	x0, [sp, #80]
  4074c4:	cmn	x0, #0x1
  4074c8:	b.ne	4074e4 <ferror@plt+0x4b34>  // b.any
  4074cc:	ldr	x0, [sp, #88]
  4074d0:	bl	402700 <free@plt>
  4074d4:	ldr	x0, [sp, #72]
  4074d8:	bl	402700 <free@plt>
  4074dc:	mov	x0, #0x0                   	// #0
  4074e0:	b	4074f0 <ferror@plt+0x4b40>
  4074e4:	mov	x0, #0xffffffffffffffff    	// #-1
  4074e8:	str	x0, [sp, #80]
  4074ec:	b	4073bc <ferror@plt+0x4a0c>
  4074f0:	ldr	x19, [sp, #16]
  4074f4:	ldp	x29, x30, [sp], #96
  4074f8:	ret
  4074fc:	stp	x29, x30, [sp, #-96]!
  407500:	mov	x29, sp
  407504:	str	x19, [sp, #16]
  407508:	str	w0, [sp, #44]
  40750c:	str	xzr, [sp, #72]
  407510:	str	xzr, [sp, #88]
  407514:	mov	x0, #0x100                 	// #256
  407518:	str	x0, [sp, #80]
  40751c:	mov	x0, #0x30                  	// #48
  407520:	bl	402490 <malloc@plt>
  407524:	str	x0, [sp, #72]
  407528:	ldr	x0, [sp, #72]
  40752c:	cmp	x0, #0x0
  407530:	b.ne	407568 <ferror@plt+0x4bb8>  // b.any
  407534:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407538:	add	x0, x0, #0x420
  40753c:	ldr	x19, [x0]
  407540:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407544:	add	x0, x0, #0x6e8
  407548:	bl	402950 <gettext@plt>
  40754c:	mov	x1, x0
  407550:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407554:	add	x2, x0, #0x700
  407558:	mov	x0, x19
  40755c:	bl	402980 <fprintf@plt>
  407560:	mov	w0, #0xd                   	// #13
  407564:	bl	402320 <exit@plt>
  407568:	str	xzr, [sp, #48]
  40756c:	ldr	x1, [sp, #80]
  407570:	ldr	x0, [sp, #88]
  407574:	bl	402580 <realloc@plt>
  407578:	str	x0, [sp, #88]
  40757c:	ldr	x0, [sp, #88]
  407580:	cmp	x0, #0x0
  407584:	b.ne	4075bc <ferror@plt+0x4c0c>  // b.any
  407588:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40758c:	add	x0, x0, #0x420
  407590:	ldr	x19, [x0]
  407594:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407598:	add	x0, x0, #0x6e8
  40759c:	bl	402950 <gettext@plt>
  4075a0:	mov	x1, x0
  4075a4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4075a8:	add	x2, x0, #0x700
  4075ac:	mov	x0, x19
  4075b0:	bl	402980 <fprintf@plt>
  4075b4:	mov	w0, #0xd                   	// #13
  4075b8:	bl	402320 <exit@plt>
  4075bc:	bl	4028f0 <__errno_location@plt>
  4075c0:	str	wzr, [x0]
  4075c4:	add	x0, sp, #0x30
  4075c8:	mov	x4, x0
  4075cc:	ldr	x3, [sp, #80]
  4075d0:	ldr	x2, [sp, #88]
  4075d4:	ldr	x1, [sp, #72]
  4075d8:	ldr	w0, [sp, #44]
  4075dc:	bl	4023f0 <getpwuid_r@plt>
  4075e0:	str	w0, [sp, #68]
  4075e4:	ldr	w0, [sp, #68]
  4075e8:	cmp	w0, #0x0
  4075ec:	b.ne	407624 <ferror@plt+0x4c74>  // b.any
  4075f0:	ldr	x0, [sp, #48]
  4075f4:	ldr	x1, [sp, #72]
  4075f8:	cmp	x1, x0
  4075fc:	b.ne	407624 <ferror@plt+0x4c74>  // b.any
  407600:	ldr	x0, [sp, #72]
  407604:	bl	408ce4 <ferror@plt+0x6334>
  407608:	str	x0, [sp, #56]
  40760c:	ldr	x0, [sp, #88]
  407610:	bl	402700 <free@plt>
  407614:	ldr	x0, [sp, #72]
  407618:	bl	402700 <free@plt>
  40761c:	ldr	x0, [sp, #56]
  407620:	b	40769c <ferror@plt+0x4cec>
  407624:	bl	4028f0 <__errno_location@plt>
  407628:	ldr	w0, [x0]
  40762c:	cmp	w0, #0x22
  407630:	b.eq	40764c <ferror@plt+0x4c9c>  // b.none
  407634:	ldr	x0, [sp, #88]
  407638:	bl	402700 <free@plt>
  40763c:	ldr	x0, [sp, #72]
  407640:	bl	402700 <free@plt>
  407644:	mov	x0, #0x0                   	// #0
  407648:	b	40769c <ferror@plt+0x4cec>
  40764c:	ldr	x1, [sp, #80]
  407650:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  407654:	cmp	x1, x0
  407658:	b.hi	40766c <ferror@plt+0x4cbc>  // b.pmore
  40765c:	ldr	x0, [sp, #80]
  407660:	lsl	x0, x0, #2
  407664:	str	x0, [sp, #80]
  407668:	b	407568 <ferror@plt+0x4bb8>
  40766c:	ldr	x0, [sp, #80]
  407670:	cmn	x0, #0x1
  407674:	b.ne	407690 <ferror@plt+0x4ce0>  // b.any
  407678:	ldr	x0, [sp, #88]
  40767c:	bl	402700 <free@plt>
  407680:	ldr	x0, [sp, #72]
  407684:	bl	402700 <free@plt>
  407688:	mov	x0, #0x0                   	// #0
  40768c:	b	40769c <ferror@plt+0x4cec>
  407690:	mov	x0, #0xffffffffffffffff    	// #-1
  407694:	str	x0, [sp, #80]
  407698:	b	407568 <ferror@plt+0x4bb8>
  40769c:	ldr	x19, [sp, #16]
  4076a0:	ldp	x29, x30, [sp], #96
  4076a4:	ret
  4076a8:	stp	x29, x30, [sp, #-80]!
  4076ac:	mov	x29, sp
  4076b0:	stp	x19, x20, [sp, #16]
  4076b4:	str	x21, [sp, #32]
  4076b8:	str	x0, [sp, #56]
  4076bc:	ldr	x0, [sp, #56]
  4076c0:	bl	402490 <malloc@plt>
  4076c4:	str	x0, [sp, #72]
  4076c8:	ldr	x0, [sp, #72]
  4076cc:	cmp	x0, #0x0
  4076d0:	b.ne	407724 <ferror@plt+0x4d74>  // b.any
  4076d4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4076d8:	add	x0, x0, #0x420
  4076dc:	ldr	x19, [x0]
  4076e0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4076e4:	add	x0, x0, #0x710
  4076e8:	bl	402950 <gettext@plt>
  4076ec:	mov	x21, x0
  4076f0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4076f4:	add	x0, x0, #0xb88
  4076f8:	ldr	x20, [x0]
  4076fc:	bl	4028f0 <__errno_location@plt>
  407700:	ldr	w0, [x0]
  407704:	bl	4025e0 <strerror@plt>
  407708:	mov	x3, x0
  40770c:	mov	x2, x20
  407710:	mov	x1, x21
  407714:	mov	x0, x19
  407718:	bl	402980 <fprintf@plt>
  40771c:	mov	w0, #0xd                   	// #13
  407720:	bl	402320 <exit@plt>
  407724:	ldr	x0, [sp, #72]
  407728:	ldp	x19, x20, [sp, #16]
  40772c:	ldr	x21, [sp, #32]
  407730:	ldp	x29, x30, [sp], #80
  407734:	ret
  407738:	stp	x29, x30, [sp, #-32]!
  40773c:	mov	x29, sp
  407740:	str	x0, [sp, #24]
  407744:	ldr	x0, [sp, #24]
  407748:	bl	4022e0 <strlen@plt>
  40774c:	add	x0, x0, #0x1
  407750:	bl	4076a8 <ferror@plt+0x4cf8>
  407754:	ldr	x1, [sp, #24]
  407758:	bl	4027d0 <strcpy@plt>
  40775c:	ldp	x29, x30, [sp], #32
  407760:	ret
  407764:	stp	x29, x30, [sp, #-64]!
  407768:	mov	x29, sp
  40776c:	str	x19, [sp, #16]
  407770:	str	x0, [sp, #40]
  407774:	str	x1, [sp, #32]
  407778:	ldr	x1, [sp, #32]
  40777c:	ldr	x0, [sp, #40]
  407780:	bl	402810 <crypt@plt>
  407784:	str	x0, [sp, #48]
  407788:	ldr	x0, [sp, #48]
  40778c:	cmp	x0, #0x0
  407790:	b.ne	40779c <ferror@plt+0x4dec>  // b.any
  407794:	mov	x0, #0x0                   	// #0
  407798:	b	4078c8 <ferror@plt+0x4f18>
  40779c:	ldr	x0, [sp, #32]
  4077a0:	cmp	x0, #0x0
  4077a4:	b.eq	407898 <ferror@plt+0x4ee8>  // b.none
  4077a8:	ldr	x0, [sp, #32]
  4077ac:	ldrb	w0, [x0]
  4077b0:	cmp	w0, #0x24
  4077b4:	b.ne	407898 <ferror@plt+0x4ee8>  // b.any
  4077b8:	ldr	x0, [sp, #48]
  4077bc:	bl	4022e0 <strlen@plt>
  4077c0:	cmp	x0, #0xd
  4077c4:	b.hi	407898 <ferror@plt+0x4ee8>  // b.pmore
  4077c8:	ldr	x0, [sp, #32]
  4077cc:	add	x0, x0, #0x1
  4077d0:	ldrb	w0, [x0]
  4077d4:	cmp	w0, #0x36
  4077d8:	b.eq	407838 <ferror@plt+0x4e88>  // b.none
  4077dc:	cmp	w0, #0x36
  4077e0:	b.gt	407848 <ferror@plt+0x4e98>
  4077e4:	cmp	w0, #0x35
  4077e8:	b.eq	407828 <ferror@plt+0x4e78>  // b.none
  4077ec:	cmp	w0, #0x35
  4077f0:	b.gt	407848 <ferror@plt+0x4e98>
  4077f4:	cmp	w0, #0x31
  4077f8:	b.eq	407808 <ferror@plt+0x4e58>  // b.none
  4077fc:	cmp	w0, #0x32
  407800:	b.eq	407818 <ferror@plt+0x4e68>  // b.none
  407804:	b	407848 <ferror@plt+0x4e98>
  407808:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40780c:	add	x0, x0, #0x738
  407810:	str	x0, [sp, #56]
  407814:	b	407868 <ferror@plt+0x4eb8>
  407818:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40781c:	add	x0, x0, #0x740
  407820:	str	x0, [sp, #56]
  407824:	b	407868 <ferror@plt+0x4eb8>
  407828:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40782c:	add	x0, x0, #0x748
  407830:	str	x0, [sp, #56]
  407834:	b	407868 <ferror@plt+0x4eb8>
  407838:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40783c:	add	x0, x0, #0x750
  407840:	str	x0, [sp, #56]
  407844:	b	407868 <ferror@plt+0x4eb8>
  407848:	ldr	x0, [sp, #32]
  40784c:	ldrb	w1, [x0, #1]
  407850:	adrp	x0, 420000 <ferror@plt+0x1d650>
  407854:	add	x0, x0, #0x630
  407858:	strb	w1, [x0, #1]
  40785c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  407860:	add	x0, x0, #0x630
  407864:	str	x0, [sp, #56]
  407868:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40786c:	add	x0, x0, #0x420
  407870:	ldr	x19, [x0]
  407874:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407878:	add	x0, x0, #0x758
  40787c:	bl	402950 <gettext@plt>
  407880:	ldr	x2, [sp, #56]
  407884:	mov	x1, x0
  407888:	mov	x0, x19
  40788c:	bl	402980 <fprintf@plt>
  407890:	mov	w0, #0x1                   	// #1
  407894:	bl	402320 <exit@plt>
  407898:	ldr	x0, [sp, #48]
  40789c:	bl	4022e0 <strlen@plt>
  4078a0:	cmp	x0, #0xd
  4078a4:	b.eq	4078b0 <ferror@plt+0x4f00>  // b.none
  4078a8:	ldr	x0, [sp, #48]
  4078ac:	b	4078c8 <ferror@plt+0x4f18>
  4078b0:	ldr	x1, [sp, #48]
  4078b4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4078b8:	add	x0, x0, #0x6b8
  4078bc:	bl	4027d0 <strcpy@plt>
  4078c0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4078c4:	add	x0, x0, #0x6b8
  4078c8:	ldr	x19, [sp, #16]
  4078cc:	ldp	x29, x30, [sp], #64
  4078d0:	ret
  4078d4:	stp	x29, x30, [sp, #-48]!
  4078d8:	mov	x29, sp
  4078dc:	str	x0, [sp, #24]
  4078e0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4078e4:	add	x0, x0, #0x748
  4078e8:	ldrb	w0, [x0]
  4078ec:	eor	w0, w0, #0x1
  4078f0:	and	w0, w0, #0xff
  4078f4:	cmp	w0, #0x0
  4078f8:	b.eq	407900 <ferror@plt+0x4f50>  // b.none
  4078fc:	bl	407fe0 <ferror@plt+0x5630>
  407900:	ldr	x0, [sp, #24]
  407904:	bl	407e58 <ferror@plt+0x54a8>
  407908:	str	x0, [sp, #40]
  40790c:	ldr	x0, [sp, #40]
  407910:	cmp	x0, #0x0
  407914:	b.eq	407924 <ferror@plt+0x4f74>  // b.none
  407918:	ldr	x0, [sp, #40]
  40791c:	ldr	x0, [x0, #8]
  407920:	b	407928 <ferror@plt+0x4f78>
  407924:	mov	x0, #0x0                   	// #0
  407928:	ldp	x29, x30, [sp], #48
  40792c:	ret
  407930:	stp	x29, x30, [sp, #-48]!
  407934:	mov	x29, sp
  407938:	str	x0, [sp, #24]
  40793c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407940:	add	x0, x0, #0x748
  407944:	ldrb	w0, [x0]
  407948:	eor	w0, w0, #0x1
  40794c:	and	w0, w0, #0xff
  407950:	cmp	w0, #0x0
  407954:	b.eq	40795c <ferror@plt+0x4fac>  // b.none
  407958:	bl	407fe0 <ferror@plt+0x5630>
  40795c:	ldr	x0, [sp, #24]
  407960:	bl	407e58 <ferror@plt+0x54a8>
  407964:	str	x0, [sp, #40]
  407968:	ldr	x0, [sp, #40]
  40796c:	cmp	x0, #0x0
  407970:	b.eq	407984 <ferror@plt+0x4fd4>  // b.none
  407974:	ldr	x0, [sp, #40]
  407978:	ldr	x0, [x0, #8]
  40797c:	cmp	x0, #0x0
  407980:	b.ne	40798c <ferror@plt+0x4fdc>  // b.any
  407984:	mov	w0, #0x0                   	// #0
  407988:	b	4079b0 <ferror@plt+0x5000>
  40798c:	ldr	x0, [sp, #40]
  407990:	ldr	x2, [x0, #8]
  407994:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407998:	add	x1, x0, #0xc48
  40799c:	mov	x0, x2
  4079a0:	bl	402560 <strcasecmp@plt>
  4079a4:	cmp	w0, #0x0
  4079a8:	cset	w0, eq  // eq = none
  4079ac:	and	w0, w0, #0xff
  4079b0:	ldp	x29, x30, [sp], #48
  4079b4:	ret
  4079b8:	stp	x29, x30, [sp, #-64]!
  4079bc:	mov	x29, sp
  4079c0:	str	x19, [sp, #16]
  4079c4:	str	x0, [sp, #40]
  4079c8:	str	w1, [sp, #36]
  4079cc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4079d0:	add	x0, x0, #0x748
  4079d4:	ldrb	w0, [x0]
  4079d8:	eor	w0, w0, #0x1
  4079dc:	and	w0, w0, #0xff
  4079e0:	cmp	w0, #0x0
  4079e4:	b.eq	4079ec <ferror@plt+0x503c>  // b.none
  4079e8:	bl	407fe0 <ferror@plt+0x5630>
  4079ec:	ldr	x0, [sp, #40]
  4079f0:	bl	407e58 <ferror@plt+0x54a8>
  4079f4:	str	x0, [sp, #56]
  4079f8:	ldr	x0, [sp, #56]
  4079fc:	cmp	x0, #0x0
  407a00:	b.eq	407a14 <ferror@plt+0x5064>  // b.none
  407a04:	ldr	x0, [sp, #56]
  407a08:	ldr	x0, [x0, #8]
  407a0c:	cmp	x0, #0x0
  407a10:	b.ne	407a1c <ferror@plt+0x506c>  // b.any
  407a14:	ldr	w0, [sp, #36]
  407a18:	b	407a94 <ferror@plt+0x50e4>
  407a1c:	ldr	x0, [sp, #56]
  407a20:	ldr	x0, [x0, #8]
  407a24:	add	x1, sp, #0x30
  407a28:	bl	408328 <ferror@plt+0x5978>
  407a2c:	cmp	w0, #0x0
  407a30:	b.eq	407a54 <ferror@plt+0x50a4>  // b.none
  407a34:	ldr	x1, [sp, #48]
  407a38:	mov	x0, #0x7fffffff            	// #2147483647
  407a3c:	cmp	x1, x0
  407a40:	b.gt	407a54 <ferror@plt+0x50a4>
  407a44:	ldr	x1, [sp, #48]
  407a48:	mov	x0, #0xffffffff80000000    	// #-2147483648
  407a4c:	cmp	x1, x0
  407a50:	b.ge	407a90 <ferror@plt+0x50e0>  // b.tcont
  407a54:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407a58:	add	x0, x0, #0x420
  407a5c:	ldr	x19, [x0]
  407a60:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407a64:	add	x0, x0, #0xc50
  407a68:	bl	402950 <gettext@plt>
  407a6c:	mov	x1, x0
  407a70:	ldr	x0, [sp, #56]
  407a74:	ldr	x0, [x0, #8]
  407a78:	mov	x3, x0
  407a7c:	ldr	x2, [sp, #40]
  407a80:	mov	x0, x19
  407a84:	bl	402980 <fprintf@plt>
  407a88:	ldr	w0, [sp, #36]
  407a8c:	b	407a94 <ferror@plt+0x50e4>
  407a90:	ldr	x0, [sp, #48]
  407a94:	ldr	x19, [sp, #16]
  407a98:	ldp	x29, x30, [sp], #64
  407a9c:	ret
  407aa0:	stp	x29, x30, [sp, #-64]!
  407aa4:	mov	x29, sp
  407aa8:	str	x19, [sp, #16]
  407aac:	str	x0, [sp, #40]
  407ab0:	str	w1, [sp, #36]
  407ab4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407ab8:	add	x0, x0, #0x748
  407abc:	ldrb	w0, [x0]
  407ac0:	eor	w0, w0, #0x1
  407ac4:	and	w0, w0, #0xff
  407ac8:	cmp	w0, #0x0
  407acc:	b.eq	407ad4 <ferror@plt+0x5124>  // b.none
  407ad0:	bl	407fe0 <ferror@plt+0x5630>
  407ad4:	ldr	x0, [sp, #40]
  407ad8:	bl	407e58 <ferror@plt+0x54a8>
  407adc:	str	x0, [sp, #56]
  407ae0:	ldr	x0, [sp, #56]
  407ae4:	cmp	x0, #0x0
  407ae8:	b.eq	407afc <ferror@plt+0x514c>  // b.none
  407aec:	ldr	x0, [sp, #56]
  407af0:	ldr	x0, [x0, #8]
  407af4:	cmp	x0, #0x0
  407af8:	b.ne	407b04 <ferror@plt+0x5154>  // b.any
  407afc:	ldr	w0, [sp, #36]
  407b00:	b	407b78 <ferror@plt+0x51c8>
  407b04:	ldr	x0, [sp, #56]
  407b08:	ldr	x0, [x0, #8]
  407b0c:	add	x1, sp, #0x30
  407b10:	bl	408328 <ferror@plt+0x5978>
  407b14:	cmp	w0, #0x0
  407b18:	b.eq	407b38 <ferror@plt+0x5188>  // b.none
  407b1c:	ldr	x0, [sp, #48]
  407b20:	cmp	x0, #0x0
  407b24:	b.lt	407b38 <ferror@plt+0x5188>  // b.tstop
  407b28:	ldr	x1, [sp, #48]
  407b2c:	mov	x0, #0x7fffffff            	// #2147483647
  407b30:	cmp	x1, x0
  407b34:	b.le	407b74 <ferror@plt+0x51c4>
  407b38:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407b3c:	add	x0, x0, #0x420
  407b40:	ldr	x19, [x0]
  407b44:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407b48:	add	x0, x0, #0xc50
  407b4c:	bl	402950 <gettext@plt>
  407b50:	mov	x1, x0
  407b54:	ldr	x0, [sp, #56]
  407b58:	ldr	x0, [x0, #8]
  407b5c:	mov	x3, x0
  407b60:	ldr	x2, [sp, #40]
  407b64:	mov	x0, x19
  407b68:	bl	402980 <fprintf@plt>
  407b6c:	ldr	w0, [sp, #36]
  407b70:	b	407b78 <ferror@plt+0x51c8>
  407b74:	ldr	x0, [sp, #48]
  407b78:	ldr	x19, [sp, #16]
  407b7c:	ldp	x29, x30, [sp], #64
  407b80:	ret
  407b84:	stp	x29, x30, [sp, #-64]!
  407b88:	mov	x29, sp
  407b8c:	str	x19, [sp, #16]
  407b90:	str	x0, [sp, #40]
  407b94:	str	x1, [sp, #32]
  407b98:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407b9c:	add	x0, x0, #0x748
  407ba0:	ldrb	w0, [x0]
  407ba4:	eor	w0, w0, #0x1
  407ba8:	and	w0, w0, #0xff
  407bac:	cmp	w0, #0x0
  407bb0:	b.eq	407bb8 <ferror@plt+0x5208>  // b.none
  407bb4:	bl	407fe0 <ferror@plt+0x5630>
  407bb8:	ldr	x0, [sp, #40]
  407bbc:	bl	407e58 <ferror@plt+0x54a8>
  407bc0:	str	x0, [sp, #56]
  407bc4:	ldr	x0, [sp, #56]
  407bc8:	cmp	x0, #0x0
  407bcc:	b.eq	407be0 <ferror@plt+0x5230>  // b.none
  407bd0:	ldr	x0, [sp, #56]
  407bd4:	ldr	x0, [x0, #8]
  407bd8:	cmp	x0, #0x0
  407bdc:	b.ne	407be8 <ferror@plt+0x5238>  // b.any
  407be0:	ldr	x0, [sp, #32]
  407be4:	b	407c40 <ferror@plt+0x5290>
  407be8:	ldr	x0, [sp, #56]
  407bec:	ldr	x0, [x0, #8]
  407bf0:	add	x1, sp, #0x30
  407bf4:	bl	408328 <ferror@plt+0x5978>
  407bf8:	cmp	w0, #0x0
  407bfc:	b.ne	407c3c <ferror@plt+0x528c>  // b.any
  407c00:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407c04:	add	x0, x0, #0x420
  407c08:	ldr	x19, [x0]
  407c0c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407c10:	add	x0, x0, #0xc50
  407c14:	bl	402950 <gettext@plt>
  407c18:	mov	x1, x0
  407c1c:	ldr	x0, [sp, #56]
  407c20:	ldr	x0, [x0, #8]
  407c24:	mov	x3, x0
  407c28:	ldr	x2, [sp, #40]
  407c2c:	mov	x0, x19
  407c30:	bl	402980 <fprintf@plt>
  407c34:	ldr	x0, [sp, #32]
  407c38:	b	407c40 <ferror@plt+0x5290>
  407c3c:	ldr	x0, [sp, #48]
  407c40:	ldr	x19, [sp, #16]
  407c44:	ldp	x29, x30, [sp], #64
  407c48:	ret
  407c4c:	stp	x29, x30, [sp, #-64]!
  407c50:	mov	x29, sp
  407c54:	str	x19, [sp, #16]
  407c58:	str	x0, [sp, #40]
  407c5c:	str	x1, [sp, #32]
  407c60:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407c64:	add	x0, x0, #0x748
  407c68:	ldrb	w0, [x0]
  407c6c:	eor	w0, w0, #0x1
  407c70:	and	w0, w0, #0xff
  407c74:	cmp	w0, #0x0
  407c78:	b.eq	407c80 <ferror@plt+0x52d0>  // b.none
  407c7c:	bl	407fe0 <ferror@plt+0x5630>
  407c80:	ldr	x0, [sp, #40]
  407c84:	bl	407e58 <ferror@plt+0x54a8>
  407c88:	str	x0, [sp, #56]
  407c8c:	ldr	x0, [sp, #56]
  407c90:	cmp	x0, #0x0
  407c94:	b.eq	407ca8 <ferror@plt+0x52f8>  // b.none
  407c98:	ldr	x0, [sp, #56]
  407c9c:	ldr	x0, [x0, #8]
  407ca0:	cmp	x0, #0x0
  407ca4:	b.ne	407cb0 <ferror@plt+0x5300>  // b.any
  407ca8:	ldr	x0, [sp, #32]
  407cac:	b	407d08 <ferror@plt+0x5358>
  407cb0:	ldr	x0, [sp, #56]
  407cb4:	ldr	x0, [x0, #8]
  407cb8:	add	x1, sp, #0x30
  407cbc:	bl	4083a8 <ferror@plt+0x59f8>
  407cc0:	cmp	w0, #0x0
  407cc4:	b.ne	407d04 <ferror@plt+0x5354>  // b.any
  407cc8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407ccc:	add	x0, x0, #0x420
  407cd0:	ldr	x19, [x0]
  407cd4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407cd8:	add	x0, x0, #0xc50
  407cdc:	bl	402950 <gettext@plt>
  407ce0:	mov	x1, x0
  407ce4:	ldr	x0, [sp, #56]
  407ce8:	ldr	x0, [x0, #8]
  407cec:	mov	x3, x0
  407cf0:	ldr	x2, [sp, #40]
  407cf4:	mov	x0, x19
  407cf8:	bl	402980 <fprintf@plt>
  407cfc:	ldr	x0, [sp, #32]
  407d00:	b	407d08 <ferror@plt+0x5358>
  407d04:	ldr	x0, [sp, #48]
  407d08:	ldr	x19, [sp, #16]
  407d0c:	ldp	x29, x30, [sp], #64
  407d10:	ret
  407d14:	stp	x29, x30, [sp, #-64]!
  407d18:	mov	x29, sp
  407d1c:	str	x0, [sp, #24]
  407d20:	str	x1, [sp, #16]
  407d24:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407d28:	add	x0, x0, #0x748
  407d2c:	ldrb	w0, [x0]
  407d30:	eor	w0, w0, #0x1
  407d34:	and	w0, w0, #0xff
  407d38:	cmp	w0, #0x0
  407d3c:	b.eq	407d44 <ferror@plt+0x5394>  // b.none
  407d40:	bl	407fe0 <ferror@plt+0x5630>
  407d44:	ldr	x0, [sp, #24]
  407d48:	bl	407e58 <ferror@plt+0x54a8>
  407d4c:	str	x0, [sp, #48]
  407d50:	ldr	x0, [sp, #48]
  407d54:	cmp	x0, #0x0
  407d58:	b.ne	407d64 <ferror@plt+0x53b4>  // b.any
  407d5c:	mov	w0, #0xffffffff            	// #-1
  407d60:	b	407e50 <ferror@plt+0x54a0>
  407d64:	ldr	x0, [sp, #16]
  407d68:	bl	4025d0 <strdup@plt>
  407d6c:	str	x0, [sp, #40]
  407d70:	ldr	x0, [sp, #40]
  407d74:	cmp	x0, #0x0
  407d78:	b.ne	407e24 <ferror@plt+0x5474>  // b.any
  407d7c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407d80:	add	x0, x0, #0xc88
  407d84:	bl	402950 <gettext@plt>
  407d88:	mov	x2, x0
  407d8c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407d90:	add	x0, x0, #0x420
  407d94:	ldr	x0, [x0]
  407d98:	mov	x1, x0
  407d9c:	mov	x0, x2
  407da0:	bl	4022f0 <fputs@plt>
  407da4:	mov	x1, #0x0                   	// #0
  407da8:	mov	w0, #0x6                   	// #6
  407dac:	bl	4029a0 <setlocale@plt>
  407db0:	str	x0, [sp, #32]
  407db4:	str	xzr, [sp, #56]
  407db8:	ldr	x0, [sp, #32]
  407dbc:	cmp	x0, #0x0
  407dc0:	b.eq	407dd0 <ferror@plt+0x5420>  // b.none
  407dc4:	ldr	x0, [sp, #32]
  407dc8:	bl	4025d0 <strdup@plt>
  407dcc:	str	x0, [sp, #56]
  407dd0:	ldr	x0, [sp, #56]
  407dd4:	cmp	x0, #0x0
  407dd8:	b.eq	407dec <ferror@plt+0x543c>  // b.none
  407ddc:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407de0:	add	x1, x0, #0xcb8
  407de4:	mov	w0, #0x6                   	// #6
  407de8:	bl	4029a0 <setlocale@plt>
  407dec:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407df0:	add	x1, x0, #0xcc0
  407df4:	mov	w0, #0x3                   	// #3
  407df8:	bl	402300 <syslog@plt>
  407dfc:	ldr	x0, [sp, #56]
  407e00:	cmp	x0, #0x0
  407e04:	b.eq	407e1c <ferror@plt+0x546c>  // b.none
  407e08:	ldr	x1, [sp, #56]
  407e0c:	mov	w0, #0x6                   	// #6
  407e10:	bl	4029a0 <setlocale@plt>
  407e14:	ldr	x0, [sp, #56]
  407e18:	bl	402700 <free@plt>
  407e1c:	mov	w0, #0xffffffff            	// #-1
  407e20:	b	407e50 <ferror@plt+0x54a0>
  407e24:	ldr	x0, [sp, #48]
  407e28:	ldr	x0, [x0, #8]
  407e2c:	cmp	x0, #0x0
  407e30:	b.eq	407e40 <ferror@plt+0x5490>  // b.none
  407e34:	ldr	x0, [sp, #48]
  407e38:	ldr	x0, [x0, #8]
  407e3c:	bl	402700 <free@plt>
  407e40:	ldr	x0, [sp, #48]
  407e44:	ldr	x1, [sp, #40]
  407e48:	str	x1, [x0, #8]
  407e4c:	mov	w0, #0x0                   	// #0
  407e50:	ldp	x29, x30, [sp], #64
  407e54:	ret
  407e58:	stp	x29, x30, [sp, #-80]!
  407e5c:	mov	x29, sp
  407e60:	str	x19, [sp, #16]
  407e64:	str	x0, [sp, #40]
  407e68:	adrp	x0, 420000 <ferror@plt+0x1d650>
  407e6c:	add	x0, x0, #0x638
  407e70:	str	x0, [sp, #72]
  407e74:	b	407ea4 <ferror@plt+0x54f4>
  407e78:	ldr	x0, [sp, #72]
  407e7c:	ldr	x0, [x0]
  407e80:	ldr	x1, [sp, #40]
  407e84:	bl	4026b0 <strcmp@plt>
  407e88:	cmp	w0, #0x0
  407e8c:	b.ne	407e98 <ferror@plt+0x54e8>  // b.any
  407e90:	ldr	x0, [sp, #72]
  407e94:	b	407fb0 <ferror@plt+0x5600>
  407e98:	ldr	x0, [sp, #72]
  407e9c:	add	x0, x0, #0x10
  407ea0:	str	x0, [sp, #72]
  407ea4:	ldr	x0, [sp, #72]
  407ea8:	ldr	x0, [x0]
  407eac:	cmp	x0, #0x0
  407eb0:	b.ne	407e78 <ferror@plt+0x54c8>  // b.any
  407eb4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407eb8:	add	x0, x0, #0x738
  407ebc:	str	x0, [sp, #72]
  407ec0:	b	407ee8 <ferror@plt+0x5538>
  407ec4:	ldr	x0, [sp, #72]
  407ec8:	ldr	x0, [x0]
  407ecc:	ldr	x1, [sp, #40]
  407ed0:	bl	4026b0 <strcmp@plt>
  407ed4:	cmp	w0, #0x0
  407ed8:	b.eq	407fa0 <ferror@plt+0x55f0>  // b.none
  407edc:	ldr	x0, [sp, #72]
  407ee0:	add	x0, x0, #0x10
  407ee4:	str	x0, [sp, #72]
  407ee8:	ldr	x0, [sp, #72]
  407eec:	ldr	x0, [x0]
  407ef0:	cmp	x0, #0x0
  407ef4:	b.ne	407ec4 <ferror@plt+0x5514>  // b.any
  407ef8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407efc:	add	x0, x0, #0x420
  407f00:	ldr	x19, [x0]
  407f04:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407f08:	add	x0, x0, #0xcf0
  407f0c:	bl	402950 <gettext@plt>
  407f10:	ldr	x2, [sp, #40]
  407f14:	mov	x1, x0
  407f18:	mov	x0, x19
  407f1c:	bl	402980 <fprintf@plt>
  407f20:	mov	x1, #0x0                   	// #0
  407f24:	mov	w0, #0x6                   	// #6
  407f28:	bl	4029a0 <setlocale@plt>
  407f2c:	str	x0, [sp, #56]
  407f30:	str	xzr, [sp, #64]
  407f34:	ldr	x0, [sp, #56]
  407f38:	cmp	x0, #0x0
  407f3c:	b.eq	407f4c <ferror@plt+0x559c>  // b.none
  407f40:	ldr	x0, [sp, #56]
  407f44:	bl	4025d0 <strdup@plt>
  407f48:	str	x0, [sp, #64]
  407f4c:	ldr	x0, [sp, #64]
  407f50:	cmp	x0, #0x0
  407f54:	b.eq	407f68 <ferror@plt+0x55b8>  // b.none
  407f58:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407f5c:	add	x1, x0, #0xcb8
  407f60:	mov	w0, #0x6                   	// #6
  407f64:	bl	4029a0 <setlocale@plt>
  407f68:	ldr	x2, [sp, #40]
  407f6c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  407f70:	add	x1, x0, #0xd30
  407f74:	mov	w0, #0x2                   	// #2
  407f78:	bl	402300 <syslog@plt>
  407f7c:	ldr	x0, [sp, #64]
  407f80:	cmp	x0, #0x0
  407f84:	b.eq	407fa8 <ferror@plt+0x55f8>  // b.none
  407f88:	ldr	x1, [sp, #64]
  407f8c:	mov	w0, #0x6                   	// #6
  407f90:	bl	4029a0 <setlocale@plt>
  407f94:	ldr	x0, [sp, #64]
  407f98:	bl	402700 <free@plt>
  407f9c:	b	407fac <ferror@plt+0x55fc>
  407fa0:	nop
  407fa4:	b	407fac <ferror@plt+0x55fc>
  407fa8:	nop
  407fac:	mov	x0, #0x0                   	// #0
  407fb0:	ldr	x19, [sp, #16]
  407fb4:	ldp	x29, x30, [sp], #80
  407fb8:	ret
  407fbc:	sub	sp, sp, #0x10
  407fc0:	str	x0, [sp, #8]
  407fc4:	adrp	x0, 420000 <ferror@plt+0x1d650>
  407fc8:	add	x0, x0, #0xb08
  407fcc:	ldr	x1, [sp, #8]
  407fd0:	str	x1, [x0]
  407fd4:	nop
  407fd8:	add	sp, sp, #0x10
  407fdc:	ret
  407fe0:	sub	sp, sp, #0x480
  407fe4:	stp	x29, x30, [sp]
  407fe8:	mov	x29, sp
  407fec:	str	x19, [sp, #16]
  407ff0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  407ff4:	add	x0, x0, #0x748
  407ff8:	mov	w1, #0x1                   	// #1
  407ffc:	strb	w1, [x0]
  408000:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408004:	add	x0, x0, #0xb08
  408008:	ldr	x2, [x0]
  40800c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408010:	add	x1, x0, #0xd50
  408014:	mov	x0, x2
  408018:	bl	402470 <fopen@plt>
  40801c:	str	x0, [sp, #1120]
  408020:	ldr	x0, [sp, #1120]
  408024:	cmp	x0, #0x0
  408028:	b.ne	408238 <ferror@plt+0x5888>  // b.any
  40802c:	bl	4028f0 <__errno_location@plt>
  408030:	ldr	w0, [x0]
  408034:	cmp	w0, #0x2
  408038:	b.eq	408314 <ferror@plt+0x5964>  // b.none
  40803c:	bl	4028f0 <__errno_location@plt>
  408040:	ldr	w0, [x0]
  408044:	str	w0, [sp, #1076]
  408048:	mov	x1, #0x0                   	// #0
  40804c:	mov	w0, #0x6                   	// #6
  408050:	bl	4029a0 <setlocale@plt>
  408054:	str	x0, [sp, #1064]
  408058:	str	xzr, [sp, #1136]
  40805c:	ldr	x0, [sp, #1064]
  408060:	cmp	x0, #0x0
  408064:	b.eq	408074 <ferror@plt+0x56c4>  // b.none
  408068:	ldr	x0, [sp, #1064]
  40806c:	bl	4025d0 <strdup@plt>
  408070:	str	x0, [sp, #1136]
  408074:	ldr	x0, [sp, #1136]
  408078:	cmp	x0, #0x0
  40807c:	b.eq	408090 <ferror@plt+0x56e0>  // b.none
  408080:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408084:	add	x1, x0, #0xcb8
  408088:	mov	w0, #0x6                   	// #6
  40808c:	bl	4029a0 <setlocale@plt>
  408090:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408094:	add	x0, x0, #0xb08
  408098:	ldr	x19, [x0]
  40809c:	ldr	w0, [sp, #1076]
  4080a0:	bl	4025e0 <strerror@plt>
  4080a4:	mov	x3, x0
  4080a8:	mov	x2, x19
  4080ac:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4080b0:	add	x1, x0, #0xd58
  4080b4:	mov	w0, #0x2                   	// #2
  4080b8:	bl	402300 <syslog@plt>
  4080bc:	ldr	x0, [sp, #1136]
  4080c0:	cmp	x0, #0x0
  4080c4:	b.eq	4080dc <ferror@plt+0x572c>  // b.none
  4080c8:	ldr	x1, [sp, #1136]
  4080cc:	mov	w0, #0x6                   	// #6
  4080d0:	bl	4029a0 <setlocale@plt>
  4080d4:	ldr	x0, [sp, #1136]
  4080d8:	bl	402700 <free@plt>
  4080dc:	mov	w0, #0x1                   	// #1
  4080e0:	bl	402320 <exit@plt>
  4080e4:	add	x0, sp, #0x28
  4080e8:	bl	4022e0 <strlen@plt>
  4080ec:	sub	w0, w0, #0x1
  4080f0:	str	w0, [sp, #1148]
  4080f4:	b	408134 <ferror@plt+0x5784>
  4080f8:	bl	4026c0 <__ctype_b_loc@plt>
  4080fc:	ldr	x1, [x0]
  408100:	ldrsw	x0, [sp, #1148]
  408104:	add	x2, sp, #0x28
  408108:	ldrb	w0, [x2, x0]
  40810c:	and	x0, x0, #0xff
  408110:	lsl	x0, x0, #1
  408114:	add	x0, x1, x0
  408118:	ldrh	w0, [x0]
  40811c:	and	w0, w0, #0x2000
  408120:	cmp	w0, #0x0
  408124:	b.eq	408144 <ferror@plt+0x5794>  // b.none
  408128:	ldr	w0, [sp, #1148]
  40812c:	sub	w0, w0, #0x1
  408130:	str	w0, [sp, #1148]
  408134:	ldr	w0, [sp, #1148]
  408138:	cmp	w0, #0x0
  40813c:	b.ge	4080f8 <ferror@plt+0x5748>  // b.tcont
  408140:	b	408148 <ferror@plt+0x5798>
  408144:	nop
  408148:	ldr	w0, [sp, #1148]
  40814c:	add	w0, w0, #0x1
  408150:	str	w0, [sp, #1148]
  408154:	ldrsw	x0, [sp, #1148]
  408158:	add	x1, sp, #0x28
  40815c:	strb	wzr, [x1, x0]
  408160:	add	x2, sp, #0x28
  408164:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408168:	add	x1, x0, #0xd80
  40816c:	mov	x0, x2
  408170:	bl	402740 <strspn@plt>
  408174:	mov	x1, x0
  408178:	add	x0, sp, #0x28
  40817c:	add	x0, x0, x1
  408180:	str	x0, [sp, #1096]
  408184:	ldr	x0, [sp, #1096]
  408188:	ldrb	w0, [x0]
  40818c:	cmp	w0, #0x0
  408190:	b.eq	408238 <ferror@plt+0x5888>  // b.none
  408194:	ldr	x0, [sp, #1096]
  408198:	ldrb	w0, [x0]
  40819c:	cmp	w0, #0x23
  4081a0:	b.ne	4081a8 <ferror@plt+0x57f8>  // b.any
  4081a4:	b	408238 <ferror@plt+0x5888>
  4081a8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4081ac:	add	x1, x0, #0xd80
  4081b0:	ldr	x0, [sp, #1096]
  4081b4:	bl	4028c0 <strcspn@plt>
  4081b8:	mov	x1, x0
  4081bc:	ldr	x0, [sp, #1096]
  4081c0:	add	x0, x0, x1
  4081c4:	str	x0, [sp, #1088]
  4081c8:	ldr	x0, [sp, #1088]
  4081cc:	ldrb	w0, [x0]
  4081d0:	cmp	w0, #0x0
  4081d4:	b.ne	4081dc <ferror@plt+0x582c>  // b.any
  4081d8:	b	408238 <ferror@plt+0x5888>
  4081dc:	ldr	x0, [sp, #1088]
  4081e0:	add	x1, x0, #0x1
  4081e4:	str	x1, [sp, #1088]
  4081e8:	strb	wzr, [x0]
  4081ec:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4081f0:	add	x1, x0, #0xd88
  4081f4:	ldr	x0, [sp, #1088]
  4081f8:	bl	402740 <strspn@plt>
  4081fc:	mov	x1, x0
  408200:	ldr	x0, [sp, #1088]
  408204:	add	x0, x0, x1
  408208:	str	x0, [sp, #1080]
  40820c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408210:	add	x1, x0, #0xd90
  408214:	ldr	x0, [sp, #1080]
  408218:	bl	4028c0 <strcspn@plt>
  40821c:	mov	x1, x0
  408220:	ldr	x0, [sp, #1080]
  408224:	add	x0, x0, x1
  408228:	strb	wzr, [x0]
  40822c:	ldr	x1, [sp, #1080]
  408230:	ldr	x0, [sp, #1096]
  408234:	bl	407d14 <ferror@plt+0x5364>
  408238:	add	x0, sp, #0x28
  40823c:	ldr	x2, [sp, #1120]
  408240:	mov	w1, #0x400                 	// #1024
  408244:	bl	402990 <fgets@plt>
  408248:	cmp	x0, #0x0
  40824c:	b.ne	4080e4 <ferror@plt+0x5734>  // b.any
  408250:	ldr	x0, [sp, #1120]
  408254:	bl	4029b0 <ferror@plt>
  408258:	cmp	w0, #0x0
  40825c:	b.eq	408308 <ferror@plt+0x5958>  // b.none
  408260:	bl	4028f0 <__errno_location@plt>
  408264:	ldr	w0, [x0]
  408268:	str	w0, [sp, #1116]
  40826c:	mov	x1, #0x0                   	// #0
  408270:	mov	w0, #0x6                   	// #6
  408274:	bl	4029a0 <setlocale@plt>
  408278:	str	x0, [sp, #1104]
  40827c:	str	xzr, [sp, #1128]
  408280:	ldr	x0, [sp, #1104]
  408284:	cmp	x0, #0x0
  408288:	b.eq	408298 <ferror@plt+0x58e8>  // b.none
  40828c:	ldr	x0, [sp, #1104]
  408290:	bl	4025d0 <strdup@plt>
  408294:	str	x0, [sp, #1128]
  408298:	ldr	x0, [sp, #1128]
  40829c:	cmp	x0, #0x0
  4082a0:	b.eq	4082b4 <ferror@plt+0x5904>  // b.none
  4082a4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4082a8:	add	x1, x0, #0xcb8
  4082ac:	mov	w0, #0x6                   	// #6
  4082b0:	bl	4029a0 <setlocale@plt>
  4082b4:	adrp	x0, 420000 <ferror@plt+0x1d650>
  4082b8:	add	x0, x0, #0xb08
  4082bc:	ldr	x19, [x0]
  4082c0:	ldr	w0, [sp, #1116]
  4082c4:	bl	4025e0 <strerror@plt>
  4082c8:	mov	x3, x0
  4082cc:	mov	x2, x19
  4082d0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4082d4:	add	x1, x0, #0xd98
  4082d8:	mov	w0, #0x2                   	// #2
  4082dc:	bl	402300 <syslog@plt>
  4082e0:	ldr	x0, [sp, #1128]
  4082e4:	cmp	x0, #0x0
  4082e8:	b.eq	408300 <ferror@plt+0x5950>  // b.none
  4082ec:	ldr	x1, [sp, #1128]
  4082f0:	mov	w0, #0x6                   	// #6
  4082f4:	bl	4029a0 <setlocale@plt>
  4082f8:	ldr	x0, [sp, #1128]
  4082fc:	bl	402700 <free@plt>
  408300:	mov	w0, #0x1                   	// #1
  408304:	bl	402320 <exit@plt>
  408308:	ldr	x0, [sp, #1120]
  40830c:	bl	402440 <fclose@plt>
  408310:	b	408318 <ferror@plt+0x5968>
  408314:	nop
  408318:	ldr	x19, [sp, #16]
  40831c:	ldp	x29, x30, [sp]
  408320:	add	sp, sp, #0x480
  408324:	ret
  408328:	stp	x29, x30, [sp, #-48]!
  40832c:	mov	x29, sp
  408330:	str	x0, [sp, #24]
  408334:	str	x1, [sp, #16]
  408338:	bl	4028f0 <__errno_location@plt>
  40833c:	str	wzr, [x0]
  408340:	add	x0, sp, #0x20
  408344:	mov	w2, #0x0                   	// #0
  408348:	mov	x1, x0
  40834c:	ldr	x0, [sp, #24]
  408350:	bl	4026d0 <strtol@plt>
  408354:	str	x0, [sp, #40]
  408358:	ldr	x0, [sp, #24]
  40835c:	ldrb	w0, [x0]
  408360:	cmp	w0, #0x0
  408364:	b.eq	408388 <ferror@plt+0x59d8>  // b.none
  408368:	ldr	x0, [sp, #32]
  40836c:	ldrb	w0, [x0]
  408370:	cmp	w0, #0x0
  408374:	b.ne	408388 <ferror@plt+0x59d8>  // b.any
  408378:	bl	4028f0 <__errno_location@plt>
  40837c:	ldr	w0, [x0]
  408380:	cmp	w0, #0x22
  408384:	b.ne	408390 <ferror@plt+0x59e0>  // b.any
  408388:	mov	w0, #0x0                   	// #0
  40838c:	b	4083a0 <ferror@plt+0x59f0>
  408390:	ldr	x0, [sp, #16]
  408394:	ldr	x1, [sp, #40]
  408398:	str	x1, [x0]
  40839c:	mov	w0, #0x1                   	// #1
  4083a0:	ldp	x29, x30, [sp], #48
  4083a4:	ret
  4083a8:	stp	x29, x30, [sp, #-48]!
  4083ac:	mov	x29, sp
  4083b0:	str	x0, [sp, #24]
  4083b4:	str	x1, [sp, #16]
  4083b8:	bl	4028f0 <__errno_location@plt>
  4083bc:	str	wzr, [x0]
  4083c0:	add	x0, sp, #0x20
  4083c4:	mov	w2, #0x0                   	// #0
  4083c8:	mov	x1, x0
  4083cc:	ldr	x0, [sp, #24]
  4083d0:	bl	4022d0 <strtoul@plt>
  4083d4:	str	x0, [sp, #40]
  4083d8:	ldr	x0, [sp, #24]
  4083dc:	ldrb	w0, [x0]
  4083e0:	cmp	w0, #0x0
  4083e4:	b.eq	408408 <ferror@plt+0x5a58>  // b.none
  4083e8:	ldr	x0, [sp, #32]
  4083ec:	ldrb	w0, [x0]
  4083f0:	cmp	w0, #0x0
  4083f4:	b.ne	408408 <ferror@plt+0x5a58>  // b.any
  4083f8:	bl	4028f0 <__errno_location@plt>
  4083fc:	ldr	w0, [x0]
  408400:	cmp	w0, #0x22
  408404:	b.ne	408410 <ferror@plt+0x5a60>  // b.any
  408408:	mov	w0, #0x0                   	// #0
  40840c:	b	408420 <ferror@plt+0x5a70>
  408410:	ldr	x0, [sp, #16]
  408414:	ldr	x1, [sp, #40]
  408418:	str	x1, [x0]
  40841c:	mov	w0, #0x1                   	// #1
  408420:	ldp	x29, x30, [sp], #48
  408424:	ret
  408428:	stp	x29, x30, [sp, #-112]!
  40842c:	mov	x29, sp
  408430:	str	x19, [sp, #16]
  408434:	str	x0, [sp, #40]
  408438:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40843c:	add	x0, x0, #0xdc0
  408440:	str	x0, [sp, #104]
  408444:	add	x0, sp, #0x40
  408448:	adrp	x1, 40d000 <ferror@plt+0xa650>
  40844c:	add	x1, x1, #0xdd0
  408450:	str	x1, [x0]
  408454:	add	x0, sp, #0x40
  408458:	adrp	x1, 40d000 <ferror@plt+0xa650>
  40845c:	add	x1, x1, #0xdd8
  408460:	str	x1, [x0, #8]
  408464:	add	x0, sp, #0x40
  408468:	ldr	x1, [sp, #40]
  40846c:	str	x1, [x0, #16]
  408470:	add	x0, sp, #0x40
  408474:	str	xzr, [x0, #24]
  408478:	str	xzr, [sp, #56]
  40847c:	add	x2, sp, #0x60
  408480:	add	x1, sp, #0x38
  408484:	add	x0, sp, #0x40
  408488:	mov	x3, x2
  40848c:	mov	x2, x1
  408490:	mov	x1, x0
  408494:	ldr	x0, [sp, #104]
  408498:	bl	409554 <ferror@plt+0x6ba4>
  40849c:	cmp	w0, #0x0
  4084a0:	b.eq	4084e0 <ferror@plt+0x5b30>  // b.none
  4084a4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4084a8:	add	x0, x0, #0x420
  4084ac:	ldr	x19, [x0]
  4084b0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4084b4:	add	x0, x0, #0xde0
  4084b8:	bl	402950 <gettext@plt>
  4084bc:	mov	x1, x0
  4084c0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4084c4:	add	x0, x0, #0xb88
  4084c8:	ldr	x0, [x0]
  4084cc:	mov	x2, x0
  4084d0:	mov	x0, x19
  4084d4:	bl	402980 <fprintf@plt>
  4084d8:	mov	w0, #0xffffffff            	// #-1
  4084dc:	b	4085f8 <ferror@plt+0x5c48>
  4084e0:	ldr	w0, [sp, #96]
  4084e4:	asr	w0, w0, #8
  4084e8:	and	w0, w0, #0xff
  4084ec:	str	w0, [sp, #100]
  4084f0:	ldr	w0, [sp, #96]
  4084f4:	and	w0, w0, #0x7f
  4084f8:	cmp	w0, #0x0
  4084fc:	b.eq	40854c <ferror@plt+0x5b9c>  // b.none
  408500:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408504:	add	x0, x0, #0x420
  408508:	ldr	x19, [x0]
  40850c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408510:	add	x0, x0, #0xe08
  408514:	bl	402950 <gettext@plt>
  408518:	mov	x4, x0
  40851c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408520:	add	x0, x0, #0xb88
  408524:	ldr	x1, [x0]
  408528:	ldr	w0, [sp, #96]
  40852c:	and	w0, w0, #0x7f
  408530:	mov	w3, w0
  408534:	mov	x2, x1
  408538:	mov	x1, x4
  40853c:	mov	x0, x19
  408540:	bl	402980 <fprintf@plt>
  408544:	mov	w0, #0xffffffff            	// #-1
  408548:	b	4085f8 <ferror@plt+0x5c48>
  40854c:	ldr	w0, [sp, #100]
  408550:	cmp	w0, #0x7f
  408554:	b.ne	408560 <ferror@plt+0x5bb0>  // b.any
  408558:	mov	w0, #0x0                   	// #0
  40855c:	b	4085f8 <ferror@plt+0x5c48>
  408560:	ldr	w0, [sp, #100]
  408564:	cmp	w0, #0x1
  408568:	b.ne	408574 <ferror@plt+0x5bc4>  // b.any
  40856c:	mov	w0, #0x0                   	// #0
  408570:	b	4085f8 <ferror@plt+0x5c48>
  408574:	ldr	w0, [sp, #100]
  408578:	cmp	w0, #0x0
  40857c:	b.eq	4085f4 <ferror@plt+0x5c44>  // b.none
  408580:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408584:	add	x0, x0, #0x420
  408588:	ldr	x19, [x0]
  40858c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408590:	add	x0, x0, #0xe40
  408594:	bl	402950 <gettext@plt>
  408598:	mov	x1, x0
  40859c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4085a0:	add	x0, x0, #0xb88
  4085a4:	ldr	x0, [x0]
  4085a8:	ldr	w3, [sp, #100]
  4085ac:	mov	x2, x0
  4085b0:	mov	x0, x19
  4085b4:	bl	402980 <fprintf@plt>
  4085b8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4085bc:	add	x0, x0, #0x420
  4085c0:	ldr	x19, [x0]
  4085c4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4085c8:	add	x0, x0, #0xde0
  4085cc:	bl	402950 <gettext@plt>
  4085d0:	mov	x1, x0
  4085d4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4085d8:	add	x0, x0, #0xb88
  4085dc:	ldr	x0, [x0]
  4085e0:	mov	x2, x0
  4085e4:	mov	x0, x19
  4085e8:	bl	402980 <fprintf@plt>
  4085ec:	mov	w0, #0xffffffff            	// #-1
  4085f0:	b	4085f8 <ferror@plt+0x5c48>
  4085f4:	mov	w0, #0x0                   	// #0
  4085f8:	ldr	x19, [sp, #16]
  4085fc:	ldp	x29, x30, [sp], #112
  408600:	ret
  408604:	stp	x29, x30, [sp, #-128]!
  408608:	mov	x29, sp
  40860c:	str	x19, [sp, #16]
  408610:	str	w0, [sp, #44]
  408614:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408618:	add	x0, x0, #0xe60
  40861c:	str	x0, [sp, #112]
  408620:	str	xzr, [sp, #104]
  408624:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408628:	add	x0, x0, #0xe78
  40862c:	str	x0, [sp, #64]
  408630:	str	xzr, [sp, #72]
  408634:	str	xzr, [sp, #80]
  408638:	str	xzr, [sp, #56]
  40863c:	str	wzr, [sp, #124]
  408640:	mov	x0, #0x4                   	// #4
  408644:	bl	402490 <malloc@plt>
  408648:	str	x0, [sp, #104]
  40864c:	ldr	x0, [sp, #104]
  408650:	cmp	x0, #0x0
  408654:	b.ne	408660 <ferror@plt+0x5cb0>  // b.any
  408658:	mov	w0, #0xffffffff            	// #-1
  40865c:	b	408898 <ferror@plt+0x5ee8>
  408660:	ldr	w0, [sp, #124]
  408664:	add	w1, w0, #0x1
  408668:	str	w1, [sp, #124]
  40866c:	sxtw	x0, w0
  408670:	ldr	x1, [sp, #104]
  408674:	add	x0, x1, x0
  408678:	mov	w1, #0x2d                  	// #45
  40867c:	strb	w1, [x0]
  408680:	ldr	w0, [sp, #44]
  408684:	and	w0, w0, #0x1
  408688:	cmp	w0, #0x0
  40868c:	b.eq	4086b0 <ferror@plt+0x5d00>  // b.none
  408690:	ldr	w0, [sp, #124]
  408694:	add	w1, w0, #0x1
  408698:	str	w1, [sp, #124]
  40869c:	sxtw	x0, w0
  4086a0:	ldr	x1, [sp, #104]
  4086a4:	add	x0, x1, x0
  4086a8:	mov	w1, #0x55                  	// #85
  4086ac:	strb	w1, [x0]
  4086b0:	ldr	w0, [sp, #44]
  4086b4:	and	w0, w0, #0x2
  4086b8:	cmp	w0, #0x0
  4086bc:	b.eq	4086e0 <ferror@plt+0x5d30>  // b.none
  4086c0:	ldr	w0, [sp, #124]
  4086c4:	add	w1, w0, #0x1
  4086c8:	str	w1, [sp, #124]
  4086cc:	sxtw	x0, w0
  4086d0:	ldr	x1, [sp, #104]
  4086d4:	add	x0, x1, x0
  4086d8:	mov	w1, #0x47                  	// #71
  4086dc:	strb	w1, [x0]
  4086e0:	ldr	w0, [sp, #124]
  4086e4:	add	w1, w0, #0x1
  4086e8:	str	w1, [sp, #124]
  4086ec:	sxtw	x0, w0
  4086f0:	ldr	x1, [sp, #104]
  4086f4:	add	x0, x1, x0
  4086f8:	strb	wzr, [x0]
  4086fc:	ldr	w0, [sp, #124]
  408700:	cmp	w0, #0x2
  408704:	b.ne	408718 <ferror@plt+0x5d68>  // b.any
  408708:	ldr	x0, [sp, #104]
  40870c:	bl	402700 <free@plt>
  408710:	mov	w0, #0x0                   	// #0
  408714:	b	408898 <ferror@plt+0x5ee8>
  408718:	ldr	x0, [sp, #104]
  40871c:	str	x0, [sp, #72]
  408720:	add	x2, sp, #0x5c
  408724:	add	x1, sp, #0x38
  408728:	add	x0, sp, #0x40
  40872c:	mov	x3, x2
  408730:	mov	x2, x1
  408734:	mov	x1, x0
  408738:	ldr	x0, [sp, #112]
  40873c:	bl	409554 <ferror@plt+0x6ba4>
  408740:	str	w0, [sp, #100]
  408744:	ldr	x0, [sp, #104]
  408748:	bl	402700 <free@plt>
  40874c:	ldr	w0, [sp, #100]
  408750:	cmp	w0, #0x0
  408754:	b.eq	408794 <ferror@plt+0x5de4>  // b.none
  408758:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40875c:	add	x0, x0, #0x420
  408760:	ldr	x19, [x0]
  408764:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408768:	add	x0, x0, #0xe88
  40876c:	bl	402950 <gettext@plt>
  408770:	mov	x1, x0
  408774:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408778:	add	x0, x0, #0xb88
  40877c:	ldr	x0, [x0]
  408780:	mov	x2, x0
  408784:	mov	x0, x19
  408788:	bl	402980 <fprintf@plt>
  40878c:	mov	w0, #0xffffffff            	// #-1
  408790:	b	408898 <ferror@plt+0x5ee8>
  408794:	ldr	w0, [sp, #92]
  408798:	asr	w0, w0, #8
  40879c:	and	w0, w0, #0xff
  4087a0:	str	w0, [sp, #96]
  4087a4:	ldr	w0, [sp, #92]
  4087a8:	and	w0, w0, #0x7f
  4087ac:	cmp	w0, #0x0
  4087b0:	b.eq	408800 <ferror@plt+0x5e50>  // b.none
  4087b4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4087b8:	add	x0, x0, #0x420
  4087bc:	ldr	x19, [x0]
  4087c0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4087c4:	add	x0, x0, #0xeb0
  4087c8:	bl	402950 <gettext@plt>
  4087cc:	mov	x4, x0
  4087d0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4087d4:	add	x0, x0, #0xb88
  4087d8:	ldr	x1, [x0]
  4087dc:	ldr	w0, [sp, #92]
  4087e0:	and	w0, w0, #0x7f
  4087e4:	mov	w3, w0
  4087e8:	mov	x2, x1
  4087ec:	mov	x1, x4
  4087f0:	mov	x0, x19
  4087f4:	bl	402980 <fprintf@plt>
  4087f8:	mov	w0, #0xffffffff            	// #-1
  4087fc:	b	408898 <ferror@plt+0x5ee8>
  408800:	ldr	w0, [sp, #96]
  408804:	cmp	w0, #0x7f
  408808:	b.ne	408814 <ferror@plt+0x5e64>  // b.any
  40880c:	mov	w0, #0x0                   	// #0
  408810:	b	408898 <ferror@plt+0x5ee8>
  408814:	ldr	w0, [sp, #96]
  408818:	cmp	w0, #0x0
  40881c:	b.eq	408894 <ferror@plt+0x5ee4>  // b.none
  408820:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408824:	add	x0, x0, #0x420
  408828:	ldr	x19, [x0]
  40882c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408830:	add	x0, x0, #0xee8
  408834:	bl	402950 <gettext@plt>
  408838:	mov	x1, x0
  40883c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408840:	add	x0, x0, #0xb88
  408844:	ldr	x0, [x0]
  408848:	ldr	w3, [sp, #96]
  40884c:	mov	x2, x0
  408850:	mov	x0, x19
  408854:	bl	402980 <fprintf@plt>
  408858:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40885c:	add	x0, x0, #0x420
  408860:	ldr	x19, [x0]
  408864:	adrp	x0, 40d000 <ferror@plt+0xa650>
  408868:	add	x0, x0, #0xe88
  40886c:	bl	402950 <gettext@plt>
  408870:	mov	x1, x0
  408874:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408878:	add	x0, x0, #0xb88
  40887c:	ldr	x0, [x0]
  408880:	mov	x2, x0
  408884:	mov	x0, x19
  408888:	bl	402980 <fprintf@plt>
  40888c:	mov	w0, #0xffffffff            	// #-1
  408890:	b	408898 <ferror@plt+0x5ee8>
  408894:	mov	w0, #0x0                   	// #0
  408898:	ldr	x19, [sp, #16]
  40889c:	ldp	x29, x30, [sp], #128
  4088a0:	ret
  4088a4:	stp	x29, x30, [sp, #-48]!
  4088a8:	mov	x29, sp
  4088ac:	str	x0, [sp, #24]
  4088b0:	ldr	x0, [sp, #24]
  4088b4:	str	x0, [sp, #40]
  4088b8:	ldr	x0, [sp, #40]
  4088bc:	bl	408ce4 <ferror@plt+0x6334>
  4088c0:	ldp	x29, x30, [sp], #48
  4088c4:	ret
  4088c8:	stp	x29, x30, [sp, #-48]!
  4088cc:	mov	x29, sp
  4088d0:	str	x0, [sp, #24]
  4088d4:	ldr	x0, [sp, #24]
  4088d8:	str	x0, [sp, #40]
  4088dc:	ldr	x0, [sp, #40]
  4088e0:	bl	408e64 <ferror@plt+0x64b4>
  4088e4:	nop
  4088e8:	ldp	x29, x30, [sp], #48
  4088ec:	ret
  4088f0:	sub	sp, sp, #0x20
  4088f4:	str	x0, [sp, #8]
  4088f8:	ldr	x0, [sp, #8]
  4088fc:	str	x0, [sp, #24]
  408900:	ldr	x0, [sp, #24]
  408904:	ldr	x0, [x0]
  408908:	add	sp, sp, #0x20
  40890c:	ret
  408910:	stp	x29, x30, [sp, #-32]!
  408914:	mov	x29, sp
  408918:	str	x0, [sp, #24]
  40891c:	ldr	x0, [sp, #24]
  408920:	bl	408efc <ferror@plt+0x654c>
  408924:	ldp	x29, x30, [sp], #32
  408928:	ret
  40892c:	stp	x29, x30, [sp, #-48]!
  408930:	mov	x29, sp
  408934:	str	x0, [sp, #24]
  408938:	str	x1, [sp, #16]
  40893c:	ldr	x0, [sp, #24]
  408940:	str	x0, [sp, #40]
  408944:	ldr	x0, [sp, #40]
  408948:	cmp	x0, #0x0
  40894c:	b.eq	408a10 <ferror@plt+0x6060>  // b.none
  408950:	ldr	x0, [sp, #40]
  408954:	ldr	x2, [x0]
  408958:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40895c:	add	x1, x0, #0xf10
  408960:	mov	x0, x2
  408964:	bl	40bd10 <ferror@plt+0x9360>
  408968:	cmn	w0, #0x1
  40896c:	b.eq	408a10 <ferror@plt+0x6060>  // b.none
  408970:	ldr	x0, [sp, #40]
  408974:	ldr	x2, [x0, #8]
  408978:	adrp	x0, 40d000 <ferror@plt+0xa650>
  40897c:	add	x1, x0, #0xf10
  408980:	mov	x0, x2
  408984:	bl	40bd10 <ferror@plt+0x9360>
  408988:	cmn	w0, #0x1
  40898c:	b.eq	408a10 <ferror@plt+0x6060>  // b.none
  408990:	ldr	x0, [sp, #40]
  408994:	ldr	w0, [x0, #16]
  408998:	cmn	w0, #0x1
  40899c:	b.eq	408a10 <ferror@plt+0x6060>  // b.none
  4089a0:	ldr	x0, [sp, #40]
  4089a4:	ldr	w0, [x0, #20]
  4089a8:	cmn	w0, #0x1
  4089ac:	b.eq	408a10 <ferror@plt+0x6060>  // b.none
  4089b0:	ldr	x0, [sp, #40]
  4089b4:	ldr	x2, [x0, #24]
  4089b8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4089bc:	add	x1, x0, #0xf10
  4089c0:	mov	x0, x2
  4089c4:	bl	40bd10 <ferror@plt+0x9360>
  4089c8:	cmn	w0, #0x1
  4089cc:	b.eq	408a10 <ferror@plt+0x6060>  // b.none
  4089d0:	ldr	x0, [sp, #40]
  4089d4:	ldr	x2, [x0, #32]
  4089d8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4089dc:	add	x1, x0, #0xf10
  4089e0:	mov	x0, x2
  4089e4:	bl	40bd10 <ferror@plt+0x9360>
  4089e8:	cmn	w0, #0x1
  4089ec:	b.eq	408a10 <ferror@plt+0x6060>  // b.none
  4089f0:	ldr	x0, [sp, #40]
  4089f4:	ldr	x2, [x0, #40]
  4089f8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4089fc:	add	x1, x0, #0xf10
  408a00:	mov	x0, x2
  408a04:	bl	40bd10 <ferror@plt+0x9360>
  408a08:	cmn	w0, #0x1
  408a0c:	b.ne	408a18 <ferror@plt+0x6068>  // b.any
  408a10:	mov	w0, #0xffffffff            	// #-1
  408a14:	b	408a38 <ferror@plt+0x6088>
  408a18:	ldr	x1, [sp, #16]
  408a1c:	ldr	x0, [sp, #40]
  408a20:	bl	402310 <putpwent@plt>
  408a24:	cmn	w0, #0x1
  408a28:	b.ne	408a34 <ferror@plt+0x6084>  // b.any
  408a2c:	mov	w0, #0xffffffff            	// #-1
  408a30:	b	408a38 <ferror@plt+0x6088>
  408a34:	mov	w0, #0x0                   	// #0
  408a38:	ldp	x29, x30, [sp], #48
  408a3c:	ret
  408a40:	stp	x29, x30, [sp, #-32]!
  408a44:	mov	x29, sp
  408a48:	str	x0, [sp, #24]
  408a4c:	ldr	x1, [sp, #24]
  408a50:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408a54:	add	x0, x0, #0xb58
  408a58:	bl	40a044 <ferror@plt+0x7694>
  408a5c:	ldp	x29, x30, [sp], #32
  408a60:	ret
  408a64:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408a68:	add	x0, x0, #0xb58
  408a6c:	ret
  408a70:	stp	x29, x30, [sp, #-16]!
  408a74:	mov	x29, sp
  408a78:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408a7c:	add	x0, x0, #0xb58
  408a80:	bl	40a228 <ferror@plt+0x7878>
  408a84:	ldp	x29, x30, [sp], #16
  408a88:	ret
  408a8c:	stp	x29, x30, [sp, #-32]!
  408a90:	mov	x29, sp
  408a94:	str	w0, [sp, #28]
  408a98:	ldr	w1, [sp, #28]
  408a9c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408aa0:	add	x0, x0, #0xb58
  408aa4:	bl	40a6a4 <ferror@plt+0x7cf4>
  408aa8:	ldp	x29, x30, [sp], #32
  408aac:	ret
  408ab0:	stp	x29, x30, [sp, #-32]!
  408ab4:	mov	x29, sp
  408ab8:	str	x0, [sp, #24]
  408abc:	ldr	x1, [sp, #24]
  408ac0:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408ac4:	add	x0, x0, #0xb58
  408ac8:	bl	40bb4c <ferror@plt+0x919c>
  408acc:	ldp	x29, x30, [sp], #32
  408ad0:	ret
  408ad4:	stp	x29, x30, [sp, #-48]!
  408ad8:	mov	x29, sp
  408adc:	str	w0, [sp, #28]
  408ae0:	bl	408b64 <ferror@plt+0x61b4>
  408ae4:	nop
  408ae8:	bl	408b80 <ferror@plt+0x61d0>
  408aec:	str	x0, [sp, #40]
  408af0:	ldr	x0, [sp, #40]
  408af4:	cmp	x0, #0x0
  408af8:	b.eq	408b10 <ferror@plt+0x6160>  // b.none
  408afc:	ldr	x0, [sp, #40]
  408b00:	ldr	w0, [x0, #16]
  408b04:	ldr	w1, [sp, #28]
  408b08:	cmp	w1, w0
  408b0c:	b.ne	408ae8 <ferror@plt+0x6138>  // b.any
  408b10:	ldr	x0, [sp, #40]
  408b14:	ldp	x29, x30, [sp], #48
  408b18:	ret
  408b1c:	stp	x29, x30, [sp, #-32]!
  408b20:	mov	x29, sp
  408b24:	str	x0, [sp, #24]
  408b28:	ldr	x1, [sp, #24]
  408b2c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408b30:	add	x0, x0, #0xb58
  408b34:	bl	40b5bc <ferror@plt+0x8c0c>
  408b38:	ldp	x29, x30, [sp], #32
  408b3c:	ret
  408b40:	stp	x29, x30, [sp, #-32]!
  408b44:	mov	x29, sp
  408b48:	str	x0, [sp, #24]
  408b4c:	ldr	x1, [sp, #24]
  408b50:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408b54:	add	x0, x0, #0xb58
  408b58:	bl	40b9fc <ferror@plt+0x904c>
  408b5c:	ldp	x29, x30, [sp], #32
  408b60:	ret
  408b64:	stp	x29, x30, [sp, #-16]!
  408b68:	mov	x29, sp
  408b6c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408b70:	add	x0, x0, #0xb58
  408b74:	bl	40bbe4 <ferror@plt+0x9234>
  408b78:	ldp	x29, x30, [sp], #16
  408b7c:	ret
  408b80:	stp	x29, x30, [sp, #-16]!
  408b84:	mov	x29, sp
  408b88:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408b8c:	add	x0, x0, #0xb58
  408b90:	bl	40bc3c <ferror@plt+0x928c>
  408b94:	ldp	x29, x30, [sp], #16
  408b98:	ret
  408b9c:	stp	x29, x30, [sp, #-16]!
  408ba0:	mov	x29, sp
  408ba4:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408ba8:	add	x0, x0, #0xb58
  408bac:	bl	40b19c <ferror@plt+0x87ec>
  408bb0:	ldp	x29, x30, [sp], #16
  408bb4:	ret
  408bb8:	stp	x29, x30, [sp, #-16]!
  408bbc:	mov	x29, sp
  408bc0:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408bc4:	add	x0, x0, #0xb58
  408bc8:	bl	40a424 <ferror@plt+0x7a74>
  408bcc:	ldp	x29, x30, [sp], #16
  408bd0:	ret
  408bd4:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408bd8:	add	x0, x0, #0xb58
  408bdc:	ldr	x0, [x0, #1056]
  408be0:	ret
  408be4:	stp	x29, x30, [sp, #-32]!
  408be8:	mov	x29, sp
  408bec:	str	x0, [sp, #24]
  408bf0:	ldr	x1, [sp, #24]
  408bf4:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408bf8:	add	x0, x0, #0xb58
  408bfc:	bl	40b940 <ferror@plt+0x8f90>
  408c00:	nop
  408c04:	ldp	x29, x30, [sp], #32
  408c08:	ret
  408c0c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408c10:	add	x0, x0, #0xb58
  408c14:	ret
  408c18:	sub	sp, sp, #0x20
  408c1c:	str	x0, [sp, #8]
  408c20:	str	x1, [sp]
  408c24:	ldr	x0, [sp, #8]
  408c28:	ldr	x0, [x0]
  408c2c:	ldr	x0, [x0, #8]
  408c30:	cmp	x0, #0x0
  408c34:	b.ne	408c40 <ferror@plt+0x6290>  // b.any
  408c38:	mov	w0, #0x1                   	// #1
  408c3c:	b	408cb8 <ferror@plt+0x6308>
  408c40:	ldr	x0, [sp]
  408c44:	ldr	x0, [x0]
  408c48:	ldr	x0, [x0, #8]
  408c4c:	cmp	x0, #0x0
  408c50:	b.ne	408c5c <ferror@plt+0x62ac>  // b.any
  408c54:	mov	w0, #0xffffffff            	// #-1
  408c58:	b	408cb8 <ferror@plt+0x6308>
  408c5c:	ldr	x0, [sp, #8]
  408c60:	ldr	x0, [x0]
  408c64:	ldr	x0, [x0, #8]
  408c68:	ldr	w0, [x0, #16]
  408c6c:	str	w0, [sp, #28]
  408c70:	ldr	x0, [sp]
  408c74:	ldr	x0, [x0]
  408c78:	ldr	x0, [x0, #8]
  408c7c:	ldr	w0, [x0, #16]
  408c80:	str	w0, [sp, #24]
  408c84:	ldr	w1, [sp, #28]
  408c88:	ldr	w0, [sp, #24]
  408c8c:	cmp	w1, w0
  408c90:	b.cs	408c9c <ferror@plt+0x62ec>  // b.hs, b.nlast
  408c94:	mov	w0, #0xffffffff            	// #-1
  408c98:	b	408cb8 <ferror@plt+0x6308>
  408c9c:	ldr	w1, [sp, #28]
  408ca0:	ldr	w0, [sp, #24]
  408ca4:	cmp	w1, w0
  408ca8:	b.ls	408cb4 <ferror@plt+0x6304>  // b.plast
  408cac:	mov	w0, #0x1                   	// #1
  408cb0:	b	408cb8 <ferror@plt+0x6308>
  408cb4:	mov	w0, #0x0                   	// #0
  408cb8:	add	sp, sp, #0x20
  408cbc:	ret
  408cc0:	stp	x29, x30, [sp, #-16]!
  408cc4:	mov	x29, sp
  408cc8:	adrp	x0, 408000 <ferror@plt+0x5650>
  408ccc:	add	x1, x0, #0xc18
  408cd0:	adrp	x0, 420000 <ferror@plt+0x1d650>
  408cd4:	add	x0, x0, #0xb58
  408cd8:	bl	40ac10 <ferror@plt+0x8260>
  408cdc:	ldp	x29, x30, [sp], #16
  408ce0:	ret
  408ce4:	stp	x29, x30, [sp, #-48]!
  408ce8:	mov	x29, sp
  408cec:	str	x0, [sp, #24]
  408cf0:	mov	x0, #0x30                  	// #48
  408cf4:	bl	402490 <malloc@plt>
  408cf8:	str	x0, [sp, #40]
  408cfc:	ldr	x0, [sp, #40]
  408d00:	cmp	x0, #0x0
  408d04:	b.ne	408d10 <ferror@plt+0x6360>  // b.any
  408d08:	mov	x0, #0x0                   	// #0
  408d0c:	b	408e5c <ferror@plt+0x64ac>
  408d10:	mov	x2, #0x30                  	// #48
  408d14:	mov	w1, #0x0                   	// #0
  408d18:	ldr	x0, [sp, #40]
  408d1c:	bl	4024f0 <memset@plt>
  408d20:	ldr	x0, [sp, #24]
  408d24:	ldr	w1, [x0, #16]
  408d28:	ldr	x0, [sp, #40]
  408d2c:	str	w1, [x0, #16]
  408d30:	ldr	x0, [sp, #24]
  408d34:	ldr	w1, [x0, #20]
  408d38:	ldr	x0, [sp, #40]
  408d3c:	str	w1, [x0, #20]
  408d40:	ldr	x0, [sp, #24]
  408d44:	ldr	x0, [x0]
  408d48:	bl	4025d0 <strdup@plt>
  408d4c:	mov	x1, x0
  408d50:	ldr	x0, [sp, #40]
  408d54:	str	x1, [x0]
  408d58:	ldr	x0, [sp, #40]
  408d5c:	ldr	x0, [x0]
  408d60:	cmp	x0, #0x0
  408d64:	b.ne	408d78 <ferror@plt+0x63c8>  // b.any
  408d68:	ldr	x0, [sp, #40]
  408d6c:	bl	408e64 <ferror@plt+0x64b4>
  408d70:	mov	x0, #0x0                   	// #0
  408d74:	b	408e5c <ferror@plt+0x64ac>
  408d78:	ldr	x0, [sp, #24]
  408d7c:	ldr	x0, [x0, #8]
  408d80:	bl	4025d0 <strdup@plt>
  408d84:	mov	x1, x0
  408d88:	ldr	x0, [sp, #40]
  408d8c:	str	x1, [x0, #8]
  408d90:	ldr	x0, [sp, #40]
  408d94:	ldr	x0, [x0, #8]
  408d98:	cmp	x0, #0x0
  408d9c:	b.ne	408db0 <ferror@plt+0x6400>  // b.any
  408da0:	ldr	x0, [sp, #40]
  408da4:	bl	408e64 <ferror@plt+0x64b4>
  408da8:	mov	x0, #0x0                   	// #0
  408dac:	b	408e5c <ferror@plt+0x64ac>
  408db0:	ldr	x0, [sp, #24]
  408db4:	ldr	x0, [x0, #24]
  408db8:	bl	4025d0 <strdup@plt>
  408dbc:	mov	x1, x0
  408dc0:	ldr	x0, [sp, #40]
  408dc4:	str	x1, [x0, #24]
  408dc8:	ldr	x0, [sp, #40]
  408dcc:	ldr	x0, [x0, #24]
  408dd0:	cmp	x0, #0x0
  408dd4:	b.ne	408de8 <ferror@plt+0x6438>  // b.any
  408dd8:	ldr	x0, [sp, #40]
  408ddc:	bl	408e64 <ferror@plt+0x64b4>
  408de0:	mov	x0, #0x0                   	// #0
  408de4:	b	408e5c <ferror@plt+0x64ac>
  408de8:	ldr	x0, [sp, #24]
  408dec:	ldr	x0, [x0, #32]
  408df0:	bl	4025d0 <strdup@plt>
  408df4:	mov	x1, x0
  408df8:	ldr	x0, [sp, #40]
  408dfc:	str	x1, [x0, #32]
  408e00:	ldr	x0, [sp, #40]
  408e04:	ldr	x0, [x0, #32]
  408e08:	cmp	x0, #0x0
  408e0c:	b.ne	408e20 <ferror@plt+0x6470>  // b.any
  408e10:	ldr	x0, [sp, #40]
  408e14:	bl	408e64 <ferror@plt+0x64b4>
  408e18:	mov	x0, #0x0                   	// #0
  408e1c:	b	408e5c <ferror@plt+0x64ac>
  408e20:	ldr	x0, [sp, #24]
  408e24:	ldr	x0, [x0, #40]
  408e28:	bl	4025d0 <strdup@plt>
  408e2c:	mov	x1, x0
  408e30:	ldr	x0, [sp, #40]
  408e34:	str	x1, [x0, #40]
  408e38:	ldr	x0, [sp, #40]
  408e3c:	ldr	x0, [x0, #40]
  408e40:	cmp	x0, #0x0
  408e44:	b.ne	408e58 <ferror@plt+0x64a8>  // b.any
  408e48:	ldr	x0, [sp, #40]
  408e4c:	bl	408e64 <ferror@plt+0x64b4>
  408e50:	mov	x0, #0x0                   	// #0
  408e54:	b	408e5c <ferror@plt+0x64ac>
  408e58:	ldr	x0, [sp, #40]
  408e5c:	ldp	x29, x30, [sp], #48
  408e60:	ret
  408e64:	stp	x29, x30, [sp, #-48]!
  408e68:	mov	x29, sp
  408e6c:	str	x19, [sp, #16]
  408e70:	str	x0, [sp, #40]
  408e74:	ldr	x0, [sp, #40]
  408e78:	ldr	x0, [x0]
  408e7c:	bl	402700 <free@plt>
  408e80:	ldr	x0, [sp, #40]
  408e84:	ldr	x0, [x0, #8]
  408e88:	cmp	x0, #0x0
  408e8c:	b.eq	408ec0 <ferror@plt+0x6510>  // b.none
  408e90:	ldr	x0, [sp, #40]
  408e94:	ldr	x19, [x0, #8]
  408e98:	ldr	x0, [sp, #40]
  408e9c:	ldr	x0, [x0, #8]
  408ea0:	bl	4022e0 <strlen@plt>
  408ea4:	mov	x2, x0
  408ea8:	mov	w1, #0x0                   	// #0
  408eac:	mov	x0, x19
  408eb0:	bl	4024f0 <memset@plt>
  408eb4:	ldr	x0, [sp, #40]
  408eb8:	ldr	x0, [x0, #8]
  408ebc:	bl	402700 <free@plt>
  408ec0:	ldr	x0, [sp, #40]
  408ec4:	ldr	x0, [x0, #24]
  408ec8:	bl	402700 <free@plt>
  408ecc:	ldr	x0, [sp, #40]
  408ed0:	ldr	x0, [x0, #32]
  408ed4:	bl	402700 <free@plt>
  408ed8:	ldr	x0, [sp, #40]
  408edc:	ldr	x0, [x0, #40]
  408ee0:	bl	402700 <free@plt>
  408ee4:	ldr	x0, [sp, #40]
  408ee8:	bl	402700 <free@plt>
  408eec:	nop
  408ef0:	ldr	x19, [sp, #16]
  408ef4:	ldp	x29, x30, [sp], #48
  408ef8:	ret
  408efc:	stp	x29, x30, [sp, #-112]!
  408f00:	mov	x29, sp
  408f04:	stp	x19, x20, [sp, #16]
  408f08:	str	x0, [sp, #40]
  408f0c:	ldr	x0, [sp, #40]
  408f10:	bl	4022e0 <strlen@plt>
  408f14:	cmp	x0, #0x3ff
  408f18:	b.ls	408f24 <ferror@plt+0x6574>  // b.plast
  408f1c:	mov	x0, #0x0                   	// #0
  408f20:	b	409084 <ferror@plt+0x66d4>
  408f24:	ldr	x1, [sp, #40]
  408f28:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408f2c:	add	x0, x0, #0x750
  408f30:	bl	4027d0 <strcpy@plt>
  408f34:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408f38:	add	x19, x0, #0x750
  408f3c:	mov	w20, #0x0                   	// #0
  408f40:	b	408f94 <ferror@plt+0x65e4>
  408f44:	sxtw	x0, w20
  408f48:	lsl	x0, x0, #3
  408f4c:	add	x1, sp, #0x38
  408f50:	str	x19, [x1, x0]
  408f54:	b	408f5c <ferror@plt+0x65ac>
  408f58:	add	x19, x19, #0x1
  408f5c:	ldrb	w0, [x19]
  408f60:	cmp	w0, #0x0
  408f64:	b.eq	408f74 <ferror@plt+0x65c4>  // b.none
  408f68:	ldrb	w0, [x19]
  408f6c:	cmp	w0, #0x3a
  408f70:	b.ne	408f58 <ferror@plt+0x65a8>  // b.any
  408f74:	ldrb	w0, [x19]
  408f78:	cmp	w0, #0x0
  408f7c:	b.eq	408f8c <ferror@plt+0x65dc>  // b.none
  408f80:	strb	wzr, [x19]
  408f84:	add	x19, x19, #0x1
  408f88:	b	408f90 <ferror@plt+0x65e0>
  408f8c:	mov	x19, #0x0                   	// #0
  408f90:	add	w20, w20, #0x1
  408f94:	cmp	w20, #0x6
  408f98:	b.gt	408fa4 <ferror@plt+0x65f4>
  408f9c:	cmp	x19, #0x0
  408fa0:	b.ne	408f44 <ferror@plt+0x6594>  // b.any
  408fa4:	cmp	x19, #0x0
  408fa8:	b.eq	408fb4 <ferror@plt+0x6604>  // b.none
  408fac:	mov	x0, #0x0                   	// #0
  408fb0:	b	409084 <ferror@plt+0x66d4>
  408fb4:	cmp	w20, #0x7
  408fb8:	b.ne	408fdc <ferror@plt+0x662c>  // b.any
  408fbc:	ldr	x0, [sp, #72]
  408fc0:	ldrb	w0, [x0]
  408fc4:	cmp	w0, #0x0
  408fc8:	b.eq	408fdc <ferror@plt+0x662c>  // b.none
  408fcc:	ldr	x0, [sp, #80]
  408fd0:	ldrb	w0, [x0]
  408fd4:	cmp	w0, #0x0
  408fd8:	b.ne	408fe4 <ferror@plt+0x6634>  // b.any
  408fdc:	mov	x0, #0x0                   	// #0
  408fe0:	b	409084 <ferror@plt+0x66d4>
  408fe4:	ldr	x1, [sp, #56]
  408fe8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408fec:	add	x0, x0, #0xb50
  408ff0:	str	x1, [x0]
  408ff4:	ldr	x1, [sp, #64]
  408ff8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  408ffc:	add	x0, x0, #0xb50
  409000:	str	x1, [x0, #8]
  409004:	ldr	x2, [sp, #72]
  409008:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40900c:	add	x1, x0, #0xb60
  409010:	mov	x0, x2
  409014:	bl	40c0d4 <ferror@plt+0x9724>
  409018:	cmp	w0, #0x0
  40901c:	b.ne	409028 <ferror@plt+0x6678>  // b.any
  409020:	mov	x0, #0x0                   	// #0
  409024:	b	409084 <ferror@plt+0x66d4>
  409028:	ldr	x2, [sp, #80]
  40902c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409030:	add	x1, x0, #0xb64
  409034:	mov	x0, x2
  409038:	bl	40bfa4 <ferror@plt+0x95f4>
  40903c:	cmp	w0, #0x0
  409040:	b.ne	40904c <ferror@plt+0x669c>  // b.any
  409044:	mov	x0, #0x0                   	// #0
  409048:	b	409084 <ferror@plt+0x66d4>
  40904c:	ldr	x1, [sp, #88]
  409050:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409054:	add	x0, x0, #0xb50
  409058:	str	x1, [x0, #24]
  40905c:	ldr	x1, [sp, #96]
  409060:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409064:	add	x0, x0, #0xb50
  409068:	str	x1, [x0, #32]
  40906c:	ldr	x1, [sp, #104]
  409070:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409074:	add	x0, x0, #0xb50
  409078:	str	x1, [x0, #40]
  40907c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409080:	add	x0, x0, #0xb50
  409084:	ldp	x19, x20, [sp, #16]
  409088:	ldp	x29, x30, [sp], #112
  40908c:	ret
  409090:	stp	x29, x30, [sp, #-48]!
  409094:	mov	x29, sp
  409098:	str	x0, [sp, #24]
  40909c:	ldr	x0, [sp, #24]
  4090a0:	str	x0, [sp, #40]
  4090a4:	ldr	x0, [sp, #40]
  4090a8:	bl	4093ac <ferror@plt+0x69fc>
  4090ac:	ldp	x29, x30, [sp], #48
  4090b0:	ret
  4090b4:	stp	x29, x30, [sp, #-48]!
  4090b8:	mov	x29, sp
  4090bc:	str	x0, [sp, #24]
  4090c0:	ldr	x0, [sp, #24]
  4090c4:	str	x0, [sp, #40]
  4090c8:	ldr	x0, [sp, #40]
  4090cc:	bl	4094e0 <ferror@plt+0x6b30>
  4090d0:	nop
  4090d4:	ldp	x29, x30, [sp], #48
  4090d8:	ret
  4090dc:	sub	sp, sp, #0x20
  4090e0:	str	x0, [sp, #8]
  4090e4:	ldr	x0, [sp, #8]
  4090e8:	str	x0, [sp, #24]
  4090ec:	ldr	x0, [sp, #24]
  4090f0:	ldr	x0, [x0]
  4090f4:	add	sp, sp, #0x20
  4090f8:	ret
  4090fc:	stp	x29, x30, [sp, #-32]!
  409100:	mov	x29, sp
  409104:	str	x0, [sp, #24]
  409108:	ldr	x0, [sp, #24]
  40910c:	bl	4027a0 <sgetspent@plt>
  409110:	ldp	x29, x30, [sp], #32
  409114:	ret
  409118:	stp	x29, x30, [sp, #-48]!
  40911c:	mov	x29, sp
  409120:	str	x0, [sp, #24]
  409124:	str	x1, [sp, #16]
  409128:	ldr	x0, [sp, #24]
  40912c:	str	x0, [sp, #40]
  409130:	ldr	x0, [sp, #40]
  409134:	cmp	x0, #0x0
  409138:	b.eq	40917c <ferror@plt+0x67cc>  // b.none
  40913c:	ldr	x0, [sp, #40]
  409140:	ldr	x2, [x0]
  409144:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409148:	add	x1, x0, #0xf18
  40914c:	mov	x0, x2
  409150:	bl	40bd10 <ferror@plt+0x9360>
  409154:	cmn	w0, #0x1
  409158:	b.eq	40917c <ferror@plt+0x67cc>  // b.none
  40915c:	ldr	x0, [sp, #40]
  409160:	ldr	x2, [x0, #8]
  409164:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409168:	add	x1, x0, #0xf18
  40916c:	mov	x0, x2
  409170:	bl	40bd10 <ferror@plt+0x9360>
  409174:	cmn	w0, #0x1
  409178:	b.ne	409184 <ferror@plt+0x67d4>  // b.any
  40917c:	mov	w0, #0xffffffff            	// #-1
  409180:	b	4091a4 <ferror@plt+0x67f4>
  409184:	ldr	x1, [sp, #16]
  409188:	ldr	x0, [sp, #40]
  40918c:	bl	402590 <putspent@plt>
  409190:	cmn	w0, #0x1
  409194:	b.ne	4091a0 <ferror@plt+0x67f0>  // b.any
  409198:	mov	w0, #0xffffffff            	// #-1
  40919c:	b	4091a4 <ferror@plt+0x67f4>
  4091a0:	mov	w0, #0x0                   	// #0
  4091a4:	ldp	x29, x30, [sp], #48
  4091a8:	ret
  4091ac:	stp	x29, x30, [sp, #-32]!
  4091b0:	mov	x29, sp
  4091b4:	str	x0, [sp, #24]
  4091b8:	ldr	x1, [sp, #24]
  4091bc:	adrp	x0, 420000 <ferror@plt+0x1d650>
  4091c0:	add	x0, x0, #0xfe0
  4091c4:	bl	40a044 <ferror@plt+0x7694>
  4091c8:	ldp	x29, x30, [sp], #32
  4091cc:	ret
  4091d0:	adrp	x0, 420000 <ferror@plt+0x1d650>
  4091d4:	add	x0, x0, #0xfe0
  4091d8:	ret
  4091dc:	stp	x29, x30, [sp, #-16]!
  4091e0:	mov	x29, sp
  4091e4:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4091e8:	add	x0, x0, #0xf20
  4091ec:	bl	407930 <ferror@plt+0x4f80>
  4091f0:	and	w0, w0, #0xff
  4091f4:	cmp	w0, #0x0
  4091f8:	b.eq	409204 <ferror@plt+0x6854>  // b.none
  4091fc:	mov	w0, #0x1                   	// #1
  409200:	b	409214 <ferror@plt+0x6864>
  409204:	adrp	x0, 420000 <ferror@plt+0x1d650>
  409208:	add	x0, x0, #0xfe0
  40920c:	bl	40a08c <ferror@plt+0x76dc>
  409210:	and	w0, w0, #0xff
  409214:	ldp	x29, x30, [sp], #16
  409218:	ret
  40921c:	stp	x29, x30, [sp, #-16]!
  409220:	mov	x29, sp
  409224:	adrp	x0, 420000 <ferror@plt+0x1d650>
  409228:	add	x0, x0, #0xfe0
  40922c:	bl	40a228 <ferror@plt+0x7878>
  409230:	ldp	x29, x30, [sp], #16
  409234:	ret
  409238:	stp	x29, x30, [sp, #-48]!
  40923c:	mov	x29, sp
  409240:	str	w0, [sp, #28]
  409244:	str	wzr, [sp, #44]
  409248:	ldr	w1, [sp, #28]
  40924c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  409250:	add	x0, x0, #0xfe0
  409254:	bl	40a6a4 <ferror@plt+0x7cf4>
  409258:	str	w0, [sp, #44]
  40925c:	ldr	w0, [sp, #44]
  409260:	ldp	x29, x30, [sp], #48
  409264:	ret
  409268:	stp	x29, x30, [sp, #-32]!
  40926c:	mov	x29, sp
  409270:	str	x0, [sp, #24]
  409274:	ldr	x1, [sp, #24]
  409278:	adrp	x0, 420000 <ferror@plt+0x1d650>
  40927c:	add	x0, x0, #0xfe0
  409280:	bl	40bb4c <ferror@plt+0x919c>
  409284:	ldp	x29, x30, [sp], #32
  409288:	ret
  40928c:	stp	x29, x30, [sp, #-32]!
  409290:	mov	x29, sp
  409294:	str	x0, [sp, #24]
  409298:	ldr	x1, [sp, #24]
  40929c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  4092a0:	add	x0, x0, #0xfe0
  4092a4:	bl	40b5bc <ferror@plt+0x8c0c>
  4092a8:	ldp	x29, x30, [sp], #32
  4092ac:	ret
  4092b0:	stp	x29, x30, [sp, #-32]!
  4092b4:	mov	x29, sp
  4092b8:	str	x0, [sp, #24]
  4092bc:	ldr	x1, [sp, #24]
  4092c0:	adrp	x0, 420000 <ferror@plt+0x1d650>
  4092c4:	add	x0, x0, #0xfe0
  4092c8:	bl	40b9fc <ferror@plt+0x904c>
  4092cc:	ldp	x29, x30, [sp], #32
  4092d0:	ret
  4092d4:	stp	x29, x30, [sp, #-16]!
  4092d8:	mov	x29, sp
  4092dc:	adrp	x0, 420000 <ferror@plt+0x1d650>
  4092e0:	add	x0, x0, #0xfe0
  4092e4:	bl	40bbe4 <ferror@plt+0x9234>
  4092e8:	ldp	x29, x30, [sp], #16
  4092ec:	ret
  4092f0:	stp	x29, x30, [sp, #-16]!
  4092f4:	mov	x29, sp
  4092f8:	adrp	x0, 420000 <ferror@plt+0x1d650>
  4092fc:	add	x0, x0, #0xfe0
  409300:	bl	40bc3c <ferror@plt+0x928c>
  409304:	ldp	x29, x30, [sp], #16
  409308:	ret
  40930c:	stp	x29, x30, [sp, #-32]!
  409310:	mov	x29, sp
  409314:	str	wzr, [sp, #28]
  409318:	adrp	x0, 420000 <ferror@plt+0x1d650>
  40931c:	add	x0, x0, #0xfe0
  409320:	bl	40b19c <ferror@plt+0x87ec>
  409324:	str	w0, [sp, #28]
  409328:	ldr	w0, [sp, #28]
  40932c:	ldp	x29, x30, [sp], #32
  409330:	ret
  409334:	stp	x29, x30, [sp, #-16]!
  409338:	mov	x29, sp
  40933c:	adrp	x0, 420000 <ferror@plt+0x1d650>
  409340:	add	x0, x0, #0xfe0
  409344:	bl	40a424 <ferror@plt+0x7a74>
  409348:	ldp	x29, x30, [sp], #16
  40934c:	ret
  409350:	adrp	x0, 420000 <ferror@plt+0x1d650>
  409354:	add	x0, x0, #0xfe0
  409358:	ldr	x0, [x0, #1056]
  40935c:	ret
  409360:	stp	x29, x30, [sp, #-32]!
  409364:	mov	x29, sp
  409368:	str	x0, [sp, #24]
  40936c:	ldr	x1, [sp, #24]
  409370:	adrp	x0, 420000 <ferror@plt+0x1d650>
  409374:	add	x0, x0, #0xfe0
  409378:	bl	40b940 <ferror@plt+0x8f90>
  40937c:	nop
  409380:	ldp	x29, x30, [sp], #32
  409384:	ret
  409388:	stp	x29, x30, [sp, #-16]!
  40938c:	mov	x29, sp
  409390:	bl	408c0c <ferror@plt+0x625c>
  409394:	mov	x1, x0
  409398:	adrp	x0, 420000 <ferror@plt+0x1d650>
  40939c:	add	x0, x0, #0xfe0
  4093a0:	bl	40aea4 <ferror@plt+0x84f4>
  4093a4:	ldp	x29, x30, [sp], #16
  4093a8:	ret
  4093ac:	stp	x29, x30, [sp, #-48]!
  4093b0:	mov	x29, sp
  4093b4:	str	x0, [sp, #24]
  4093b8:	mov	x0, #0x48                  	// #72
  4093bc:	bl	402490 <malloc@plt>
  4093c0:	str	x0, [sp, #40]
  4093c4:	ldr	x0, [sp, #40]
  4093c8:	cmp	x0, #0x0
  4093cc:	b.ne	4093d8 <ferror@plt+0x6a28>  // b.any
  4093d0:	mov	x0, #0x0                   	// #0
  4093d4:	b	4094d8 <ferror@plt+0x6b28>
  4093d8:	mov	x2, #0x48                  	// #72
  4093dc:	mov	w1, #0x0                   	// #0
  4093e0:	ldr	x0, [sp, #40]
  4093e4:	bl	4024f0 <memset@plt>
  4093e8:	ldr	x0, [sp, #24]
  4093ec:	ldr	x1, [x0, #16]
  4093f0:	ldr	x0, [sp, #40]
  4093f4:	str	x1, [x0, #16]
  4093f8:	ldr	x0, [sp, #24]
  4093fc:	ldr	x1, [x0, #24]
  409400:	ldr	x0, [sp, #40]
  409404:	str	x1, [x0, #24]
  409408:	ldr	x0, [sp, #24]
  40940c:	ldr	x1, [x0, #32]
  409410:	ldr	x0, [sp, #40]
  409414:	str	x1, [x0, #32]
  409418:	ldr	x0, [sp, #24]
  40941c:	ldr	x1, [x0, #40]
  409420:	ldr	x0, [sp, #40]
  409424:	str	x1, [x0, #40]
  409428:	ldr	x0, [sp, #24]
  40942c:	ldr	x1, [x0, #48]
  409430:	ldr	x0, [sp, #40]
  409434:	str	x1, [x0, #48]
  409438:	ldr	x0, [sp, #24]
  40943c:	ldr	x1, [x0, #56]
  409440:	ldr	x0, [sp, #40]
  409444:	str	x1, [x0, #56]
  409448:	ldr	x0, [sp, #24]
  40944c:	ldr	x1, [x0, #64]
  409450:	ldr	x0, [sp, #40]
  409454:	str	x1, [x0, #64]
  409458:	ldr	x0, [sp, #24]
  40945c:	ldr	x0, [x0]
  409460:	bl	4025d0 <strdup@plt>
  409464:	mov	x1, x0
  409468:	ldr	x0, [sp, #40]
  40946c:	str	x1, [x0]
  409470:	ldr	x0, [sp, #40]
  409474:	ldr	x0, [x0]
  409478:	cmp	x0, #0x0
  40947c:	b.ne	409490 <ferror@plt+0x6ae0>  // b.any
  409480:	ldr	x0, [sp, #40]
  409484:	bl	402700 <free@plt>
  409488:	mov	x0, #0x0                   	// #0
  40948c:	b	4094d8 <ferror@plt+0x6b28>
  409490:	ldr	x0, [sp, #24]
  409494:	ldr	x0, [x0, #8]
  409498:	bl	4025d0 <strdup@plt>
  40949c:	mov	x1, x0
  4094a0:	ldr	x0, [sp, #40]
  4094a4:	str	x1, [x0, #8]
  4094a8:	ldr	x0, [sp, #40]
  4094ac:	ldr	x0, [x0, #8]
  4094b0:	cmp	x0, #0x0
  4094b4:	b.ne	4094d4 <ferror@plt+0x6b24>  // b.any
  4094b8:	ldr	x0, [sp, #40]
  4094bc:	ldr	x0, [x0]
  4094c0:	bl	402700 <free@plt>
  4094c4:	ldr	x0, [sp, #40]
  4094c8:	bl	402700 <free@plt>
  4094cc:	mov	x0, #0x0                   	// #0
  4094d0:	b	4094d8 <ferror@plt+0x6b28>
  4094d4:	ldr	x0, [sp, #40]
  4094d8:	ldp	x29, x30, [sp], #48
  4094dc:	ret
  4094e0:	stp	x29, x30, [sp, #-48]!
  4094e4:	mov	x29, sp
  4094e8:	str	x19, [sp, #16]
  4094ec:	str	x0, [sp, #40]
  4094f0:	ldr	x0, [sp, #40]
  4094f4:	ldr	x0, [x0]
  4094f8:	bl	402700 <free@plt>
  4094fc:	ldr	x0, [sp, #40]
  409500:	ldr	x0, [x0, #8]
  409504:	cmp	x0, #0x0
  409508:	b.eq	40953c <ferror@plt+0x6b8c>  // b.none
  40950c:	ldr	x0, [sp, #40]
  409510:	ldr	x19, [x0, #8]
  409514:	ldr	x0, [sp, #40]
  409518:	ldr	x0, [x0, #8]
  40951c:	bl	4022e0 <strlen@plt>
  409520:	mov	x2, x0
  409524:	mov	w1, #0x0                   	// #0
  409528:	mov	x0, x19
  40952c:	bl	4024f0 <memset@plt>
  409530:	ldr	x0, [sp, #40]
  409534:	ldr	x0, [x0, #8]
  409538:	bl	402700 <free@plt>
  40953c:	ldr	x0, [sp, #40]
  409540:	bl	402700 <free@plt>
  409544:	nop
  409548:	ldr	x19, [sp, #16]
  40954c:	ldp	x29, x30, [sp], #48
  409550:	ret
  409554:	stp	x29, x30, [sp, #-96]!
  409558:	mov	x29, sp
  40955c:	stp	x19, x20, [sp, #16]
  409560:	str	x21, [sp, #32]
  409564:	str	x0, [sp, #72]
  409568:	str	x1, [sp, #64]
  40956c:	str	x2, [sp, #56]
  409570:	str	x3, [sp, #48]
  409574:	ldr	x0, [sp, #56]
  409578:	cmp	x0, #0x0
  40957c:	b.ne	409590 <ferror@plt+0x6be0>  // b.any
  409580:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409584:	add	x0, x0, #0x448
  409588:	ldr	x0, [x0]
  40958c:	str	x0, [sp, #56]
  409590:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409594:	add	x0, x0, #0x438
  409598:	ldr	x0, [x0]
  40959c:	bl	4027c0 <fflush@plt>
  4095a0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4095a4:	add	x0, x0, #0x420
  4095a8:	ldr	x0, [x0]
  4095ac:	bl	4027c0 <fflush@plt>
  4095b0:	bl	402400 <fork@plt>
  4095b4:	str	w0, [sp, #92]
  4095b8:	ldr	w0, [sp, #92]
  4095bc:	cmp	w0, #0x0
  4095c0:	b.ne	409634 <ferror@plt+0x6c84>  // b.any
  4095c4:	ldr	x2, [sp, #56]
  4095c8:	ldr	x1, [sp, #64]
  4095cc:	ldr	x0, [sp, #72]
  4095d0:	bl	402770 <execve@plt>
  4095d4:	bl	4028f0 <__errno_location@plt>
  4095d8:	ldr	w0, [x0]
  4095dc:	cmp	w0, #0x2
  4095e0:	b.ne	4095ec <ferror@plt+0x6c3c>  // b.any
  4095e4:	mov	w0, #0x7f                  	// #127
  4095e8:	bl	402320 <exit@plt>
  4095ec:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4095f0:	add	x0, x0, #0x420
  4095f4:	ldr	x19, [x0]
  4095f8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4095fc:	add	x0, x0, #0xb88
  409600:	ldr	x20, [x0]
  409604:	bl	4028f0 <__errno_location@plt>
  409608:	ldr	w0, [x0]
  40960c:	bl	4025e0 <strerror@plt>
  409610:	mov	x4, x0
  409614:	ldr	x3, [sp, #72]
  409618:	mov	x2, x20
  40961c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409620:	add	x1, x0, #0xf30
  409624:	mov	x0, x19
  409628:	bl	402980 <fprintf@plt>
  40962c:	mov	w0, #0x7e                  	// #126
  409630:	bl	402320 <exit@plt>
  409634:	ldr	w0, [sp, #92]
  409638:	cmn	w0, #0x1
  40963c:	b.ne	409688 <ferror@plt+0x6cd8>  // b.any
  409640:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409644:	add	x0, x0, #0x420
  409648:	ldr	x19, [x0]
  40964c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409650:	add	x0, x0, #0xb88
  409654:	ldr	x20, [x0]
  409658:	bl	4028f0 <__errno_location@plt>
  40965c:	ldr	w0, [x0]
  409660:	bl	4025e0 <strerror@plt>
  409664:	mov	x4, x0
  409668:	ldr	x3, [sp, #72]
  40966c:	mov	x2, x20
  409670:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409674:	add	x1, x0, #0xf30
  409678:	mov	x0, x19
  40967c:	bl	402980 <fprintf@plt>
  409680:	mov	w0, #0xffffffff            	// #-1
  409684:	b	409758 <ferror@plt+0x6da8>
  409688:	mov	w2, #0x0                   	// #0
  40968c:	ldr	x1, [sp, #48]
  409690:	ldr	w0, [sp, #92]
  409694:	bl	402930 <waitpid@plt>
  409698:	str	w0, [sp, #88]
  40969c:	ldr	w0, [sp, #88]
  4096a0:	cmn	w0, #0x1
  4096a4:	b.ne	4096b8 <ferror@plt+0x6d08>  // b.any
  4096a8:	bl	4028f0 <__errno_location@plt>
  4096ac:	ldr	w0, [x0]
  4096b0:	cmp	w0, #0xa
  4096b4:	b.eq	4096f4 <ferror@plt+0x6d44>  // b.none
  4096b8:	ldr	w0, [sp, #88]
  4096bc:	cmn	w0, #0x1
  4096c0:	b.ne	4096d4 <ferror@plt+0x6d24>  // b.any
  4096c4:	bl	4028f0 <__errno_location@plt>
  4096c8:	ldr	w0, [x0]
  4096cc:	cmp	w0, #0x4
  4096d0:	b.eq	409688 <ferror@plt+0x6cd8>  // b.none
  4096d4:	ldr	w0, [sp, #88]
  4096d8:	cmn	w0, #0x1
  4096dc:	b.eq	4096f8 <ferror@plt+0x6d48>  // b.none
  4096e0:	ldr	w1, [sp, #88]
  4096e4:	ldr	w0, [sp, #92]
  4096e8:	cmp	w1, w0
  4096ec:	b.ne	409688 <ferror@plt+0x6cd8>  // b.any
  4096f0:	b	4096f8 <ferror@plt+0x6d48>
  4096f4:	nop
  4096f8:	ldr	w0, [sp, #88]
  4096fc:	cmn	w0, #0x1
  409700:	b.ne	409754 <ferror@plt+0x6da4>  // b.any
  409704:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409708:	add	x0, x0, #0x420
  40970c:	ldr	x19, [x0]
  409710:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409714:	add	x0, x0, #0xb88
  409718:	ldr	x20, [x0]
  40971c:	ldr	x0, [sp, #48]
  409720:	ldr	w21, [x0]
  409724:	bl	4028f0 <__errno_location@plt>
  409728:	ldr	w0, [x0]
  40972c:	bl	4025e0 <strerror@plt>
  409730:	mov	x4, x0
  409734:	mov	w3, w21
  409738:	mov	x2, x20
  40973c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409740:	add	x1, x0, #0xf50
  409744:	mov	x0, x19
  409748:	bl	402980 <fprintf@plt>
  40974c:	mov	w0, #0xffffffff            	// #-1
  409750:	b	409758 <ferror@plt+0x6da8>
  409754:	mov	w0, #0x0                   	// #0
  409758:	ldp	x19, x20, [sp, #16]
  40975c:	ldr	x21, [sp, #32]
  409760:	ldp	x29, x30, [sp], #96
  409764:	ret
  409768:	stp	x29, x30, [sp, #-176]!
  40976c:	mov	x29, sp
  409770:	str	x0, [sp, #24]
  409774:	str	x1, [sp, #16]
  409778:	str	xzr, [sp, #168]
  40977c:	add	x0, sp, #0x20
  409780:	mov	x1, x0
  409784:	ldr	x0, [sp, #16]
  409788:	bl	40c218 <ferror@plt+0x9868>
  40978c:	cmp	w0, #0x0
  409790:	b.ne	4097d8 <ferror@plt+0x6e28>  // b.any
  409794:	ldr	w0, [sp, #48]
  409798:	and	w0, w0, #0xf000
  40979c:	cmp	w0, #0xa, lsl #12
  4097a0:	b.ne	4097d8 <ferror@plt+0x6e28>  // b.any
  4097a4:	mov	x1, #0x0                   	// #0
  4097a8:	ldr	x0, [sp, #16]
  4097ac:	bl	402890 <realpath@plt>
  4097b0:	str	x0, [sp, #168]
  4097b4:	ldr	x0, [sp, #168]
  4097b8:	cmp	x0, #0x0
  4097bc:	b.ne	4097d0 <ferror@plt+0x6e20>  // b.any
  4097c0:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4097c4:	add	x0, x0, #0xf70
  4097c8:	bl	402330 <perror@plt>
  4097cc:	b	4097d8 <ferror@plt+0x6e28>
  4097d0:	ldr	x0, [sp, #168]
  4097d4:	str	x0, [sp, #16]
  4097d8:	ldr	x1, [sp, #16]
  4097dc:	ldr	x0, [sp, #24]
  4097e0:	bl	402780 <rename@plt>
  4097e4:	str	w0, [sp, #164]
  4097e8:	ldr	x0, [sp, #168]
  4097ec:	cmp	x0, #0x0
  4097f0:	b.eq	4097fc <ferror@plt+0x6e4c>  // b.none
  4097f4:	ldr	x0, [sp, #168]
  4097f8:	bl	402700 <free@plt>
  4097fc:	ldr	w0, [sp, #164]
  409800:	ldp	x29, x30, [sp], #176
  409804:	ret
  409808:	stp	x29, x30, [sp, #-160]!
  40980c:	mov	x29, sp
  409810:	str	x0, [sp, #24]
  409814:	add	x0, sp, #0x20
  409818:	mov	x1, x0
  40981c:	ldr	x0, [sp, #24]
  409820:	bl	40c1f8 <ferror@plt+0x9848>
  409824:	cmp	w0, #0x0
  409828:	b.eq	409834 <ferror@plt+0x6e84>  // b.none
  40982c:	mov	w0, #0x0                   	// #0
  409830:	b	40984c <ferror@plt+0x6e9c>
  409834:	ldr	w0, [sp, #52]
  409838:	cmp	w0, #0x2
  40983c:	b.eq	409848 <ferror@plt+0x6e98>  // b.none
  409840:	mov	w0, #0x0                   	// #0
  409844:	b	40984c <ferror@plt+0x6e9c>
  409848:	mov	w0, #0x1                   	// #1
  40984c:	ldp	x29, x30, [sp], #160
  409850:	ret
  409854:	stp	x29, x30, [sp, #-128]!
  409858:	mov	x29, sp
  40985c:	stp	x19, x20, [sp, #16]
  409860:	str	x0, [sp, #56]
  409864:	str	x1, [sp, #48]
  409868:	strb	w2, [sp, #47]
  40986c:	mov	w2, #0x180                 	// #384
  409870:	mov	w1, #0x241                 	// #577
  409874:	ldr	x0, [sp, #56]
  409878:	bl	4024a0 <open@plt>
  40987c:	str	w0, [sp, #120]
  409880:	ldr	w0, [sp, #120]
  409884:	cmn	w0, #0x1
  409888:	b.ne	4098e0 <ferror@plt+0x6f30>  // b.any
  40988c:	ldrb	w0, [sp, #47]
  409890:	cmp	w0, #0x0
  409894:	b.eq	4098d8 <ferror@plt+0x6f28>  // b.none
  409898:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40989c:	add	x0, x0, #0x420
  4098a0:	ldr	x19, [x0]
  4098a4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4098a8:	add	x0, x0, #0xb88
  4098ac:	ldr	x20, [x0]
  4098b0:	bl	4028f0 <__errno_location@plt>
  4098b4:	ldr	w0, [x0]
  4098b8:	bl	4025e0 <strerror@plt>
  4098bc:	mov	x4, x0
  4098c0:	ldr	x3, [sp, #56]
  4098c4:	mov	x2, x20
  4098c8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4098cc:	add	x1, x0, #0xf88
  4098d0:	mov	x0, x19
  4098d4:	bl	402980 <fprintf@plt>
  4098d8:	mov	w0, #0x0                   	// #0
  4098dc:	b	409d6c <ferror@plt+0x73bc>
  4098e0:	bl	402460 <getpid@plt>
  4098e4:	str	w0, [sp, #108]
  4098e8:	ldr	w0, [sp, #108]
  4098ec:	sxtw	x0, w0
  4098f0:	add	x4, sp, #0x48
  4098f4:	mov	x3, x0
  4098f8:	adrp	x0, 40d000 <ferror@plt+0xa650>
  4098fc:	add	x2, x0, #0xf98
  409900:	mov	x1, #0x20                  	// #32
  409904:	mov	x0, x4
  409908:	bl	402410 <snprintf@plt>
  40990c:	add	x0, sp, #0x48
  409910:	bl	4022e0 <strlen@plt>
  409914:	add	x0, x0, #0x1
  409918:	str	x0, [sp, #112]
  40991c:	ldr	x1, [sp, #112]
  409920:	add	x0, sp, #0x48
  409924:	mov	x2, x1
  409928:	mov	x1, x0
  40992c:	ldr	w0, [sp, #120]
  409930:	bl	402620 <write@plt>
  409934:	mov	x1, x0
  409938:	ldr	x0, [sp, #112]
  40993c:	cmp	x0, x1
  409940:	b.eq	4099a8 <ferror@plt+0x6ff8>  // b.none
  409944:	ldrb	w0, [sp, #47]
  409948:	cmp	w0, #0x0
  40994c:	b.eq	409990 <ferror@plt+0x6fe0>  // b.none
  409950:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409954:	add	x0, x0, #0x420
  409958:	ldr	x19, [x0]
  40995c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409960:	add	x0, x0, #0xb88
  409964:	ldr	x20, [x0]
  409968:	bl	4028f0 <__errno_location@plt>
  40996c:	ldr	w0, [x0]
  409970:	bl	4025e0 <strerror@plt>
  409974:	mov	x4, x0
  409978:	ldr	x3, [sp, #56]
  40997c:	mov	x2, x20
  409980:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409984:	add	x1, x0, #0xf88
  409988:	mov	x0, x19
  40998c:	bl	402980 <fprintf@plt>
  409990:	ldr	w0, [sp, #120]
  409994:	bl	4025f0 <close@plt>
  409998:	ldr	x0, [sp, #56]
  40999c:	bl	402940 <unlink@plt>
  4099a0:	mov	w0, #0x0                   	// #0
  4099a4:	b	409d6c <ferror@plt+0x73bc>
  4099a8:	ldr	w0, [sp, #120]
  4099ac:	bl	4025f0 <close@plt>
  4099b0:	ldr	x1, [sp, #48]
  4099b4:	ldr	x0, [sp, #56]
  4099b8:	bl	402870 <link@plt>
  4099bc:	cmp	w0, #0x0
  4099c0:	b.ne	409a28 <ferror@plt+0x7078>  // b.any
  4099c4:	ldr	x0, [sp, #56]
  4099c8:	bl	409808 <ferror@plt+0x6e58>
  4099cc:	str	w0, [sp, #124]
  4099d0:	ldr	w0, [sp, #124]
  4099d4:	cmp	w0, #0x0
  4099d8:	b.ne	409a18 <ferror@plt+0x7068>  // b.any
  4099dc:	ldrb	w0, [sp, #47]
  4099e0:	cmp	w0, #0x0
  4099e4:	b.eq	409a18 <ferror@plt+0x7068>  // b.none
  4099e8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4099ec:	add	x0, x0, #0x420
  4099f0:	ldr	x4, [x0]
  4099f4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  4099f8:	add	x0, x0, #0xb88
  4099fc:	ldr	x0, [x0]
  409a00:	ldr	x3, [sp, #56]
  409a04:	mov	x2, x0
  409a08:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409a0c:	add	x1, x0, #0xfa0
  409a10:	mov	x0, x4
  409a14:	bl	402980 <fprintf@plt>
  409a18:	ldr	x0, [sp, #56]
  409a1c:	bl	402940 <unlink@plt>
  409a20:	ldr	w0, [sp, #124]
  409a24:	b	409d6c <ferror@plt+0x73bc>
  409a28:	mov	w1, #0x2                   	// #2
  409a2c:	ldr	x0, [sp, #48]
  409a30:	bl	4024a0 <open@plt>
  409a34:	str	w0, [sp, #120]
  409a38:	ldr	w0, [sp, #120]
  409a3c:	cmn	w0, #0x1
  409a40:	b.ne	409ab0 <ferror@plt+0x7100>  // b.any
  409a44:	ldrb	w0, [sp, #47]
  409a48:	cmp	w0, #0x0
  409a4c:	b.eq	409a90 <ferror@plt+0x70e0>  // b.none
  409a50:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409a54:	add	x0, x0, #0x420
  409a58:	ldr	x19, [x0]
  409a5c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409a60:	add	x0, x0, #0xb88
  409a64:	ldr	x20, [x0]
  409a68:	bl	4028f0 <__errno_location@plt>
  409a6c:	ldr	w0, [x0]
  409a70:	bl	4025e0 <strerror@plt>
  409a74:	mov	x4, x0
  409a78:	ldr	x3, [sp, #48]
  409a7c:	mov	x2, x20
  409a80:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409a84:	add	x1, x0, #0xf88
  409a88:	mov	x0, x19
  409a8c:	bl	402980 <fprintf@plt>
  409a90:	ldr	x0, [sp, #56]
  409a94:	bl	402940 <unlink@plt>
  409a98:	bl	4028f0 <__errno_location@plt>
  409a9c:	mov	x1, x0
  409aa0:	mov	w0, #0x16                  	// #22
  409aa4:	str	w0, [x1]
  409aa8:	mov	w0, #0x0                   	// #0
  409aac:	b	409d6c <ferror@plt+0x73bc>
  409ab0:	add	x0, sp, #0x48
  409ab4:	mov	x2, #0x1f                  	// #31
  409ab8:	mov	x1, x0
  409abc:	ldr	w0, [sp, #120]
  409ac0:	bl	402830 <read@plt>
  409ac4:	str	x0, [sp, #112]
  409ac8:	ldr	w0, [sp, #120]
  409acc:	bl	4025f0 <close@plt>
  409ad0:	ldr	x0, [sp, #112]
  409ad4:	cmp	x0, #0x0
  409ad8:	b.gt	409b38 <ferror@plt+0x7188>
  409adc:	ldrb	w0, [sp, #47]
  409ae0:	cmp	w0, #0x0
  409ae4:	b.eq	409b18 <ferror@plt+0x7168>  // b.none
  409ae8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409aec:	add	x0, x0, #0x420
  409af0:	ldr	x4, [x0]
  409af4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409af8:	add	x0, x0, #0xb88
  409afc:	ldr	x0, [x0]
  409b00:	ldr	x3, [sp, #48]
  409b04:	mov	x2, x0
  409b08:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409b0c:	add	x1, x0, #0xfc0
  409b10:	mov	x0, x4
  409b14:	bl	402980 <fprintf@plt>
  409b18:	ldr	x0, [sp, #56]
  409b1c:	bl	402940 <unlink@plt>
  409b20:	bl	4028f0 <__errno_location@plt>
  409b24:	mov	x1, x0
  409b28:	mov	w0, #0x16                  	// #22
  409b2c:	str	w0, [x1]
  409b30:	mov	w0, #0x0                   	// #0
  409b34:	b	409d6c <ferror@plt+0x73bc>
  409b38:	ldr	x0, [sp, #112]
  409b3c:	add	x1, sp, #0x48
  409b40:	strb	wzr, [x1, x0]
  409b44:	add	x1, sp, #0x6c
  409b48:	add	x0, sp, #0x48
  409b4c:	bl	40c03c <ferror@plt+0x968c>
  409b50:	cmp	w0, #0x0
  409b54:	b.ne	409bbc <ferror@plt+0x720c>  // b.any
  409b58:	ldrb	w0, [sp, #47]
  409b5c:	cmp	w0, #0x0
  409b60:	b.eq	409b9c <ferror@plt+0x71ec>  // b.none
  409b64:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409b68:	add	x0, x0, #0x420
  409b6c:	ldr	x5, [x0]
  409b70:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409b74:	add	x0, x0, #0xb88
  409b78:	ldr	x0, [x0]
  409b7c:	add	x1, sp, #0x48
  409b80:	mov	x4, x1
  409b84:	ldr	x3, [sp, #48]
  409b88:	mov	x2, x0
  409b8c:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409b90:	add	x1, x0, #0xff0
  409b94:	mov	x0, x5
  409b98:	bl	402980 <fprintf@plt>
  409b9c:	ldr	x0, [sp, #56]
  409ba0:	bl	402940 <unlink@plt>
  409ba4:	bl	4028f0 <__errno_location@plt>
  409ba8:	mov	x1, x0
  409bac:	mov	w0, #0x16                  	// #22
  409bb0:	str	w0, [x1]
  409bb4:	mov	w0, #0x0                   	// #0
  409bb8:	b	409d6c <ferror@plt+0x73bc>
  409bbc:	ldr	w0, [sp, #108]
  409bc0:	mov	w1, #0x0                   	// #0
  409bc4:	bl	4023e0 <kill@plt>
  409bc8:	cmp	w0, #0x0
  409bcc:	b.ne	409c38 <ferror@plt+0x7288>  // b.any
  409bd0:	ldrb	w0, [sp, #47]
  409bd4:	cmp	w0, #0x0
  409bd8:	b.eq	409c18 <ferror@plt+0x7268>  // b.none
  409bdc:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409be0:	add	x0, x0, #0x420
  409be4:	ldr	x5, [x0]
  409be8:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409bec:	add	x0, x0, #0xb88
  409bf0:	ldr	x0, [x0]
  409bf4:	ldr	w1, [sp, #108]
  409bf8:	sxtw	x1, w1
  409bfc:	mov	x4, x1
  409c00:	ldr	x3, [sp, #48]
  409c04:	mov	x2, x0
  409c08:	adrp	x0, 40e000 <ferror@plt+0xb650>
  409c0c:	add	x1, x0, #0x28
  409c10:	mov	x0, x5
  409c14:	bl	402980 <fprintf@plt>
  409c18:	ldr	x0, [sp, #56]
  409c1c:	bl	402940 <unlink@plt>
  409c20:	bl	4028f0 <__errno_location@plt>
  409c24:	mov	x1, x0
  409c28:	mov	w0, #0x11                  	// #17
  409c2c:	str	w0, [x1]
  409c30:	mov	w0, #0x0                   	// #0
  409c34:	b	409d6c <ferror@plt+0x73bc>
  409c38:	ldr	x0, [sp, #48]
  409c3c:	bl	402940 <unlink@plt>
  409c40:	cmp	w0, #0x0
  409c44:	b.eq	409ca4 <ferror@plt+0x72f4>  // b.none
  409c48:	ldrb	w0, [sp, #47]
  409c4c:	cmp	w0, #0x0
  409c50:	b.eq	409c94 <ferror@plt+0x72e4>  // b.none
  409c54:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409c58:	add	x0, x0, #0x420
  409c5c:	ldr	x19, [x0]
  409c60:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409c64:	add	x0, x0, #0xb88
  409c68:	ldr	x20, [x0]
  409c6c:	bl	4028f0 <__errno_location@plt>
  409c70:	ldr	w0, [x0]
  409c74:	bl	4025e0 <strerror@plt>
  409c78:	mov	x4, x0
  409c7c:	ldr	x3, [sp, #48]
  409c80:	mov	x2, x20
  409c84:	adrp	x0, 40e000 <ferror@plt+0xb650>
  409c88:	add	x1, x0, #0x50
  409c8c:	mov	x0, x19
  409c90:	bl	402980 <fprintf@plt>
  409c94:	ldr	x0, [sp, #56]
  409c98:	bl	402940 <unlink@plt>
  409c9c:	mov	w0, #0x0                   	// #0
  409ca0:	b	409d6c <ferror@plt+0x73bc>
  409ca4:	str	wzr, [sp, #124]
  409ca8:	ldr	x1, [sp, #48]
  409cac:	ldr	x0, [sp, #56]
  409cb0:	bl	402870 <link@plt>
  409cb4:	cmp	w0, #0x0
  409cb8:	b.ne	409d14 <ferror@plt+0x7364>  // b.any
  409cbc:	ldr	x0, [sp, #56]
  409cc0:	bl	409808 <ferror@plt+0x6e58>
  409cc4:	str	w0, [sp, #124]
  409cc8:	ldr	w0, [sp, #124]
  409ccc:	cmp	w0, #0x0
  409cd0:	b.ne	409d60 <ferror@plt+0x73b0>  // b.any
  409cd4:	ldrb	w0, [sp, #47]
  409cd8:	cmp	w0, #0x0
  409cdc:	b.eq	409d60 <ferror@plt+0x73b0>  // b.none
  409ce0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409ce4:	add	x0, x0, #0x420
  409ce8:	ldr	x4, [x0]
  409cec:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409cf0:	add	x0, x0, #0xb88
  409cf4:	ldr	x0, [x0]
  409cf8:	ldr	x3, [sp, #56]
  409cfc:	mov	x2, x0
  409d00:	adrp	x0, 40d000 <ferror@plt+0xa650>
  409d04:	add	x1, x0, #0xfa0
  409d08:	mov	x0, x4
  409d0c:	bl	402980 <fprintf@plt>
  409d10:	b	409d60 <ferror@plt+0x73b0>
  409d14:	ldrb	w0, [sp, #47]
  409d18:	cmp	w0, #0x0
  409d1c:	b.eq	409d60 <ferror@plt+0x73b0>  // b.none
  409d20:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409d24:	add	x0, x0, #0x420
  409d28:	ldr	x19, [x0]
  409d2c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  409d30:	add	x0, x0, #0xb88
  409d34:	ldr	x20, [x0]
  409d38:	bl	4028f0 <__errno_location@plt>
  409d3c:	ldr	w0, [x0]
  409d40:	bl	4025e0 <strerror@plt>
  409d44:	mov	x4, x0
  409d48:	ldr	x3, [sp, #48]
  409d4c:	mov	x2, x20
  409d50:	adrp	x0, 40e000 <ferror@plt+0xb650>
  409d54:	add	x1, x0, #0x50
  409d58:	mov	x0, x19
  409d5c:	bl	402980 <fprintf@plt>
  409d60:	ldr	x0, [sp, #56]
  409d64:	bl	402940 <unlink@plt>
  409d68:	ldr	w0, [sp, #124]
  409d6c:	ldp	x19, x20, [sp, #16]
  409d70:	ldp	x29, x30, [sp], #128
  409d74:	ret
  409d78:	stp	x29, x30, [sp, #-64]!
  409d7c:	mov	x29, sp
  409d80:	str	x0, [sp, #40]
  409d84:	str	x1, [sp, #32]
  409d88:	str	x2, [sp, #24]
  409d8c:	mov	w0, #0x1ff                 	// #511
  409d90:	bl	4028b0 <umask@plt>
  409d94:	str	w0, [sp, #60]
  409d98:	ldr	x1, [sp, #32]
  409d9c:	ldr	x0, [sp, #40]
  409da0:	bl	402470 <fopen@plt>
  409da4:	str	x0, [sp, #48]
  409da8:	ldr	w0, [sp, #60]
  409dac:	bl	4028b0 <umask@plt>
  409db0:	ldr	x0, [sp, #48]
  409db4:	cmp	x0, #0x0
  409db8:	b.ne	409dc4 <ferror@plt+0x7414>  // b.any
  409dbc:	mov	x0, #0x0                   	// #0
  409dc0:	b	409e4c <ferror@plt+0x749c>
  409dc4:	ldr	x0, [sp, #48]
  409dc8:	bl	402420 <fileno@plt>
  409dcc:	mov	w3, w0
  409dd0:	ldr	x0, [sp, #24]
  409dd4:	ldr	w1, [x0, #24]
  409dd8:	ldr	x0, [sp, #24]
  409ddc:	ldr	w0, [x0, #28]
  409de0:	mov	w2, w0
  409de4:	mov	w0, w3
  409de8:	bl	402970 <fchown@plt>
  409dec:	cmp	w0, #0x0
  409df0:	b.ne	409e2c <ferror@plt+0x747c>  // b.any
  409df4:	ldr	x0, [sp, #48]
  409df8:	bl	402420 <fileno@plt>
  409dfc:	mov	w2, w0
  409e00:	ldr	x0, [sp, #24]
  409e04:	ldr	w1, [x0, #16]
  409e08:	mov	w0, #0x1b4                 	// #436
  409e0c:	and	w0, w1, w0
  409e10:	mov	w1, w0
  409e14:	mov	w0, w2
  409e18:	bl	402530 <fchmod@plt>
  409e1c:	cmp	w0, #0x0
  409e20:	b.ne	409e34 <ferror@plt+0x7484>  // b.any
  409e24:	ldr	x0, [sp, #48]
  409e28:	b	409e4c <ferror@plt+0x749c>
  409e2c:	nop
  409e30:	b	409e38 <ferror@plt+0x7488>
  409e34:	nop
  409e38:	ldr	x0, [sp, #48]
  409e3c:	bl	402440 <fclose@plt>
  409e40:	ldr	x0, [sp, #40]
  409e44:	bl	402940 <unlink@plt>
  409e48:	mov	x0, #0x0                   	// #0
  409e4c:	ldp	x29, x30, [sp], #64
  409e50:	ret
  409e54:	stp	x29, x30, [sp, #-192]!
  409e58:	mov	x29, sp
  409e5c:	str	x0, [sp, #24]
  409e60:	str	x1, [sp, #16]
  409e64:	ldr	x0, [sp, #16]
  409e68:	bl	402420 <fileno@plt>
  409e6c:	mov	w2, w0
  409e70:	add	x0, sp, #0x30
  409e74:	mov	x1, x0
  409e78:	mov	w0, w2
  409e7c:	bl	40c208 <ferror@plt+0x9858>
  409e80:	cmp	w0, #0x0
  409e84:	b.eq	409e90 <ferror@plt+0x74e0>  // b.none
  409e88:	mov	w0, #0xffffffff            	// #-1
  409e8c:	b	409fa0 <ferror@plt+0x75f0>
  409e90:	add	x0, sp, #0x30
  409e94:	mov	x2, x0
  409e98:	adrp	x0, 40e000 <ferror@plt+0xb650>
  409e9c:	add	x1, x0, #0x70
  409ea0:	ldr	x0, [sp, #24]
  409ea4:	bl	409d78 <ferror@plt+0x73c8>
  409ea8:	str	x0, [sp, #176]
  409eac:	ldr	x0, [sp, #176]
  409eb0:	cmp	x0, #0x0
  409eb4:	b.ne	409ec0 <ferror@plt+0x7510>  // b.any
  409eb8:	mov	w0, #0xffffffff            	// #-1
  409ebc:	b	409fa0 <ferror@plt+0x75f0>
  409ec0:	str	wzr, [sp, #188]
  409ec4:	mov	w2, #0x0                   	// #0
  409ec8:	mov	x1, #0x0                   	// #0
  409ecc:	ldr	x0, [sp, #16]
  409ed0:	bl	402630 <fseek@plt>
  409ed4:	cmp	w0, #0x0
  409ed8:	b.ne	409f14 <ferror@plt+0x7564>  // b.any
  409edc:	b	409ef4 <ferror@plt+0x7544>
  409ee0:	ldr	x1, [sp, #176]
  409ee4:	ldr	w0, [sp, #188]
  409ee8:	bl	402380 <putc@plt>
  409eec:	cmn	w0, #0x1
  409ef0:	b.eq	409f10 <ferror@plt+0x7560>  // b.none
  409ef4:	ldr	x0, [sp, #16]
  409ef8:	bl	4025b0 <getc@plt>
  409efc:	str	w0, [sp, #188]
  409f00:	ldr	w0, [sp, #188]
  409f04:	cmn	w0, #0x1
  409f08:	b.ne	409ee0 <ferror@plt+0x7530>  // b.any
  409f0c:	b	409f14 <ferror@plt+0x7564>
  409f10:	nop
  409f14:	ldr	w0, [sp, #188]
  409f18:	cmn	w0, #0x1
  409f1c:	b.ne	409f40 <ferror@plt+0x7590>  // b.any
  409f20:	ldr	x0, [sp, #16]
  409f24:	bl	4029b0 <ferror@plt>
  409f28:	cmp	w0, #0x0
  409f2c:	b.ne	409f40 <ferror@plt+0x7590>  // b.any
  409f30:	ldr	x0, [sp, #176]
  409f34:	bl	4027c0 <fflush@plt>
  409f38:	cmp	w0, #0x0
  409f3c:	b.eq	409f50 <ferror@plt+0x75a0>  // b.none
  409f40:	ldr	x0, [sp, #176]
  409f44:	bl	402440 <fclose@plt>
  409f48:	mov	w0, #0xffffffff            	// #-1
  409f4c:	b	409fa0 <ferror@plt+0x75f0>
  409f50:	ldr	x0, [sp, #176]
  409f54:	bl	402420 <fileno@plt>
  409f58:	bl	402450 <fsync@plt>
  409f5c:	cmp	w0, #0x0
  409f60:	b.ne	409f74 <ferror@plt+0x75c4>  // b.any
  409f64:	ldr	x0, [sp, #176]
  409f68:	bl	402440 <fclose@plt>
  409f6c:	cmp	w0, #0x0
  409f70:	b.eq	409f7c <ferror@plt+0x75cc>  // b.none
  409f74:	mov	w0, #0xffffffff            	// #-1
  409f78:	b	409fa0 <ferror@plt+0x75f0>
  409f7c:	ldr	x0, [sp, #120]
  409f80:	str	x0, [sp, #32]
  409f84:	ldr	x0, [sp, #136]
  409f88:	str	x0, [sp, #40]
  409f8c:	add	x0, sp, #0x20
  409f90:	mov	x1, x0
  409f94:	ldr	x0, [sp, #24]
  409f98:	bl	402790 <utime@plt>
  409f9c:	mov	w0, #0x0                   	// #0
  409fa0:	ldp	x29, x30, [sp], #192
  409fa4:	ret
  409fa8:	stp	x29, x30, [sp, #-48]!
  409fac:	mov	x29, sp
  409fb0:	str	x0, [sp, #24]
  409fb4:	b	40a020 <ferror@plt+0x7670>
  409fb8:	ldr	x0, [sp, #24]
  409fbc:	ldr	x0, [x0, #1056]
  409fc0:	str	x0, [sp, #40]
  409fc4:	ldr	x0, [sp, #40]
  409fc8:	ldr	x1, [x0, #24]
  409fcc:	ldr	x0, [sp, #24]
  409fd0:	str	x1, [x0, #1056]
  409fd4:	ldr	x0, [sp, #40]
  409fd8:	ldr	x0, [x0]
  409fdc:	cmp	x0, #0x0
  409fe0:	b.eq	409ff0 <ferror@plt+0x7640>  // b.none
  409fe4:	ldr	x0, [sp, #40]
  409fe8:	ldr	x0, [x0]
  409fec:	bl	402700 <free@plt>
  409ff0:	ldr	x0, [sp, #40]
  409ff4:	ldr	x0, [x0, #8]
  409ff8:	cmp	x0, #0x0
  409ffc:	b.eq	40a018 <ferror@plt+0x7668>  // b.none
  40a000:	ldr	x0, [sp, #24]
  40a004:	ldr	x0, [x0, #1024]
  40a008:	ldr	x1, [x0, #8]
  40a00c:	ldr	x0, [sp, #40]
  40a010:	ldr	x0, [x0, #8]
  40a014:	blr	x1
  40a018:	ldr	x0, [sp, #40]
  40a01c:	bl	402700 <free@plt>
  40a020:	ldr	x0, [sp, #24]
  40a024:	ldr	x0, [x0, #1056]
  40a028:	cmp	x0, #0x0
  40a02c:	b.ne	409fb8 <ferror@plt+0x7608>  // b.any
  40a030:	ldr	x0, [sp, #24]
  40a034:	str	xzr, [x0, #1064]
  40a038:	nop
  40a03c:	ldp	x29, x30, [sp], #48
  40a040:	ret
  40a044:	stp	x29, x30, [sp, #-32]!
  40a048:	mov	x29, sp
  40a04c:	str	x0, [sp, #24]
  40a050:	str	x1, [sp, #16]
  40a054:	ldr	x4, [sp, #24]
  40a058:	ldr	x3, [sp, #16]
  40a05c:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a060:	add	x2, x0, #0x78
  40a064:	mov	x1, #0x400                 	// #1024
  40a068:	mov	x0, x4
  40a06c:	bl	402410 <snprintf@plt>
  40a070:	ldr	x0, [sp, #24]
  40a074:	ldrb	w1, [x0, #1080]
  40a078:	orr	w1, w1, #0x10
  40a07c:	strb	w1, [x0, #1080]
  40a080:	mov	w0, #0x1                   	// #1
  40a084:	ldp	x29, x30, [sp], #32
  40a088:	ret
  40a08c:	stp	x29, x30, [sp, #-32]!
  40a090:	mov	x29, sp
  40a094:	str	x0, [sp, #24]
  40a098:	ldr	x0, [sp, #24]
  40a09c:	mov	w1, #0x0                   	// #0
  40a0a0:	bl	402660 <access@plt>
  40a0a4:	cmp	w0, #0x0
  40a0a8:	cset	w0, eq  // eq = none
  40a0ac:	and	w0, w0, #0xff
  40a0b0:	ldp	x29, x30, [sp], #32
  40a0b4:	ret
  40a0b8:	stp	x29, x30, [sp, #-96]!
  40a0bc:	mov	x29, sp
  40a0c0:	str	x19, [sp, #16]
  40a0c4:	str	x0, [sp, #40]
  40a0c8:	strb	w1, [sp, #39]
  40a0cc:	str	xzr, [sp, #72]
  40a0d0:	str	xzr, [sp, #88]
  40a0d4:	str	wzr, [sp, #84]
  40a0d8:	ldr	x0, [sp, #40]
  40a0dc:	ldrb	w0, [x0, #1080]
  40a0e0:	and	w0, w0, #0x4
  40a0e4:	and	w0, w0, #0xff
  40a0e8:	cmp	w0, #0x0
  40a0ec:	b.eq	40a0f8 <ferror@plt+0x7748>  // b.none
  40a0f0:	mov	w0, #0x1                   	// #1
  40a0f4:	b	40a21c <ferror@plt+0x786c>
  40a0f8:	ldr	x0, [sp, #40]
  40a0fc:	bl	4022e0 <strlen@plt>
  40a100:	add	x0, x0, #0xb
  40a104:	str	x0, [sp, #64]
  40a108:	ldr	x0, [sp, #40]
  40a10c:	bl	4022e0 <strlen@plt>
  40a110:	add	x0, x0, #0x6
  40a114:	str	x0, [sp, #56]
  40a118:	ldr	x0, [sp, #64]
  40a11c:	bl	402490 <malloc@plt>
  40a120:	str	x0, [sp, #72]
  40a124:	ldr	x0, [sp, #72]
  40a128:	cmp	x0, #0x0
  40a12c:	b.eq	40a1dc <ferror@plt+0x782c>  // b.none
  40a130:	ldr	x0, [sp, #56]
  40a134:	bl	402490 <malloc@plt>
  40a138:	str	x0, [sp, #88]
  40a13c:	ldr	x0, [sp, #88]
  40a140:	cmp	x0, #0x0
  40a144:	b.eq	40a1e4 <ferror@plt+0x7834>  // b.none
  40a148:	ldr	x19, [sp, #40]
  40a14c:	bl	402460 <getpid@plt>
  40a150:	sxtw	x0, w0
  40a154:	mov	x4, x0
  40a158:	mov	x3, x19
  40a15c:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a160:	add	x2, x0, #0x80
  40a164:	ldr	x1, [sp, #64]
  40a168:	ldr	x0, [sp, #72]
  40a16c:	bl	402410 <snprintf@plt>
  40a170:	ldr	x0, [sp, #40]
  40a174:	mov	x3, x0
  40a178:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a17c:	add	x2, x0, #0x88
  40a180:	ldr	x1, [sp, #56]
  40a184:	ldr	x0, [sp, #88]
  40a188:	bl	402410 <snprintf@plt>
  40a18c:	ldrb	w2, [sp, #39]
  40a190:	ldr	x1, [sp, #88]
  40a194:	ldr	x0, [sp, #72]
  40a198:	bl	409854 <ferror@plt+0x6ea4>
  40a19c:	cmp	w0, #0x0
  40a1a0:	b.eq	40a1ec <ferror@plt+0x783c>  // b.none
  40a1a4:	ldr	x0, [sp, #40]
  40a1a8:	ldrb	w1, [x0, #1080]
  40a1ac:	orr	w1, w1, #0x4
  40a1b0:	strb	w1, [x0, #1080]
  40a1b4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a1b8:	add	x0, x0, #0xb80
  40a1bc:	ldr	w0, [x0]
  40a1c0:	add	w1, w0, #0x1
  40a1c4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a1c8:	add	x0, x0, #0xb80
  40a1cc:	str	w1, [x0]
  40a1d0:	mov	w0, #0x1                   	// #1
  40a1d4:	str	w0, [sp, #84]
  40a1d8:	b	40a1f0 <ferror@plt+0x7840>
  40a1dc:	nop
  40a1e0:	b	40a1f0 <ferror@plt+0x7840>
  40a1e4:	nop
  40a1e8:	b	40a1f0 <ferror@plt+0x7840>
  40a1ec:	nop
  40a1f0:	ldr	x0, [sp, #72]
  40a1f4:	cmp	x0, #0x0
  40a1f8:	b.eq	40a204 <ferror@plt+0x7854>  // b.none
  40a1fc:	ldr	x0, [sp, #72]
  40a200:	bl	402700 <free@plt>
  40a204:	ldr	x0, [sp, #88]
  40a208:	cmp	x0, #0x0
  40a20c:	b.eq	40a218 <ferror@plt+0x7868>  // b.none
  40a210:	ldr	x0, [sp, #88]
  40a214:	bl	402700 <free@plt>
  40a218:	ldr	w0, [sp, #84]
  40a21c:	ldr	x19, [sp, #16]
  40a220:	ldp	x29, x30, [sp], #96
  40a224:	ret
  40a228:	stp	x29, x30, [sp, #-48]!
  40a22c:	mov	x29, sp
  40a230:	str	x0, [sp, #24]
  40a234:	ldr	x0, [sp, #24]
  40a238:	ldrb	w0, [x0, #1080]
  40a23c:	ubfx	x0, x0, #4, #1
  40a240:	and	w0, w0, #0xff
  40a244:	eor	w0, w0, #0x1
  40a248:	and	w0, w0, #0xff
  40a24c:	cmp	w0, #0x0
  40a250:	b.eq	40a2dc <ferror@plt+0x792c>  // b.none
  40a254:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a258:	add	x0, x0, #0xb80
  40a25c:	ldr	w0, [x0]
  40a260:	cmp	w0, #0x0
  40a264:	b.ne	40a2b4 <ferror@plt+0x7904>  // b.any
  40a268:	bl	4025c0 <lckpwdf@plt>
  40a26c:	cmn	w0, #0x1
  40a270:	b.ne	40a2b4 <ferror@plt+0x7904>  // b.any
  40a274:	bl	402360 <geteuid@plt>
  40a278:	cmp	w0, #0x0
  40a27c:	b.eq	40a2ac <ferror@plt+0x78fc>  // b.none
  40a280:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a284:	add	x0, x0, #0x420
  40a288:	ldr	x3, [x0]
  40a28c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a290:	add	x0, x0, #0xb88
  40a294:	ldr	x0, [x0]
  40a298:	mov	x2, x0
  40a29c:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a2a0:	add	x1, x0, #0x90
  40a2a4:	mov	x0, x3
  40a2a8:	bl	402980 <fprintf@plt>
  40a2ac:	mov	w0, #0x0                   	// #0
  40a2b0:	b	40a380 <ferror@plt+0x79d0>
  40a2b4:	mov	w1, #0x1                   	// #1
  40a2b8:	ldr	x0, [sp, #24]
  40a2bc:	bl	40a0b8 <ferror@plt+0x7708>
  40a2c0:	cmp	w0, #0x0
  40a2c4:	b.eq	40a2d0 <ferror@plt+0x7920>  // b.none
  40a2c8:	mov	w0, #0x1                   	// #1
  40a2cc:	b	40a380 <ferror@plt+0x79d0>
  40a2d0:	bl	402340 <ulckpwdf@plt>
  40a2d4:	mov	w0, #0x0                   	// #0
  40a2d8:	b	40a380 <ferror@plt+0x79d0>
  40a2dc:	str	wzr, [sp, #44]
  40a2e0:	b	40a370 <ferror@plt+0x79c0>
  40a2e4:	ldr	w0, [sp, #44]
  40a2e8:	cmp	w0, #0x0
  40a2ec:	b.le	40a2f8 <ferror@plt+0x7948>
  40a2f0:	mov	w0, #0x1                   	// #1
  40a2f4:	bl	402520 <sleep@plt>
  40a2f8:	ldr	w0, [sp, #44]
  40a2fc:	cmp	w0, #0xe
  40a300:	cset	w0, eq  // eq = none
  40a304:	and	w0, w0, #0xff
  40a308:	mov	w1, w0
  40a30c:	ldr	x0, [sp, #24]
  40a310:	bl	40a0b8 <ferror@plt+0x7708>
  40a314:	cmp	w0, #0x0
  40a318:	b.eq	40a324 <ferror@plt+0x7974>  // b.none
  40a31c:	mov	w0, #0x1                   	// #1
  40a320:	b	40a380 <ferror@plt+0x79d0>
  40a324:	bl	402360 <geteuid@plt>
  40a328:	cmp	w0, #0x0
  40a32c:	b.eq	40a364 <ferror@plt+0x79b4>  // b.none
  40a330:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a334:	add	x0, x0, #0x420
  40a338:	ldr	x3, [x0]
  40a33c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a340:	add	x0, x0, #0xb88
  40a344:	ldr	x0, [x0]
  40a348:	mov	x2, x0
  40a34c:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a350:	add	x1, x0, #0x90
  40a354:	mov	x0, x3
  40a358:	bl	402980 <fprintf@plt>
  40a35c:	mov	w0, #0x0                   	// #0
  40a360:	b	40a380 <ferror@plt+0x79d0>
  40a364:	ldr	w0, [sp, #44]
  40a368:	add	w0, w0, #0x1
  40a36c:	str	w0, [sp, #44]
  40a370:	ldr	w0, [sp, #44]
  40a374:	cmp	w0, #0xe
  40a378:	b.le	40a2e4 <ferror@plt+0x7934>
  40a37c:	mov	w0, #0x0                   	// #0
  40a380:	ldp	x29, x30, [sp], #48
  40a384:	ret
  40a388:	stp	x29, x30, [sp, #-16]!
  40a38c:	mov	x29, sp
  40a390:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a394:	add	x0, x0, #0xb80
  40a398:	ldr	w0, [x0]
  40a39c:	cmp	w0, #0x0
  40a3a0:	b.le	40a418 <ferror@plt+0x7a68>
  40a3a4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a3a8:	add	x0, x0, #0xb80
  40a3ac:	ldr	w0, [x0]
  40a3b0:	sub	w1, w0, #0x1
  40a3b4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a3b8:	add	x0, x0, #0xb80
  40a3bc:	str	w1, [x0]
  40a3c0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a3c4:	add	x0, x0, #0xb80
  40a3c8:	ldr	w0, [x0]
  40a3cc:	cmp	w0, #0x0
  40a3d0:	b.ne	40a418 <ferror@plt+0x7a68>  // b.any
  40a3d4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a3d8:	add	x0, x0, #0xb84
  40a3dc:	ldrb	w0, [x0]
  40a3e0:	cmp	w0, #0x0
  40a3e4:	b.eq	40a414 <ferror@plt+0x7a64>  // b.none
  40a3e8:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a3ec:	add	x0, x0, #0xa8
  40a3f0:	bl	408428 <ferror@plt+0x5a78>
  40a3f4:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a3f8:	add	x0, x0, #0xb0
  40a3fc:	bl	408428 <ferror@plt+0x5a78>
  40a400:	mov	w0, #0x3                   	// #3
  40a404:	bl	408604 <ferror@plt+0x5c54>
  40a408:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40a40c:	add	x0, x0, #0xb84
  40a410:	strb	wzr, [x0]
  40a414:	bl	402340 <ulckpwdf@plt>
  40a418:	nop
  40a41c:	ldp	x29, x30, [sp], #16
  40a420:	ret
  40a424:	sub	sp, sp, #0x420
  40a428:	stp	x29, x30, [sp]
  40a42c:	mov	x29, sp
  40a430:	str	x0, [sp, #24]
  40a434:	ldr	x0, [sp, #24]
  40a438:	ldrb	w0, [x0, #1080]
  40a43c:	and	w0, w0, #0x2
  40a440:	and	w0, w0, #0xff
  40a444:	cmp	w0, #0x0
  40a448:	b.eq	40a490 <ferror@plt+0x7ae0>  // b.none
  40a44c:	ldr	x0, [sp, #24]
  40a450:	ldrb	w1, [x0, #1080]
  40a454:	orr	w1, w1, #0x8
  40a458:	strb	w1, [x0, #1080]
  40a45c:	ldr	x0, [sp, #24]
  40a460:	bl	40b19c <ferror@plt+0x87ec>
  40a464:	cmp	w0, #0x0
  40a468:	b.ne	40a490 <ferror@plt+0x7ae0>  // b.any
  40a46c:	ldr	x0, [sp, #24]
  40a470:	ldrb	w0, [x0, #1080]
  40a474:	and	w0, w0, #0x4
  40a478:	and	w0, w0, #0xff
  40a47c:	cmp	w0, #0x0
  40a480:	b.eq	40a488 <ferror@plt+0x7ad8>  // b.none
  40a484:	bl	40a388 <ferror@plt+0x79d8>
  40a488:	mov	w0, #0x0                   	// #0
  40a48c:	b	40a4f0 <ferror@plt+0x7b40>
  40a490:	ldr	x0, [sp, #24]
  40a494:	ldrb	w0, [x0, #1080]
  40a498:	and	w0, w0, #0x4
  40a49c:	and	w0, w0, #0xff
  40a4a0:	cmp	w0, #0x0
  40a4a4:	b.eq	40a4ec <ferror@plt+0x7b3c>  // b.none
  40a4a8:	ldr	x0, [sp, #24]
  40a4ac:	ldrb	w1, [x0, #1080]
  40a4b0:	and	w1, w1, #0xfffffffb
  40a4b4:	strb	w1, [x0, #1080]
  40a4b8:	ldr	x0, [sp, #24]
  40a4bc:	add	x4, sp, #0x20
  40a4c0:	mov	x3, x0
  40a4c4:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a4c8:	add	x2, x0, #0x88
  40a4cc:	mov	x1, #0x400                 	// #1024
  40a4d0:	mov	x0, x4
  40a4d4:	bl	402410 <snprintf@plt>
  40a4d8:	add	x0, sp, #0x20
  40a4dc:	bl	402940 <unlink@plt>
  40a4e0:	bl	40a388 <ferror@plt+0x79d8>
  40a4e4:	mov	w0, #0x1                   	// #1
  40a4e8:	b	40a4f0 <ferror@plt+0x7b40>
  40a4ec:	mov	w0, #0x0                   	// #0
  40a4f0:	ldp	x29, x30, [sp]
  40a4f4:	add	sp, sp, #0x420
  40a4f8:	ret
  40a4fc:	sub	sp, sp, #0x10
  40a500:	str	x0, [sp, #8]
  40a504:	str	x1, [sp]
  40a508:	ldr	x0, [sp]
  40a50c:	str	xzr, [x0, #24]
  40a510:	ldr	x0, [sp, #8]
  40a514:	ldr	x1, [x0, #1064]
  40a518:	ldr	x0, [sp]
  40a51c:	str	x1, [x0, #16]
  40a520:	ldr	x0, [sp, #8]
  40a524:	ldr	x0, [x0, #1056]
  40a528:	cmp	x0, #0x0
  40a52c:	b.ne	40a53c <ferror@plt+0x7b8c>  // b.any
  40a530:	ldr	x0, [sp, #8]
  40a534:	ldr	x1, [sp]
  40a538:	str	x1, [x0, #1056]
  40a53c:	ldr	x0, [sp, #8]
  40a540:	ldr	x0, [x0, #1064]
  40a544:	cmp	x0, #0x0
  40a548:	b.eq	40a55c <ferror@plt+0x7bac>  // b.none
  40a54c:	ldr	x0, [sp, #8]
  40a550:	ldr	x0, [x0, #1064]
  40a554:	ldr	x1, [sp]
  40a558:	str	x1, [x0, #24]
  40a55c:	ldr	x0, [sp, #8]
  40a560:	ldr	x1, [sp]
  40a564:	str	x1, [x0, #1064]
  40a568:	nop
  40a56c:	add	sp, sp, #0x10
  40a570:	ret
  40a574:	sub	sp, sp, #0x10
  40a578:	str	x0, [sp, #8]
  40a57c:	ldr	x0, [sp, #8]
  40a580:	ldrb	w0, [x0]
  40a584:	cmp	w0, #0x2b
  40a588:	b.eq	40a59c <ferror@plt+0x7bec>  // b.none
  40a58c:	ldr	x0, [sp, #8]
  40a590:	ldrb	w0, [x0]
  40a594:	cmp	w0, #0x2d
  40a598:	b.ne	40a5a4 <ferror@plt+0x7bf4>  // b.any
  40a59c:	mov	w0, #0x1                   	// #1
  40a5a0:	b	40a5a8 <ferror@plt+0x7bf8>
  40a5a4:	mov	w0, #0x0                   	// #0
  40a5a8:	and	w0, w0, #0x1
  40a5ac:	and	w0, w0, #0xff
  40a5b0:	add	sp, sp, #0x10
  40a5b4:	ret
  40a5b8:	stp	x29, x30, [sp, #-48]!
  40a5bc:	mov	x29, sp
  40a5c0:	str	x0, [sp, #24]
  40a5c4:	str	x1, [sp, #16]
  40a5c8:	ldr	x0, [sp, #24]
  40a5cc:	ldr	x0, [x0, #1056]
  40a5d0:	str	x0, [sp, #40]
  40a5d4:	b	40a684 <ferror@plt+0x7cd4>
  40a5d8:	ldr	x0, [sp, #40]
  40a5dc:	ldr	x0, [x0, #8]
  40a5e0:	cmp	x0, #0x0
  40a5e4:	b.eq	40a604 <ferror@plt+0x7c54>  // b.none
  40a5e8:	ldr	x0, [sp, #24]
  40a5ec:	ldr	x0, [x0, #1024]
  40a5f0:	ldr	x1, [x0, #16]
  40a5f4:	ldr	x0, [sp, #40]
  40a5f8:	ldr	x0, [x0, #8]
  40a5fc:	blr	x1
  40a600:	b	40a60c <ferror@plt+0x7c5c>
  40a604:	ldr	x0, [sp, #40]
  40a608:	ldr	x0, [x0]
  40a60c:	bl	40a574 <ferror@plt+0x7bc4>
  40a610:	and	w0, w0, #0xff
  40a614:	cmp	w0, #0x0
  40a618:	b.eq	40a678 <ferror@plt+0x7cc8>  // b.none
  40a61c:	ldr	x0, [sp, #16]
  40a620:	ldr	x1, [sp, #40]
  40a624:	str	x1, [x0, #24]
  40a628:	ldr	x0, [sp, #40]
  40a62c:	ldr	x1, [x0, #16]
  40a630:	ldr	x0, [sp, #16]
  40a634:	str	x1, [x0, #16]
  40a638:	ldr	x0, [sp, #40]
  40a63c:	ldr	x0, [x0, #16]
  40a640:	cmp	x0, #0x0
  40a644:	b.eq	40a65c <ferror@plt+0x7cac>  // b.none
  40a648:	ldr	x0, [sp, #40]
  40a64c:	ldr	x0, [x0, #16]
  40a650:	ldr	x1, [sp, #16]
  40a654:	str	x1, [x0, #24]
  40a658:	b	40a668 <ferror@plt+0x7cb8>
  40a65c:	ldr	x0, [sp, #24]
  40a660:	ldr	x1, [sp, #16]
  40a664:	str	x1, [x0, #1056]
  40a668:	ldr	x0, [sp, #40]
  40a66c:	ldr	x1, [sp, #16]
  40a670:	str	x1, [x0, #16]
  40a674:	b	40a69c <ferror@plt+0x7cec>
  40a678:	ldr	x0, [sp, #40]
  40a67c:	ldr	x0, [x0, #24]
  40a680:	str	x0, [sp, #40]
  40a684:	ldr	x0, [sp, #40]
  40a688:	cmp	x0, #0x0
  40a68c:	b.ne	40a5d8 <ferror@plt+0x7c28>  // b.any
  40a690:	ldr	x1, [sp, #16]
  40a694:	ldr	x0, [sp, #24]
  40a698:	bl	40a4fc <ferror@plt+0x7b4c>
  40a69c:	ldp	x29, x30, [sp], #48
  40a6a0:	ret
  40a6a4:	stp	x29, x30, [sp, #-112]!
  40a6a8:	mov	x29, sp
  40a6ac:	str	x0, [sp, #24]
  40a6b0:	str	w1, [sp, #20]
  40a6b4:	str	xzr, [sp, #96]
  40a6b8:	ldr	w0, [sp, #20]
  40a6bc:	str	w0, [sp, #80]
  40a6c0:	ldr	w0, [sp, #20]
  40a6c4:	and	w0, w0, #0xffffffbf
  40a6c8:	str	w0, [sp, #20]
  40a6cc:	ldr	x0, [sp, #24]
  40a6d0:	ldrb	w0, [x0, #1080]
  40a6d4:	and	w0, w0, #0x2
  40a6d8:	and	w0, w0, #0xff
  40a6dc:	cmp	w0, #0x0
  40a6e0:	b.ne	40a6fc <ferror@plt+0x7d4c>  // b.any
  40a6e4:	ldr	w0, [sp, #20]
  40a6e8:	cmp	w0, #0x0
  40a6ec:	b.eq	40a714 <ferror@plt+0x7d64>  // b.none
  40a6f0:	ldr	w0, [sp, #20]
  40a6f4:	cmp	w0, #0x2
  40a6f8:	b.eq	40a714 <ferror@plt+0x7d64>  // b.none
  40a6fc:	bl	4028f0 <__errno_location@plt>
  40a700:	mov	x1, x0
  40a704:	mov	w0, #0x16                  	// #22
  40a708:	str	w0, [x1]
  40a70c:	mov	w0, #0x0                   	// #0
  40a710:	b	40ac08 <ferror@plt+0x8258>
  40a714:	ldr	w0, [sp, #20]
  40a718:	cmp	w0, #0x0
  40a71c:	cset	w0, eq  // eq = none
  40a720:	and	w2, w0, #0xff
  40a724:	ldr	x1, [sp, #24]
  40a728:	ldrb	w0, [x1, #1080]
  40a72c:	bfi	w0, w2, #3, #1
  40a730:	strb	w0, [x1, #1080]
  40a734:	ldr	x0, [sp, #24]
  40a738:	ldrb	w0, [x0, #1080]
  40a73c:	ubfx	x0, x0, #3, #1
  40a740:	and	w0, w0, #0xff
  40a744:	eor	w0, w0, #0x1
  40a748:	and	w0, w0, #0xff
  40a74c:	cmp	w0, #0x0
  40a750:	b.eq	40a78c <ferror@plt+0x7ddc>  // b.none
  40a754:	ldr	x0, [sp, #24]
  40a758:	ldrb	w0, [x0, #1080]
  40a75c:	ubfx	x0, x0, #2, #1
  40a760:	and	w0, w0, #0xff
  40a764:	eor	w0, w0, #0x1
  40a768:	and	w0, w0, #0xff
  40a76c:	cmp	w0, #0x0
  40a770:	b.eq	40a78c <ferror@plt+0x7ddc>  // b.none
  40a774:	bl	4028f0 <__errno_location@plt>
  40a778:	mov	x1, x0
  40a77c:	mov	w0, #0xd                   	// #13
  40a780:	str	w0, [x1]
  40a784:	mov	w0, #0x0                   	// #0
  40a788:	b	40ac08 <ferror@plt+0x8258>
  40a78c:	ldr	x0, [sp, #24]
  40a790:	str	xzr, [x0, #1056]
  40a794:	ldr	x0, [sp, #24]
  40a798:	str	xzr, [x0, #1064]
  40a79c:	ldr	x0, [sp, #24]
  40a7a0:	str	xzr, [x0, #1072]
  40a7a4:	ldr	x0, [sp, #24]
  40a7a8:	ldrb	w1, [x0, #1080]
  40a7ac:	and	w1, w1, #0xfffffffe
  40a7b0:	strb	w1, [x0, #1080]
  40a7b4:	ldr	x2, [sp, #24]
  40a7b8:	ldr	x0, [sp, #24]
  40a7bc:	ldrb	w0, [x0, #1080]
  40a7c0:	and	w0, w0, #0x8
  40a7c4:	and	w0, w0, #0xff
  40a7c8:	cmp	w0, #0x0
  40a7cc:	b.eq	40a7d8 <ferror@plt+0x7e28>  // b.none
  40a7d0:	mov	w0, #0x8900                	// #35072
  40a7d4:	b	40a7dc <ferror@plt+0x7e2c>
  40a7d8:	mov	w0, #0x8902                	// #35074
  40a7dc:	mov	w1, w0
  40a7e0:	mov	x0, x2
  40a7e4:	bl	4024a0 <open@plt>
  40a7e8:	str	w0, [sp, #76]
  40a7ec:	bl	4028f0 <__errno_location@plt>
  40a7f0:	ldr	w0, [x0]
  40a7f4:	str	w0, [sp, #84]
  40a7f8:	ldr	x0, [sp, #24]
  40a7fc:	str	xzr, [x0, #1032]
  40a800:	ldr	w0, [sp, #76]
  40a804:	cmp	w0, #0x0
  40a808:	b.lt	40a874 <ferror@plt+0x7ec4>  // b.tstop
  40a80c:	ldr	x0, [sp, #24]
  40a810:	ldrb	w0, [x0, #1080]
  40a814:	and	w0, w0, #0x8
  40a818:	and	w0, w0, #0xff
  40a81c:	cmp	w0, #0x0
  40a820:	b.eq	40a830 <ferror@plt+0x7e80>  // b.none
  40a824:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a828:	add	x0, x0, #0xb8
  40a82c:	b	40a838 <ferror@plt+0x7e88>
  40a830:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40a834:	add	x0, x0, #0xc0
  40a838:	mov	x1, x0
  40a83c:	ldr	w0, [sp, #76]
  40a840:	bl	402500 <fdopen@plt>
  40a844:	mov	x1, x0
  40a848:	ldr	x0, [sp, #24]
  40a84c:	str	x1, [x0, #1032]
  40a850:	bl	4028f0 <__errno_location@plt>
  40a854:	ldr	w0, [x0]
  40a858:	str	w0, [sp, #84]
  40a85c:	ldr	x0, [sp, #24]
  40a860:	ldr	x0, [x0, #1032]
  40a864:	cmp	x0, #0x0
  40a868:	b.ne	40a874 <ferror@plt+0x7ec4>  // b.any
  40a86c:	ldr	w0, [sp, #76]
  40a870:	bl	4025f0 <close@plt>
  40a874:	bl	4028f0 <__errno_location@plt>
  40a878:	mov	x1, x0
  40a87c:	ldr	w0, [sp, #84]
  40a880:	str	w0, [x1]
  40a884:	ldr	x0, [sp, #24]
  40a888:	ldr	x0, [x0, #1032]
  40a88c:	cmp	x0, #0x0
  40a890:	b.ne	40a8d4 <ferror@plt+0x7f24>  // b.any
  40a894:	ldr	w0, [sp, #80]
  40a898:	and	w0, w0, #0x40
  40a89c:	cmp	w0, #0x0
  40a8a0:	b.eq	40a8cc <ferror@plt+0x7f1c>  // b.none
  40a8a4:	bl	4028f0 <__errno_location@plt>
  40a8a8:	ldr	w0, [x0]
  40a8ac:	cmp	w0, #0x2
  40a8b0:	b.ne	40a8cc <ferror@plt+0x7f1c>  // b.any
  40a8b4:	ldr	x0, [sp, #24]
  40a8b8:	ldrb	w1, [x0, #1080]
  40a8bc:	orr	w1, w1, #0x2
  40a8c0:	strb	w1, [x0, #1080]
  40a8c4:	mov	w0, #0x1                   	// #1
  40a8c8:	b	40ac08 <ferror@plt+0x8258>
  40a8cc:	mov	w0, #0x0                   	// #0
  40a8d0:	b	40ac08 <ferror@plt+0x8258>
  40a8d4:	ldr	x0, [sp, #24]
  40a8d8:	ldr	x0, [x0, #1032]
  40a8dc:	bl	402420 <fileno@plt>
  40a8e0:	mov	w2, #0x1                   	// #1
  40a8e4:	mov	w1, #0x2                   	// #2
  40a8e8:	bl	4027b0 <fcntl@plt>
  40a8ec:	mov	x0, #0x1000                	// #4096
  40a8f0:	str	x0, [sp, #88]
  40a8f4:	ldr	x0, [sp, #88]
  40a8f8:	bl	402490 <malloc@plt>
  40a8fc:	str	x0, [sp, #104]
  40a900:	ldr	x0, [sp, #104]
  40a904:	cmp	x0, #0x0
  40a908:	b.eq	40aba8 <ferror@plt+0x81f8>  // b.none
  40a90c:	b	40aab0 <ferror@plt+0x8100>
  40a910:	ldr	x0, [sp, #88]
  40a914:	add	x0, x0, #0x1, lsl #12
  40a918:	str	x0, [sp, #88]
  40a91c:	ldr	x1, [sp, #88]
  40a920:	ldr	x0, [sp, #104]
  40a924:	bl	402580 <realloc@plt>
  40a928:	str	x0, [sp, #64]
  40a92c:	ldr	x0, [sp, #64]
  40a930:	cmp	x0, #0x0
  40a934:	b.eq	40ab88 <ferror@plt+0x81d8>  // b.none
  40a938:	ldr	x0, [sp, #64]
  40a93c:	str	x0, [sp, #104]
  40a940:	ldr	x0, [sp, #104]
  40a944:	bl	4022e0 <strlen@plt>
  40a948:	str	x0, [sp, #56]
  40a94c:	ldr	x0, [sp, #24]
  40a950:	ldr	x0, [x0, #1024]
  40a954:	ldr	x3, [x0, #40]
  40a958:	ldr	x1, [sp, #104]
  40a95c:	ldr	x0, [sp, #56]
  40a960:	add	x4, x1, x0
  40a964:	ldr	x0, [sp, #88]
  40a968:	mov	w1, w0
  40a96c:	ldr	x0, [sp, #56]
  40a970:	sub	w0, w1, w0
  40a974:	mov	w1, w0
  40a978:	ldr	x0, [sp, #24]
  40a97c:	ldr	x0, [x0, #1032]
  40a980:	mov	x2, x0
  40a984:	mov	x0, x4
  40a988:	blr	x3
  40a98c:	cmp	x0, #0x0
  40a990:	b.eq	40ab90 <ferror@plt+0x81e0>  // b.none
  40a994:	mov	w1, #0xa                   	// #10
  40a998:	ldr	x0, [sp, #104]
  40a99c:	bl	402600 <strrchr@plt>
  40a9a0:	str	x0, [sp, #64]
  40a9a4:	ldr	x0, [sp, #64]
  40a9a8:	cmp	x0, #0x0
  40a9ac:	b.ne	40a9c4 <ferror@plt+0x8014>  // b.any
  40a9b0:	ldr	x0, [sp, #24]
  40a9b4:	ldr	x0, [x0, #1032]
  40a9b8:	bl	402670 <feof@plt>
  40a9bc:	cmp	w0, #0x0
  40a9c0:	b.eq	40a910 <ferror@plt+0x7f60>  // b.none
  40a9c4:	mov	w1, #0xa                   	// #10
  40a9c8:	ldr	x0, [sp, #104]
  40a9cc:	bl	402600 <strrchr@plt>
  40a9d0:	str	x0, [sp, #64]
  40a9d4:	ldr	x0, [sp, #64]
  40a9d8:	cmp	x0, #0x0
  40a9dc:	b.eq	40a9e8 <ferror@plt+0x8038>  // b.none
  40a9e0:	ldr	x0, [sp, #64]
  40a9e4:	strb	wzr, [x0]
  40a9e8:	ldr	x0, [sp, #104]
  40a9ec:	bl	4025d0 <strdup@plt>
  40a9f0:	str	x0, [sp, #48]
  40a9f4:	ldr	x0, [sp, #48]
  40a9f8:	cmp	x0, #0x0
  40a9fc:	b.eq	40ab98 <ferror@plt+0x81e8>  // b.none
  40aa00:	ldr	x0, [sp, #48]
  40aa04:	bl	40a574 <ferror@plt+0x7bc4>
  40aa08:	and	w0, w0, #0xff
  40aa0c:	cmp	w0, #0x0
  40aa10:	b.eq	40aa1c <ferror@plt+0x806c>  // b.none
  40aa14:	str	xzr, [sp, #96]
  40aa18:	b	40aa64 <ferror@plt+0x80b4>
  40aa1c:	ldr	x0, [sp, #24]
  40aa20:	ldr	x0, [x0, #1024]
  40aa24:	ldr	x1, [x0, #24]
  40aa28:	ldr	x0, [sp, #48]
  40aa2c:	blr	x1
  40aa30:	str	x0, [sp, #96]
  40aa34:	ldr	x0, [sp, #96]
  40aa38:	cmp	x0, #0x0
  40aa3c:	b.eq	40aa64 <ferror@plt+0x80b4>  // b.none
  40aa40:	ldr	x0, [sp, #24]
  40aa44:	ldr	x0, [x0, #1024]
  40aa48:	ldr	x1, [x0]
  40aa4c:	ldr	x0, [sp, #96]
  40aa50:	blr	x1
  40aa54:	str	x0, [sp, #96]
  40aa58:	ldr	x0, [sp, #96]
  40aa5c:	cmp	x0, #0x0
  40aa60:	b.eq	40ab70 <ferror@plt+0x81c0>  // b.none
  40aa64:	mov	x0, #0x28                  	// #40
  40aa68:	bl	402490 <malloc@plt>
  40aa6c:	str	x0, [sp, #40]
  40aa70:	ldr	x0, [sp, #40]
  40aa74:	cmp	x0, #0x0
  40aa78:	b.eq	40ab48 <ferror@plt+0x8198>  // b.none
  40aa7c:	ldr	x0, [sp, #40]
  40aa80:	ldr	x1, [sp, #96]
  40aa84:	str	x1, [x0, #8]
  40aa88:	ldr	x0, [sp, #40]
  40aa8c:	ldr	x1, [sp, #48]
  40aa90:	str	x1, [x0]
  40aa94:	ldr	x0, [sp, #40]
  40aa98:	ldrb	w1, [x0, #32]
  40aa9c:	and	w1, w1, #0xfffffffe
  40aaa0:	strb	w1, [x0, #32]
  40aaa4:	ldr	x1, [sp, #40]
  40aaa8:	ldr	x0, [sp, #24]
  40aaac:	bl	40a4fc <ferror@plt+0x7b4c>
  40aab0:	ldr	x0, [sp, #24]
  40aab4:	ldr	x0, [x0, #1024]
  40aab8:	ldr	x3, [x0, #40]
  40aabc:	ldr	x0, [sp, #88]
  40aac0:	mov	w1, w0
  40aac4:	ldr	x0, [sp, #24]
  40aac8:	ldr	x0, [x0, #1032]
  40aacc:	mov	x2, x0
  40aad0:	ldr	x0, [sp, #104]
  40aad4:	blr	x3
  40aad8:	mov	x1, x0
  40aadc:	ldr	x0, [sp, #104]
  40aae0:	cmp	x0, x1
  40aae4:	b.eq	40a994 <ferror@plt+0x7fe4>  // b.none
  40aae8:	ldr	x0, [sp, #104]
  40aaec:	bl	402700 <free@plt>
  40aaf0:	ldr	x0, [sp, #24]
  40aaf4:	ldr	x0, [x0, #1032]
  40aaf8:	bl	4029b0 <ferror@plt>
  40aafc:	cmp	w0, #0x0
  40ab00:	b.ne	40abc0 <ferror@plt+0x8210>  // b.any
  40ab04:	ldr	x0, [sp, #24]
  40ab08:	ldr	x0, [x0, #1024]
  40ab0c:	ldr	x0, [x0, #56]
  40ab10:	cmp	x0, #0x0
  40ab14:	b.eq	40ab30 <ferror@plt+0x8180>  // b.none
  40ab18:	ldr	x0, [sp, #24]
  40ab1c:	ldr	x0, [x0, #1024]
  40ab20:	ldr	x0, [x0, #56]
  40ab24:	blr	x0
  40ab28:	cmp	w0, #0x0
  40ab2c:	b.eq	40abc8 <ferror@plt+0x8218>  // b.none
  40ab30:	ldr	x0, [sp, #24]
  40ab34:	ldrb	w1, [x0, #1080]
  40ab38:	orr	w1, w1, #0x2
  40ab3c:	strb	w1, [x0, #1080]
  40ab40:	mov	w0, #0x1                   	// #1
  40ab44:	b	40ac08 <ferror@plt+0x8258>
  40ab48:	nop
  40ab4c:	ldr	x0, [sp, #96]
  40ab50:	cmp	x0, #0x0
  40ab54:	b.eq	40ab78 <ferror@plt+0x81c8>  // b.none
  40ab58:	ldr	x0, [sp, #24]
  40ab5c:	ldr	x0, [x0, #1024]
  40ab60:	ldr	x1, [x0, #8]
  40ab64:	ldr	x0, [sp, #96]
  40ab68:	blr	x1
  40ab6c:	b	40ab7c <ferror@plt+0x81cc>
  40ab70:	nop
  40ab74:	b	40ab7c <ferror@plt+0x81cc>
  40ab78:	nop
  40ab7c:	ldr	x0, [sp, #48]
  40ab80:	bl	402700 <free@plt>
  40ab84:	b	40ab9c <ferror@plt+0x81ec>
  40ab88:	nop
  40ab8c:	b	40ab9c <ferror@plt+0x81ec>
  40ab90:	nop
  40ab94:	b	40ab9c <ferror@plt+0x81ec>
  40ab98:	nop
  40ab9c:	ldr	x0, [sp, #104]
  40aba0:	bl	402700 <free@plt>
  40aba4:	b	40abac <ferror@plt+0x81fc>
  40aba8:	nop
  40abac:	bl	4028f0 <__errno_location@plt>
  40abb0:	mov	x1, x0
  40abb4:	mov	w0, #0xc                   	// #12
  40abb8:	str	w0, [x1]
  40abbc:	b	40abcc <ferror@plt+0x821c>
  40abc0:	nop
  40abc4:	b	40abcc <ferror@plt+0x821c>
  40abc8:	nop
  40abcc:	bl	4028f0 <__errno_location@plt>
  40abd0:	ldr	w0, [x0]
  40abd4:	str	w0, [sp, #84]
  40abd8:	ldr	x0, [sp, #24]
  40abdc:	bl	409fa8 <ferror@plt+0x75f8>
  40abe0:	ldr	x0, [sp, #24]
  40abe4:	ldr	x0, [x0, #1032]
  40abe8:	bl	402440 <fclose@plt>
  40abec:	ldr	x0, [sp, #24]
  40abf0:	str	xzr, [x0, #1032]
  40abf4:	bl	4028f0 <__errno_location@plt>
  40abf8:	mov	x1, x0
  40abfc:	ldr	w0, [sp, #84]
  40ac00:	str	w0, [x1]
  40ac04:	mov	w0, #0x0                   	// #0
  40ac08:	ldp	x29, x30, [sp], #112
  40ac0c:	ret
  40ac10:	stp	x29, x30, [sp, #-80]!
  40ac14:	mov	x29, sp
  40ac18:	str	x0, [sp, #24]
  40ac1c:	str	x1, [sp, #16]
  40ac20:	str	xzr, [sp, #64]
  40ac24:	str	xzr, [sp, #48]
  40ac28:	ldr	x0, [sp, #24]
  40ac2c:	ldr	x0, [x0, #1056]
  40ac30:	str	x0, [sp, #72]
  40ac34:	b	40ac50 <ferror@plt+0x82a0>
  40ac38:	ldr	x0, [sp, #64]
  40ac3c:	add	x0, x0, #0x1
  40ac40:	str	x0, [sp, #64]
  40ac44:	ldr	x0, [sp, #72]
  40ac48:	ldr	x0, [x0, #24]
  40ac4c:	str	x0, [sp, #72]
  40ac50:	ldr	x0, [sp, #72]
  40ac54:	cmp	x0, #0x0
  40ac58:	b.eq	40ac94 <ferror@plt+0x82e4>  // b.none
  40ac5c:	ldr	x0, [sp, #72]
  40ac60:	ldr	x0, [x0]
  40ac64:	cmp	x0, #0x0
  40ac68:	b.eq	40ac38 <ferror@plt+0x8288>  // b.none
  40ac6c:	ldr	x0, [sp, #72]
  40ac70:	ldr	x0, [x0]
  40ac74:	ldrb	w0, [x0]
  40ac78:	cmp	w0, #0x2b
  40ac7c:	b.eq	40ac94 <ferror@plt+0x82e4>  // b.none
  40ac80:	ldr	x0, [sp, #72]
  40ac84:	ldr	x0, [x0]
  40ac88:	ldrb	w0, [x0]
  40ac8c:	cmp	w0, #0x2d
  40ac90:	b.ne	40ac38 <ferror@plt+0x8288>  // b.any
  40ac94:	ldr	x0, [sp, #72]
  40ac98:	cmp	x0, #0x0
  40ac9c:	b.eq	40aca8 <ferror@plt+0x82f8>  // b.none
  40aca0:	ldr	x0, [sp, #72]
  40aca4:	str	x0, [sp, #48]
  40aca8:	ldr	x0, [sp, #64]
  40acac:	cmp	x0, #0x1
  40acb0:	b.hi	40acbc <ferror@plt+0x830c>  // b.pmore
  40acb4:	mov	w0, #0x0                   	// #0
  40acb8:	b	40ae9c <ferror@plt+0x84ec>
  40acbc:	ldr	x0, [sp, #64]
  40acc0:	lsl	x0, x0, #3
  40acc4:	bl	402490 <malloc@plt>
  40acc8:	str	x0, [sp, #40]
  40accc:	ldr	x0, [sp, #40]
  40acd0:	cmp	x0, #0x0
  40acd4:	b.ne	40ace0 <ferror@plt+0x8330>  // b.any
  40acd8:	mov	w0, #0xffffffff            	// #-1
  40acdc:	b	40ae9c <ferror@plt+0x84ec>
  40ace0:	str	xzr, [sp, #64]
  40ace4:	ldr	x0, [sp, #24]
  40ace8:	ldr	x0, [x0, #1056]
  40acec:	str	x0, [sp, #72]
  40acf0:	b	40ad24 <ferror@plt+0x8374>
  40acf4:	ldr	x0, [sp, #64]
  40acf8:	lsl	x0, x0, #3
  40acfc:	ldr	x1, [sp, #40]
  40ad00:	add	x0, x1, x0
  40ad04:	ldr	x1, [sp, #72]
  40ad08:	str	x1, [x0]
  40ad0c:	ldr	x0, [sp, #64]
  40ad10:	add	x0, x0, #0x1
  40ad14:	str	x0, [sp, #64]
  40ad18:	ldr	x0, [sp, #72]
  40ad1c:	ldr	x0, [x0, #24]
  40ad20:	str	x0, [sp, #72]
  40ad24:	ldr	x1, [sp, #48]
  40ad28:	ldr	x0, [sp, #72]
  40ad2c:	cmp	x1, x0
  40ad30:	b.ne	40acf4 <ferror@plt+0x8344>  // b.any
  40ad34:	ldr	x3, [sp, #16]
  40ad38:	mov	x2, #0x8                   	// #8
  40ad3c:	ldr	x1, [sp, #64]
  40ad40:	ldr	x0, [sp, #40]
  40ad44:	bl	4023d0 <qsort@plt>
  40ad48:	ldr	x0, [sp, #40]
  40ad4c:	ldr	x1, [x0]
  40ad50:	ldr	x0, [sp, #24]
  40ad54:	str	x1, [x0, #1056]
  40ad58:	ldr	x0, [sp, #64]
  40ad5c:	sub	x0, x0, #0x1
  40ad60:	str	x0, [sp, #64]
  40ad64:	ldr	x0, [sp, #48]
  40ad68:	cmp	x0, #0x0
  40ad6c:	b.ne	40ad8c <ferror@plt+0x83dc>  // b.any
  40ad70:	ldr	x0, [sp, #64]
  40ad74:	lsl	x0, x0, #3
  40ad78:	ldr	x1, [sp, #40]
  40ad7c:	add	x0, x1, x0
  40ad80:	ldr	x1, [x0]
  40ad84:	ldr	x0, [sp, #24]
  40ad88:	str	x1, [x0, #1064]
  40ad8c:	ldr	x0, [sp, #24]
  40ad90:	ldr	x0, [x0, #1056]
  40ad94:	str	xzr, [x0, #16]
  40ad98:	ldr	x0, [sp, #24]
  40ad9c:	ldr	x0, [x0, #1056]
  40ada0:	ldr	x1, [sp, #40]
  40ada4:	ldr	x1, [x1, #8]
  40ada8:	str	x1, [x0, #24]
  40adac:	ldr	x0, [sp, #64]
  40adb0:	lsl	x0, x0, #3
  40adb4:	sub	x0, x0, #0x8
  40adb8:	ldr	x1, [sp, #40]
  40adbc:	add	x1, x1, x0
  40adc0:	ldr	x0, [sp, #64]
  40adc4:	lsl	x0, x0, #3
  40adc8:	ldr	x2, [sp, #40]
  40adcc:	add	x0, x2, x0
  40add0:	ldr	x0, [x0]
  40add4:	ldr	x1, [x1]
  40add8:	str	x1, [x0, #16]
  40addc:	ldr	x0, [sp, #64]
  40ade0:	lsl	x0, x0, #3
  40ade4:	ldr	x1, [sp, #40]
  40ade8:	add	x0, x1, x0
  40adec:	ldr	x0, [x0]
  40adf0:	ldr	x1, [sp, #48]
  40adf4:	str	x1, [x0, #24]
  40adf8:	mov	x0, #0x1                   	// #1
  40adfc:	str	x0, [sp, #56]
  40ae00:	b	40ae70 <ferror@plt+0x84c0>
  40ae04:	ldr	x0, [sp, #56]
  40ae08:	lsl	x0, x0, #3
  40ae0c:	sub	x0, x0, #0x8
  40ae10:	ldr	x1, [sp, #40]
  40ae14:	add	x1, x1, x0
  40ae18:	ldr	x0, [sp, #56]
  40ae1c:	lsl	x0, x0, #3
  40ae20:	ldr	x2, [sp, #40]
  40ae24:	add	x0, x2, x0
  40ae28:	ldr	x0, [x0]
  40ae2c:	ldr	x1, [x1]
  40ae30:	str	x1, [x0, #16]
  40ae34:	ldr	x0, [sp, #56]
  40ae38:	add	x0, x0, #0x1
  40ae3c:	lsl	x0, x0, #3
  40ae40:	ldr	x1, [sp, #40]
  40ae44:	add	x1, x1, x0
  40ae48:	ldr	x0, [sp, #56]
  40ae4c:	lsl	x0, x0, #3
  40ae50:	ldr	x2, [sp, #40]
  40ae54:	add	x0, x2, x0
  40ae58:	ldr	x0, [x0]
  40ae5c:	ldr	x1, [x1]
  40ae60:	str	x1, [x0, #24]
  40ae64:	ldr	x0, [sp, #56]
  40ae68:	add	x0, x0, #0x1
  40ae6c:	str	x0, [sp, #56]
  40ae70:	ldr	x1, [sp, #56]
  40ae74:	ldr	x0, [sp, #64]
  40ae78:	cmp	x1, x0
  40ae7c:	b.cc	40ae04 <ferror@plt+0x8454>  // b.lo, b.ul, b.last
  40ae80:	ldr	x0, [sp, #40]
  40ae84:	bl	402700 <free@plt>
  40ae88:	ldr	x0, [sp, #24]
  40ae8c:	ldrb	w1, [x0, #1080]
  40ae90:	orr	w1, w1, #0x1
  40ae94:	strb	w1, [x0, #1080]
  40ae98:	mov	w0, #0x0                   	// #0
  40ae9c:	ldp	x29, x30, [sp], #80
  40aea0:	ret
  40aea4:	stp	x29, x30, [sp, #-64]!
  40aea8:	mov	x29, sp
  40aeac:	str	x0, [sp, #24]
  40aeb0:	str	x1, [sp, #16]
  40aeb4:	str	xzr, [sp, #56]
  40aeb8:	ldr	x0, [sp, #24]
  40aebc:	cmp	x0, #0x0
  40aec0:	b.eq	40aed4 <ferror@plt+0x8524>  // b.none
  40aec4:	ldr	x0, [sp, #24]
  40aec8:	ldr	x0, [x0, #1056]
  40aecc:	cmp	x0, #0x0
  40aed0:	b.ne	40aedc <ferror@plt+0x852c>  // b.any
  40aed4:	mov	w0, #0x0                   	// #0
  40aed8:	b	40b068 <ferror@plt+0x86b8>
  40aedc:	ldr	x0, [sp, #16]
  40aee0:	ldr	x0, [x0, #1056]
  40aee4:	str	x0, [sp, #48]
  40aee8:	b	40afd4 <ferror@plt+0x8624>
  40aeec:	ldr	x0, [sp, #48]
  40aef0:	ldr	x0, [x0, #8]
  40aef4:	cmp	x0, #0x0
  40aef8:	b.eq	40afbc <ferror@plt+0x860c>  // b.none
  40aefc:	ldr	x0, [sp, #16]
  40af00:	ldr	x0, [x0, #1024]
  40af04:	ldr	x1, [x0, #16]
  40af08:	ldr	x0, [sp, #48]
  40af0c:	ldr	x0, [x0, #8]
  40af10:	blr	x1
  40af14:	str	x0, [sp, #32]
  40af18:	ldr	x0, [sp, #24]
  40af1c:	ldr	x0, [x0, #1056]
  40af20:	str	x0, [sp, #40]
  40af24:	b	40af78 <ferror@plt+0x85c8>
  40af28:	ldr	x0, [sp, #40]
  40af2c:	ldr	x0, [x0, #8]
  40af30:	cmp	x0, #0x0
  40af34:	b.eq	40af68 <ferror@plt+0x85b8>  // b.none
  40af38:	ldr	x0, [sp, #24]
  40af3c:	ldr	x0, [x0, #1024]
  40af40:	ldr	x1, [x0, #16]
  40af44:	ldr	x0, [sp, #40]
  40af48:	ldr	x0, [x0, #8]
  40af4c:	blr	x1
  40af50:	mov	x1, x0
  40af54:	ldr	x0, [sp, #32]
  40af58:	bl	4026b0 <strcmp@plt>
  40af5c:	cmp	w0, #0x0
  40af60:	b.eq	40af88 <ferror@plt+0x85d8>  // b.none
  40af64:	b	40af6c <ferror@plt+0x85bc>
  40af68:	nop
  40af6c:	ldr	x0, [sp, #40]
  40af70:	ldr	x0, [x0, #24]
  40af74:	str	x0, [sp, #40]
  40af78:	ldr	x0, [sp, #40]
  40af7c:	cmp	x0, #0x0
  40af80:	b.ne	40af28 <ferror@plt+0x8578>  // b.any
  40af84:	b	40af8c <ferror@plt+0x85dc>
  40af88:	nop
  40af8c:	ldr	x0, [sp, #40]
  40af90:	cmp	x0, #0x0
  40af94:	b.eq	40afc4 <ferror@plt+0x8614>  // b.none
  40af98:	ldr	x1, [sp, #40]
  40af9c:	ldr	x0, [sp, #24]
  40afa0:	bl	40b940 <ferror@plt+0x8f90>
  40afa4:	ldr	x0, [sp, #40]
  40afa8:	ldr	x1, [sp, #56]
  40afac:	str	x1, [x0, #24]
  40afb0:	ldr	x0, [sp, #40]
  40afb4:	str	x0, [sp, #56]
  40afb8:	b	40afc8 <ferror@plt+0x8618>
  40afbc:	nop
  40afc0:	b	40afc8 <ferror@plt+0x8618>
  40afc4:	nop
  40afc8:	ldr	x0, [sp, #48]
  40afcc:	ldr	x0, [x0, #24]
  40afd0:	str	x0, [sp, #48]
  40afd4:	ldr	x0, [sp, #48]
  40afd8:	cmp	x0, #0x0
  40afdc:	b.ne	40aeec <ferror@plt+0x853c>  // b.any
  40afe0:	ldr	x0, [sp, #56]
  40afe4:	str	x0, [sp, #40]
  40afe8:	b	40b03c <ferror@plt+0x868c>
  40afec:	ldr	x0, [sp, #56]
  40aff0:	ldr	x0, [x0, #24]
  40aff4:	str	x0, [sp, #56]
  40aff8:	ldr	x0, [sp, #24]
  40affc:	ldr	x0, [x0, #1056]
  40b000:	cmp	x0, #0x0
  40b004:	b.eq	40b018 <ferror@plt+0x8668>  // b.none
  40b008:	ldr	x0, [sp, #24]
  40b00c:	ldr	x0, [x0, #1056]
  40b010:	ldr	x1, [sp, #40]
  40b014:	str	x1, [x0, #16]
  40b018:	ldr	x0, [sp, #24]
  40b01c:	ldr	x1, [x0, #1056]
  40b020:	ldr	x0, [sp, #40]
  40b024:	str	x1, [x0, #24]
  40b028:	ldr	x0, [sp, #24]
  40b02c:	ldr	x1, [sp, #40]
  40b030:	str	x1, [x0, #1056]
  40b034:	ldr	x0, [sp, #56]
  40b038:	str	x0, [sp, #40]
  40b03c:	ldr	x0, [sp, #40]
  40b040:	cmp	x0, #0x0
  40b044:	b.ne	40afec <ferror@plt+0x863c>  // b.any
  40b048:	ldr	x0, [sp, #24]
  40b04c:	ldr	x0, [x0, #1056]
  40b050:	str	xzr, [x0, #16]
  40b054:	ldr	x0, [sp, #24]
  40b058:	ldrb	w1, [x0, #1080]
  40b05c:	orr	w1, w1, #0x1
  40b060:	strb	w1, [x0, #1080]
  40b064:	mov	w0, #0x0                   	// #0
  40b068:	ldp	x29, x30, [sp], #64
  40b06c:	ret
  40b070:	stp	x29, x30, [sp, #-48]!
  40b074:	mov	x29, sp
  40b078:	str	x0, [sp, #24]
  40b07c:	ldr	x0, [sp, #24]
  40b080:	ldr	x0, [x0, #1056]
  40b084:	str	x0, [sp, #40]
  40b088:	b	40b184 <ferror@plt+0x87d4>
  40b08c:	ldr	x0, [sp, #40]
  40b090:	ldrb	w0, [x0, #32]
  40b094:	and	w0, w0, #0x1
  40b098:	and	w0, w0, #0xff
  40b09c:	cmp	w0, #0x0
  40b0a0:	b.eq	40b10c <ferror@plt+0x875c>  // b.none
  40b0a4:	ldr	x0, [sp, #40]
  40b0a8:	ldr	x0, [x0, #8]
  40b0ac:	str	x0, [sp, #32]
  40b0b0:	ldr	x0, [sp, #32]
  40b0b4:	cmp	x0, #0x0
  40b0b8:	b.ne	40b0dc <ferror@plt+0x872c>  // b.any
  40b0bc:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40b0c0:	add	x3, x0, #0x140
  40b0c4:	mov	w2, #0x390                 	// #912
  40b0c8:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40b0cc:	add	x1, x0, #0xc8
  40b0d0:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40b0d4:	add	x0, x0, #0xd8
  40b0d8:	bl	4028e0 <__assert_fail@plt>
  40b0dc:	ldr	x0, [sp, #24]
  40b0e0:	ldr	x0, [x0, #1024]
  40b0e4:	ldr	x2, [x0, #32]
  40b0e8:	ldr	x0, [sp, #24]
  40b0ec:	ldr	x0, [x0, #1032]
  40b0f0:	mov	x1, x0
  40b0f4:	ldr	x0, [sp, #32]
  40b0f8:	blr	x2
  40b0fc:	cmp	w0, #0x0
  40b100:	b.eq	40b178 <ferror@plt+0x87c8>  // b.none
  40b104:	mov	w0, #0xffffffff            	// #-1
  40b108:	b	40b194 <ferror@plt+0x87e4>
  40b10c:	ldr	x0, [sp, #40]
  40b110:	ldr	x0, [x0]
  40b114:	cmp	x0, #0x0
  40b118:	b.eq	40b178 <ferror@plt+0x87c8>  // b.none
  40b11c:	ldr	x0, [sp, #24]
  40b120:	ldr	x0, [x0, #1024]
  40b124:	ldr	x2, [x0, #48]
  40b128:	ldr	x0, [sp, #40]
  40b12c:	ldr	x3, [x0]
  40b130:	ldr	x0, [sp, #24]
  40b134:	ldr	x0, [x0, #1032]
  40b138:	mov	x1, x0
  40b13c:	mov	x0, x3
  40b140:	blr	x2
  40b144:	cmn	w0, #0x1
  40b148:	b.ne	40b154 <ferror@plt+0x87a4>  // b.any
  40b14c:	mov	w0, #0xffffffff            	// #-1
  40b150:	b	40b194 <ferror@plt+0x87e4>
  40b154:	ldr	x0, [sp, #24]
  40b158:	ldr	x0, [x0, #1032]
  40b15c:	mov	x1, x0
  40b160:	mov	w0, #0xa                   	// #10
  40b164:	bl	402380 <putc@plt>
  40b168:	cmn	w0, #0x1
  40b16c:	b.ne	40b178 <ferror@plt+0x87c8>  // b.any
  40b170:	mov	w0, #0xffffffff            	// #-1
  40b174:	b	40b194 <ferror@plt+0x87e4>
  40b178:	ldr	x0, [sp, #40]
  40b17c:	ldr	x0, [x0, #24]
  40b180:	str	x0, [sp, #40]
  40b184:	ldr	x0, [sp, #40]
  40b188:	cmp	x0, #0x0
  40b18c:	b.ne	40b08c <ferror@plt+0x86dc>  // b.any
  40b190:	mov	w0, #0x0                   	// #0
  40b194:	ldp	x29, x30, [sp], #48
  40b198:	ret
  40b19c:	sub	sp, sp, #0x4b0
  40b1a0:	stp	x29, x30, [sp]
  40b1a4:	mov	x29, sp
  40b1a8:	str	x0, [sp, #24]
  40b1ac:	str	wzr, [sp, #1196]
  40b1b0:	ldr	x0, [sp, #24]
  40b1b4:	ldrb	w0, [x0, #1080]
  40b1b8:	ubfx	x0, x0, #1, #1
  40b1bc:	and	w0, w0, #0xff
  40b1c0:	eor	w0, w0, #0x1
  40b1c4:	and	w0, w0, #0xff
  40b1c8:	cmp	w0, #0x0
  40b1cc:	b.eq	40b1e8 <ferror@plt+0x8838>  // b.none
  40b1d0:	bl	4028f0 <__errno_location@plt>
  40b1d4:	mov	x1, x0
  40b1d8:	mov	w0, #0x16                  	// #22
  40b1dc:	str	w0, [x1]
  40b1e0:	mov	w0, #0x0                   	// #0
  40b1e4:	b	40b4e4 <ferror@plt+0x8b34>
  40b1e8:	ldr	x0, [sp, #24]
  40b1ec:	ldrb	w1, [x0, #1080]
  40b1f0:	and	w1, w1, #0xfffffffd
  40b1f4:	strb	w1, [x0, #1080]
  40b1f8:	ldr	x0, [sp, #24]
  40b1fc:	ldrb	w0, [x0, #1080]
  40b200:	ubfx	x0, x0, #0, #1
  40b204:	and	w0, w0, #0xff
  40b208:	eor	w0, w0, #0x1
  40b20c:	and	w0, w0, #0xff
  40b210:	cmp	w0, #0x0
  40b214:	b.ne	40b230 <ferror@plt+0x8880>  // b.any
  40b218:	ldr	x0, [sp, #24]
  40b21c:	ldrb	w0, [x0, #1080]
  40b220:	and	w0, w0, #0x8
  40b224:	and	w0, w0, #0xff
  40b228:	cmp	w0, #0x0
  40b22c:	b.eq	40b258 <ferror@plt+0x88a8>  // b.none
  40b230:	ldr	x0, [sp, #24]
  40b234:	ldr	x0, [x0, #1032]
  40b238:	cmp	x0, #0x0
  40b23c:	b.eq	40b4c8 <ferror@plt+0x8b18>  // b.none
  40b240:	ldr	x0, [sp, #24]
  40b244:	ldr	x0, [x0, #1032]
  40b248:	bl	402440 <fclose@plt>
  40b24c:	ldr	x0, [sp, #24]
  40b250:	str	xzr, [x0, #1032]
  40b254:	b	40b4c8 <ferror@plt+0x8b18>
  40b258:	ldr	x0, [sp, #24]
  40b25c:	ldr	x0, [x0, #1024]
  40b260:	ldr	x0, [x0, #64]
  40b264:	cmp	x0, #0x0
  40b268:	b.eq	40b284 <ferror@plt+0x88d4>  // b.none
  40b26c:	ldr	x0, [sp, #24]
  40b270:	ldr	x0, [x0, #1024]
  40b274:	ldr	x0, [x0, #64]
  40b278:	blr	x0
  40b27c:	cmp	w0, #0x0
  40b280:	b.eq	40b4a4 <ferror@plt+0x8af4>  // b.none
  40b284:	add	x0, sp, #0x28
  40b288:	mov	x2, #0x80                  	// #128
  40b28c:	mov	w1, #0x0                   	// #0
  40b290:	bl	4024f0 <memset@plt>
  40b294:	ldr	x0, [sp, #24]
  40b298:	ldr	x0, [x0, #1032]
  40b29c:	cmp	x0, #0x0
  40b2a0:	b.eq	40b360 <ferror@plt+0x89b0>  // b.none
  40b2a4:	ldr	x0, [sp, #24]
  40b2a8:	ldr	x0, [x0, #1032]
  40b2ac:	bl	402420 <fileno@plt>
  40b2b0:	mov	w2, w0
  40b2b4:	add	x0, sp, #0x28
  40b2b8:	mov	x1, x0
  40b2bc:	mov	w0, w2
  40b2c0:	bl	40c208 <ferror@plt+0x9858>
  40b2c4:	cmp	w0, #0x0
  40b2c8:	b.eq	40b2e4 <ferror@plt+0x8934>  // b.none
  40b2cc:	ldr	x0, [sp, #24]
  40b2d0:	ldr	x0, [x0, #1032]
  40b2d4:	bl	402440 <fclose@plt>
  40b2d8:	ldr	x0, [sp, #24]
  40b2dc:	str	xzr, [x0, #1032]
  40b2e0:	b	40b4b8 <ferror@plt+0x8b08>
  40b2e4:	ldr	x0, [sp, #24]
  40b2e8:	add	x4, sp, #0xa8
  40b2ec:	mov	x3, x0
  40b2f0:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40b2f4:	add	x2, x0, #0xe8
  40b2f8:	mov	x1, #0x400                 	// #1024
  40b2fc:	mov	x0, x4
  40b300:	bl	402410 <snprintf@plt>
  40b304:	ldr	x0, [sp, #24]
  40b308:	ldr	x1, [x0, #1032]
  40b30c:	add	x0, sp, #0xa8
  40b310:	bl	409e54 <ferror@plt+0x74a4>
  40b314:	cmp	w0, #0x0
  40b318:	b.eq	40b328 <ferror@plt+0x8978>  // b.none
  40b31c:	ldr	w0, [sp, #1196]
  40b320:	add	w0, w0, #0x1
  40b324:	str	w0, [sp, #1196]
  40b328:	ldr	x0, [sp, #24]
  40b32c:	ldr	x0, [x0, #1032]
  40b330:	bl	402440 <fclose@plt>
  40b334:	cmp	w0, #0x0
  40b338:	b.eq	40b348 <ferror@plt+0x8998>  // b.none
  40b33c:	ldr	w0, [sp, #1196]
  40b340:	add	w0, w0, #0x1
  40b344:	str	w0, [sp, #1196]
  40b348:	ldr	w0, [sp, #1196]
  40b34c:	cmp	w0, #0x0
  40b350:	b.eq	40b384 <ferror@plt+0x89d4>  // b.none
  40b354:	ldr	x0, [sp, #24]
  40b358:	str	xzr, [x0, #1032]
  40b35c:	b	40b4b8 <ferror@plt+0x8b08>
  40b360:	ldr	x0, [sp, #24]
  40b364:	ldr	w0, [x0, #1040]
  40b368:	str	w0, [sp, #56]
  40b36c:	ldr	x0, [sp, #24]
  40b370:	ldr	w0, [x0, #1044]
  40b374:	str	w0, [sp, #64]
  40b378:	ldr	x0, [sp, #24]
  40b37c:	ldr	w0, [x0, #1048]
  40b380:	str	w0, [sp, #68]
  40b384:	ldr	x0, [sp, #24]
  40b388:	add	x4, sp, #0xa8
  40b38c:	mov	x3, x0
  40b390:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40b394:	add	x2, x0, #0xf0
  40b398:	mov	x1, #0x400                 	// #1024
  40b39c:	mov	x0, x4
  40b3a0:	bl	402410 <snprintf@plt>
  40b3a4:	add	x0, sp, #0x28
  40b3a8:	add	x3, sp, #0xa8
  40b3ac:	mov	x2, x0
  40b3b0:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40b3b4:	add	x1, x0, #0x70
  40b3b8:	mov	x0, x3
  40b3bc:	bl	409d78 <ferror@plt+0x73c8>
  40b3c0:	mov	x1, x0
  40b3c4:	ldr	x0, [sp, #24]
  40b3c8:	str	x1, [x0, #1032]
  40b3cc:	ldr	x0, [sp, #24]
  40b3d0:	ldr	x0, [x0, #1032]
  40b3d4:	cmp	x0, #0x0
  40b3d8:	b.eq	40b4ac <ferror@plt+0x8afc>  // b.none
  40b3dc:	ldr	x0, [sp, #24]
  40b3e0:	bl	40b070 <ferror@plt+0x86c0>
  40b3e4:	cmp	w0, #0x0
  40b3e8:	b.eq	40b3f8 <ferror@plt+0x8a48>  // b.none
  40b3ec:	ldr	w0, [sp, #1196]
  40b3f0:	add	w0, w0, #0x1
  40b3f4:	str	w0, [sp, #1196]
  40b3f8:	ldr	x0, [sp, #24]
  40b3fc:	ldr	x0, [x0, #1032]
  40b400:	bl	4027c0 <fflush@plt>
  40b404:	cmp	w0, #0x0
  40b408:	b.eq	40b418 <ferror@plt+0x8a68>  // b.none
  40b40c:	ldr	w0, [sp, #1196]
  40b410:	add	w0, w0, #0x1
  40b414:	str	w0, [sp, #1196]
  40b418:	ldr	x0, [sp, #24]
  40b41c:	ldr	x0, [x0, #1032]
  40b420:	bl	402420 <fileno@plt>
  40b424:	bl	402450 <fsync@plt>
  40b428:	cmp	w0, #0x0
  40b42c:	b.eq	40b43c <ferror@plt+0x8a8c>  // b.none
  40b430:	ldr	w0, [sp, #1196]
  40b434:	add	w0, w0, #0x1
  40b438:	str	w0, [sp, #1196]
  40b43c:	ldr	x0, [sp, #24]
  40b440:	ldr	x0, [x0, #1032]
  40b444:	bl	402440 <fclose@plt>
  40b448:	cmp	w0, #0x0
  40b44c:	b.eq	40b45c <ferror@plt+0x8aac>  // b.none
  40b450:	ldr	w0, [sp, #1196]
  40b454:	add	w0, w0, #0x1
  40b458:	str	w0, [sp, #1196]
  40b45c:	ldr	x0, [sp, #24]
  40b460:	str	xzr, [x0, #1032]
  40b464:	ldr	w0, [sp, #1196]
  40b468:	cmp	w0, #0x0
  40b46c:	b.eq	40b47c <ferror@plt+0x8acc>  // b.none
  40b470:	add	x0, sp, #0xa8
  40b474:	bl	402940 <unlink@plt>
  40b478:	b	40b4b8 <ferror@plt+0x8b08>
  40b47c:	ldr	x1, [sp, #24]
  40b480:	add	x0, sp, #0xa8
  40b484:	bl	409768 <ferror@plt+0x6db8>
  40b488:	cmp	w0, #0x0
  40b48c:	b.ne	40b4b4 <ferror@plt+0x8b04>  // b.any
  40b490:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40b494:	add	x0, x0, #0xb84
  40b498:	mov	w1, #0x1                   	// #1
  40b49c:	strb	w1, [x0]
  40b4a0:	b	40b4cc <ferror@plt+0x8b1c>
  40b4a4:	nop
  40b4a8:	b	40b4b8 <ferror@plt+0x8b08>
  40b4ac:	nop
  40b4b0:	b	40b4b8 <ferror@plt+0x8b08>
  40b4b4:	nop
  40b4b8:	ldr	w0, [sp, #1196]
  40b4bc:	add	w0, w0, #0x1
  40b4c0:	str	w0, [sp, #1196]
  40b4c4:	b	40b4cc <ferror@plt+0x8b1c>
  40b4c8:	nop
  40b4cc:	ldr	x0, [sp, #24]
  40b4d0:	bl	409fa8 <ferror@plt+0x75f8>
  40b4d4:	ldr	w0, [sp, #1196]
  40b4d8:	cmp	w0, #0x0
  40b4dc:	cset	w0, eq  // eq = none
  40b4e0:	and	w0, w0, #0xff
  40b4e4:	ldp	x29, x30, [sp]
  40b4e8:	add	sp, sp, #0x4b0
  40b4ec:	ret
  40b4f0:	stp	x29, x30, [sp, #-64]!
  40b4f4:	mov	x29, sp
  40b4f8:	str	x0, [sp, #40]
  40b4fc:	str	x1, [sp, #32]
  40b500:	str	x2, [sp, #24]
  40b504:	ldr	x0, [sp, #32]
  40b508:	cmp	x0, #0x0
  40b50c:	b.ne	40b518 <ferror@plt+0x8b68>  // b.any
  40b510:	mov	x0, #0x0                   	// #0
  40b514:	b	40b584 <ferror@plt+0x8bd4>
  40b518:	ldr	x0, [sp, #32]
  40b51c:	str	x0, [sp, #56]
  40b520:	b	40b56c <ferror@plt+0x8bbc>
  40b524:	ldr	x0, [sp, #56]
  40b528:	ldr	x0, [x0, #8]
  40b52c:	str	x0, [sp, #48]
  40b530:	ldr	x0, [sp, #48]
  40b534:	cmp	x0, #0x0
  40b538:	b.eq	40b560 <ferror@plt+0x8bb0>  // b.none
  40b53c:	ldr	x0, [sp, #40]
  40b540:	ldr	x0, [x0, #1024]
  40b544:	ldr	x1, [x0, #16]
  40b548:	ldr	x0, [sp, #48]
  40b54c:	blr	x1
  40b550:	ldr	x1, [sp, #24]
  40b554:	bl	4026b0 <strcmp@plt>
  40b558:	cmp	w0, #0x0
  40b55c:	b.eq	40b57c <ferror@plt+0x8bcc>  // b.none
  40b560:	ldr	x0, [sp, #56]
  40b564:	ldr	x0, [x0, #24]
  40b568:	str	x0, [sp, #56]
  40b56c:	ldr	x0, [sp, #56]
  40b570:	cmp	x0, #0x0
  40b574:	b.ne	40b524 <ferror@plt+0x8b74>  // b.any
  40b578:	b	40b580 <ferror@plt+0x8bd0>
  40b57c:	nop
  40b580:	ldr	x0, [sp, #56]
  40b584:	ldp	x29, x30, [sp], #64
  40b588:	ret
  40b58c:	stp	x29, x30, [sp, #-32]!
  40b590:	mov	x29, sp
  40b594:	str	x0, [sp, #24]
  40b598:	str	x1, [sp, #16]
  40b59c:	ldr	x0, [sp, #24]
  40b5a0:	ldr	x0, [x0, #1056]
  40b5a4:	ldr	x2, [sp, #16]
  40b5a8:	mov	x1, x0
  40b5ac:	ldr	x0, [sp, #24]
  40b5b0:	bl	40b4f0 <ferror@plt+0x8b40>
  40b5b4:	ldp	x29, x30, [sp], #32
  40b5b8:	ret
  40b5bc:	stp	x29, x30, [sp, #-64]!
  40b5c0:	mov	x29, sp
  40b5c4:	stp	x19, x20, [sp, #16]
  40b5c8:	str	x0, [sp, #40]
  40b5cc:	str	x1, [sp, #32]
  40b5d0:	ldr	x0, [sp, #40]
  40b5d4:	ldrb	w0, [x0, #1080]
  40b5d8:	ubfx	x0, x0, #1, #1
  40b5dc:	and	w0, w0, #0xff
  40b5e0:	eor	w0, w0, #0x1
  40b5e4:	and	w0, w0, #0xff
  40b5e8:	cmp	w0, #0x0
  40b5ec:	b.ne	40b608 <ferror@plt+0x8c58>  // b.any
  40b5f0:	ldr	x0, [sp, #40]
  40b5f4:	ldrb	w0, [x0, #1080]
  40b5f8:	and	w0, w0, #0x8
  40b5fc:	and	w0, w0, #0xff
  40b600:	cmp	w0, #0x0
  40b604:	b.eq	40b620 <ferror@plt+0x8c70>  // b.none
  40b608:	bl	4028f0 <__errno_location@plt>
  40b60c:	mov	x1, x0
  40b610:	mov	w0, #0x16                  	// #22
  40b614:	str	w0, [x1]
  40b618:	mov	w0, #0x0                   	// #0
  40b61c:	b	40b808 <ferror@plt+0x8e58>
  40b620:	ldr	x0, [sp, #40]
  40b624:	ldr	x0, [x0, #1024]
  40b628:	ldr	x1, [x0]
  40b62c:	ldr	x0, [sp, #32]
  40b630:	blr	x1
  40b634:	str	x0, [sp, #56]
  40b638:	ldr	x0, [sp, #56]
  40b63c:	cmp	x0, #0x0
  40b640:	b.ne	40b65c <ferror@plt+0x8cac>  // b.any
  40b644:	bl	4028f0 <__errno_location@plt>
  40b648:	mov	x1, x0
  40b64c:	mov	w0, #0xc                   	// #12
  40b650:	str	w0, [x1]
  40b654:	mov	w0, #0x0                   	// #0
  40b658:	b	40b808 <ferror@plt+0x8e58>
  40b65c:	ldr	x0, [sp, #40]
  40b660:	ldr	x0, [x0, #1024]
  40b664:	ldr	x1, [x0, #16]
  40b668:	ldr	x0, [sp, #32]
  40b66c:	blr	x1
  40b670:	mov	x1, x0
  40b674:	ldr	x0, [sp, #40]
  40b678:	bl	40b58c <ferror@plt+0x8bdc>
  40b67c:	str	x0, [sp, #48]
  40b680:	ldr	x0, [sp, #48]
  40b684:	cmp	x0, #0x0
  40b688:	b.eq	40b780 <ferror@plt+0x8dd0>  // b.none
  40b68c:	ldr	x0, [sp, #48]
  40b690:	ldr	x19, [x0, #24]
  40b694:	ldr	x0, [sp, #40]
  40b698:	ldr	x0, [x0, #1024]
  40b69c:	ldr	x1, [x0, #16]
  40b6a0:	ldr	x0, [sp, #32]
  40b6a4:	blr	x1
  40b6a8:	mov	x2, x0
  40b6ac:	mov	x1, x19
  40b6b0:	ldr	x0, [sp, #40]
  40b6b4:	bl	40b4f0 <ferror@plt+0x8b40>
  40b6b8:	cmp	x0, #0x0
  40b6bc:	b.eq	40b728 <ferror@plt+0x8d78>  // b.none
  40b6c0:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40b6c4:	add	x0, x0, #0x420
  40b6c8:	ldr	x19, [x0]
  40b6cc:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40b6d0:	add	x0, x0, #0xf8
  40b6d4:	bl	402950 <gettext@plt>
  40b6d8:	mov	x20, x0
  40b6dc:	ldr	x0, [sp, #40]
  40b6e0:	ldr	x0, [x0, #1024]
  40b6e4:	ldr	x1, [x0, #16]
  40b6e8:	ldr	x0, [sp, #32]
  40b6ec:	blr	x1
  40b6f0:	mov	x1, x0
  40b6f4:	ldr	x0, [sp, #40]
  40b6f8:	mov	x3, x0
  40b6fc:	mov	x2, x1
  40b700:	mov	x1, x20
  40b704:	mov	x0, x19
  40b708:	bl	402980 <fprintf@plt>
  40b70c:	ldr	x0, [sp, #40]
  40b710:	ldr	x0, [x0, #1024]
  40b714:	ldr	x1, [x0, #8]
  40b718:	ldr	x0, [sp, #56]
  40b71c:	blr	x1
  40b720:	mov	w0, #0x0                   	// #0
  40b724:	b	40b808 <ferror@plt+0x8e58>
  40b728:	ldr	x0, [sp, #40]
  40b72c:	ldr	x0, [x0, #1024]
  40b730:	ldr	x1, [x0, #8]
  40b734:	ldr	x0, [sp, #48]
  40b738:	ldr	x0, [x0, #8]
  40b73c:	blr	x1
  40b740:	ldr	x0, [sp, #48]
  40b744:	ldr	x1, [sp, #56]
  40b748:	str	x1, [x0, #8]
  40b74c:	ldr	x0, [sp, #48]
  40b750:	ldrb	w1, [x0, #32]
  40b754:	orr	w1, w1, #0x1
  40b758:	strb	w1, [x0, #32]
  40b75c:	ldr	x0, [sp, #40]
  40b760:	ldr	x1, [sp, #48]
  40b764:	str	x1, [x0, #1072]
  40b768:	ldr	x0, [sp, #40]
  40b76c:	ldrb	w1, [x0, #1080]
  40b770:	orr	w1, w1, #0x1
  40b774:	strb	w1, [x0, #1080]
  40b778:	mov	w0, #0x1                   	// #1
  40b77c:	b	40b808 <ferror@plt+0x8e58>
  40b780:	mov	x0, #0x28                  	// #40
  40b784:	bl	402490 <malloc@plt>
  40b788:	str	x0, [sp, #48]
  40b78c:	ldr	x0, [sp, #48]
  40b790:	cmp	x0, #0x0
  40b794:	b.ne	40b7c4 <ferror@plt+0x8e14>  // b.any
  40b798:	ldr	x0, [sp, #40]
  40b79c:	ldr	x0, [x0, #1024]
  40b7a0:	ldr	x1, [x0, #8]
  40b7a4:	ldr	x0, [sp, #56]
  40b7a8:	blr	x1
  40b7ac:	bl	4028f0 <__errno_location@plt>
  40b7b0:	mov	x1, x0
  40b7b4:	mov	w0, #0xc                   	// #12
  40b7b8:	str	w0, [x1]
  40b7bc:	mov	w0, #0x0                   	// #0
  40b7c0:	b	40b808 <ferror@plt+0x8e58>
  40b7c4:	ldr	x0, [sp, #48]
  40b7c8:	ldr	x1, [sp, #56]
  40b7cc:	str	x1, [x0, #8]
  40b7d0:	ldr	x0, [sp, #48]
  40b7d4:	str	xzr, [x0]
  40b7d8:	ldr	x0, [sp, #48]
  40b7dc:	ldrb	w1, [x0, #32]
  40b7e0:	orr	w1, w1, #0x1
  40b7e4:	strb	w1, [x0, #32]
  40b7e8:	ldr	x1, [sp, #48]
  40b7ec:	ldr	x0, [sp, #40]
  40b7f0:	bl	40a5b8 <ferror@plt+0x7c08>
  40b7f4:	ldr	x0, [sp, #40]
  40b7f8:	ldrb	w1, [x0, #1080]
  40b7fc:	orr	w1, w1, #0x1
  40b800:	strb	w1, [x0, #1080]
  40b804:	mov	w0, #0x1                   	// #1
  40b808:	ldp	x19, x20, [sp, #16]
  40b80c:	ldp	x29, x30, [sp], #64
  40b810:	ret
  40b814:	stp	x29, x30, [sp, #-48]!
  40b818:	mov	x29, sp
  40b81c:	str	x0, [sp, #24]
  40b820:	str	x1, [sp, #16]
  40b824:	ldr	x0, [sp, #24]
  40b828:	ldrb	w0, [x0, #1080]
  40b82c:	ubfx	x0, x0, #1, #1
  40b830:	and	w0, w0, #0xff
  40b834:	eor	w0, w0, #0x1
  40b838:	and	w0, w0, #0xff
  40b83c:	cmp	w0, #0x0
  40b840:	b.ne	40b85c <ferror@plt+0x8eac>  // b.any
  40b844:	ldr	x0, [sp, #24]
  40b848:	ldrb	w0, [x0, #1080]
  40b84c:	and	w0, w0, #0x8
  40b850:	and	w0, w0, #0xff
  40b854:	cmp	w0, #0x0
  40b858:	b.eq	40b874 <ferror@plt+0x8ec4>  // b.none
  40b85c:	bl	4028f0 <__errno_location@plt>
  40b860:	mov	x1, x0
  40b864:	mov	w0, #0x16                  	// #22
  40b868:	str	w0, [x1]
  40b86c:	mov	w0, #0x0                   	// #0
  40b870:	b	40b938 <ferror@plt+0x8f88>
  40b874:	ldr	x0, [sp, #24]
  40b878:	ldr	x0, [x0, #1024]
  40b87c:	ldr	x1, [x0]
  40b880:	ldr	x0, [sp, #16]
  40b884:	blr	x1
  40b888:	str	x0, [sp, #40]
  40b88c:	ldr	x0, [sp, #40]
  40b890:	cmp	x0, #0x0
  40b894:	b.ne	40b8b0 <ferror@plt+0x8f00>  // b.any
  40b898:	bl	4028f0 <__errno_location@plt>
  40b89c:	mov	x1, x0
  40b8a0:	mov	w0, #0xc                   	// #12
  40b8a4:	str	w0, [x1]
  40b8a8:	mov	w0, #0x0                   	// #0
  40b8ac:	b	40b938 <ferror@plt+0x8f88>
  40b8b0:	mov	x0, #0x28                  	// #40
  40b8b4:	bl	402490 <malloc@plt>
  40b8b8:	str	x0, [sp, #32]
  40b8bc:	ldr	x0, [sp, #32]
  40b8c0:	cmp	x0, #0x0
  40b8c4:	b.ne	40b8f4 <ferror@plt+0x8f44>  // b.any
  40b8c8:	ldr	x0, [sp, #24]
  40b8cc:	ldr	x0, [x0, #1024]
  40b8d0:	ldr	x1, [x0, #8]
  40b8d4:	ldr	x0, [sp, #40]
  40b8d8:	blr	x1
  40b8dc:	bl	4028f0 <__errno_location@plt>
  40b8e0:	mov	x1, x0
  40b8e4:	mov	w0, #0xc                   	// #12
  40b8e8:	str	w0, [x1]
  40b8ec:	mov	w0, #0x0                   	// #0
  40b8f0:	b	40b938 <ferror@plt+0x8f88>
  40b8f4:	ldr	x0, [sp, #32]
  40b8f8:	ldr	x1, [sp, #40]
  40b8fc:	str	x1, [x0, #8]
  40b900:	ldr	x0, [sp, #32]
  40b904:	str	xzr, [x0]
  40b908:	ldr	x0, [sp, #32]
  40b90c:	ldrb	w1, [x0, #32]
  40b910:	orr	w1, w1, #0x1
  40b914:	strb	w1, [x0, #32]
  40b918:	ldr	x1, [sp, #32]
  40b91c:	ldr	x0, [sp, #24]
  40b920:	bl	40a4fc <ferror@plt+0x7b4c>
  40b924:	ldr	x0, [sp, #24]
  40b928:	ldrb	w1, [x0, #1080]
  40b92c:	orr	w1, w1, #0x1
  40b930:	strb	w1, [x0, #1080]
  40b934:	mov	w0, #0x1                   	// #1
  40b938:	ldp	x29, x30, [sp], #48
  40b93c:	ret
  40b940:	sub	sp, sp, #0x10
  40b944:	str	x0, [sp, #8]
  40b948:	str	x1, [sp]
  40b94c:	ldr	x0, [sp, #8]
  40b950:	ldr	x0, [x0, #1072]
  40b954:	ldr	x1, [sp]
  40b958:	cmp	x1, x0
  40b95c:	b.ne	40b970 <ferror@plt+0x8fc0>  // b.any
  40b960:	ldr	x0, [sp]
  40b964:	ldr	x1, [x0, #24]
  40b968:	ldr	x0, [sp, #8]
  40b96c:	str	x1, [x0, #1072]
  40b970:	ldr	x0, [sp]
  40b974:	ldr	x0, [x0, #16]
  40b978:	cmp	x0, #0x0
  40b97c:	b.eq	40b998 <ferror@plt+0x8fe8>  // b.none
  40b980:	ldr	x0, [sp]
  40b984:	ldr	x0, [x0, #16]
  40b988:	ldr	x1, [sp]
  40b98c:	ldr	x1, [x1, #24]
  40b990:	str	x1, [x0, #24]
  40b994:	b	40b9a8 <ferror@plt+0x8ff8>
  40b998:	ldr	x0, [sp]
  40b99c:	ldr	x1, [x0, #24]
  40b9a0:	ldr	x0, [sp, #8]
  40b9a4:	str	x1, [x0, #1056]
  40b9a8:	ldr	x0, [sp]
  40b9ac:	ldr	x0, [x0, #24]
  40b9b0:	cmp	x0, #0x0
  40b9b4:	b.eq	40b9d0 <ferror@plt+0x9020>  // b.none
  40b9b8:	ldr	x0, [sp]
  40b9bc:	ldr	x0, [x0, #24]
  40b9c0:	ldr	x1, [sp]
  40b9c4:	ldr	x1, [x1, #16]
  40b9c8:	str	x1, [x0, #16]
  40b9cc:	b	40b9e0 <ferror@plt+0x9030>
  40b9d0:	ldr	x0, [sp]
  40b9d4:	ldr	x1, [x0, #16]
  40b9d8:	ldr	x0, [sp, #8]
  40b9dc:	str	x1, [x0, #1064]
  40b9e0:	ldr	x0, [sp, #8]
  40b9e4:	ldrb	w1, [x0, #1080]
  40b9e8:	orr	w1, w1, #0x1
  40b9ec:	strb	w1, [x0, #1080]
  40b9f0:	nop
  40b9f4:	add	sp, sp, #0x10
  40b9f8:	ret
  40b9fc:	stp	x29, x30, [sp, #-64]!
  40ba00:	mov	x29, sp
  40ba04:	str	x19, [sp, #16]
  40ba08:	str	x0, [sp, #40]
  40ba0c:	str	x1, [sp, #32]
  40ba10:	ldr	x0, [sp, #40]
  40ba14:	ldrb	w0, [x0, #1080]
  40ba18:	ubfx	x0, x0, #1, #1
  40ba1c:	and	w0, w0, #0xff
  40ba20:	eor	w0, w0, #0x1
  40ba24:	and	w0, w0, #0xff
  40ba28:	cmp	w0, #0x0
  40ba2c:	b.ne	40ba48 <ferror@plt+0x9098>  // b.any
  40ba30:	ldr	x0, [sp, #40]
  40ba34:	ldrb	w0, [x0, #1080]
  40ba38:	and	w0, w0, #0x8
  40ba3c:	and	w0, w0, #0xff
  40ba40:	cmp	w0, #0x0
  40ba44:	b.eq	40ba60 <ferror@plt+0x90b0>  // b.none
  40ba48:	bl	4028f0 <__errno_location@plt>
  40ba4c:	mov	x1, x0
  40ba50:	mov	w0, #0x16                  	// #22
  40ba54:	str	w0, [x1]
  40ba58:	mov	w0, #0x0                   	// #0
  40ba5c:	b	40bb40 <ferror@plt+0x9190>
  40ba60:	ldr	x1, [sp, #32]
  40ba64:	ldr	x0, [sp, #40]
  40ba68:	bl	40b58c <ferror@plt+0x8bdc>
  40ba6c:	str	x0, [sp, #56]
  40ba70:	ldr	x0, [sp, #56]
  40ba74:	cmp	x0, #0x0
  40ba78:	b.ne	40ba94 <ferror@plt+0x90e4>  // b.any
  40ba7c:	bl	4028f0 <__errno_location@plt>
  40ba80:	mov	x1, x0
  40ba84:	mov	w0, #0x2                   	// #2
  40ba88:	str	w0, [x1]
  40ba8c:	mov	w0, #0x0                   	// #0
  40ba90:	b	40bb40 <ferror@plt+0x9190>
  40ba94:	ldr	x0, [sp, #56]
  40ba98:	ldr	x0, [x0, #24]
  40ba9c:	ldr	x2, [sp, #32]
  40baa0:	mov	x1, x0
  40baa4:	ldr	x0, [sp, #40]
  40baa8:	bl	40b4f0 <ferror@plt+0x8b40>
  40baac:	cmp	x0, #0x0
  40bab0:	b.eq	40baec <ferror@plt+0x913c>  // b.none
  40bab4:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40bab8:	add	x0, x0, #0x420
  40babc:	ldr	x19, [x0]
  40bac0:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40bac4:	add	x0, x0, #0xf8
  40bac8:	bl	402950 <gettext@plt>
  40bacc:	mov	x1, x0
  40bad0:	ldr	x0, [sp, #40]
  40bad4:	mov	x3, x0
  40bad8:	ldr	x2, [sp, #32]
  40badc:	mov	x0, x19
  40bae0:	bl	402980 <fprintf@plt>
  40bae4:	mov	w0, #0x0                   	// #0
  40bae8:	b	40bb40 <ferror@plt+0x9190>
  40baec:	ldr	x1, [sp, #56]
  40baf0:	ldr	x0, [sp, #40]
  40baf4:	bl	40b940 <ferror@plt+0x8f90>
  40baf8:	ldr	x0, [sp, #56]
  40bafc:	ldr	x0, [x0]
  40bb00:	cmp	x0, #0x0
  40bb04:	b.eq	40bb14 <ferror@plt+0x9164>  // b.none
  40bb08:	ldr	x0, [sp, #56]
  40bb0c:	ldr	x0, [x0]
  40bb10:	bl	402700 <free@plt>
  40bb14:	ldr	x0, [sp, #56]
  40bb18:	ldr	x0, [x0, #8]
  40bb1c:	cmp	x0, #0x0
  40bb20:	b.eq	40bb3c <ferror@plt+0x918c>  // b.none
  40bb24:	ldr	x0, [sp, #40]
  40bb28:	ldr	x0, [x0, #1024]
  40bb2c:	ldr	x1, [x0, #8]
  40bb30:	ldr	x0, [sp, #56]
  40bb34:	ldr	x0, [x0, #8]
  40bb38:	blr	x1
  40bb3c:	mov	w0, #0x1                   	// #1
  40bb40:	ldr	x19, [sp, #16]
  40bb44:	ldp	x29, x30, [sp], #64
  40bb48:	ret
  40bb4c:	stp	x29, x30, [sp, #-48]!
  40bb50:	mov	x29, sp
  40bb54:	str	x0, [sp, #24]
  40bb58:	str	x1, [sp, #16]
  40bb5c:	ldr	x0, [sp, #24]
  40bb60:	ldrb	w0, [x0, #1080]
  40bb64:	ubfx	x0, x0, #1, #1
  40bb68:	and	w0, w0, #0xff
  40bb6c:	eor	w0, w0, #0x1
  40bb70:	and	w0, w0, #0xff
  40bb74:	cmp	w0, #0x0
  40bb78:	b.eq	40bb94 <ferror@plt+0x91e4>  // b.none
  40bb7c:	bl	4028f0 <__errno_location@plt>
  40bb80:	mov	x1, x0
  40bb84:	mov	w0, #0x16                  	// #22
  40bb88:	str	w0, [x1]
  40bb8c:	mov	x0, #0x0                   	// #0
  40bb90:	b	40bbdc <ferror@plt+0x922c>
  40bb94:	ldr	x1, [sp, #16]
  40bb98:	ldr	x0, [sp, #24]
  40bb9c:	bl	40b58c <ferror@plt+0x8bdc>
  40bba0:	str	x0, [sp, #40]
  40bba4:	ldr	x0, [sp, #40]
  40bba8:	cmp	x0, #0x0
  40bbac:	b.ne	40bbc8 <ferror@plt+0x9218>  // b.any
  40bbb0:	bl	4028f0 <__errno_location@plt>
  40bbb4:	mov	x1, x0
  40bbb8:	mov	w0, #0x2                   	// #2
  40bbbc:	str	w0, [x1]
  40bbc0:	mov	x0, #0x0                   	// #0
  40bbc4:	b	40bbdc <ferror@plt+0x922c>
  40bbc8:	ldr	x0, [sp, #24]
  40bbcc:	ldr	x1, [sp, #40]
  40bbd0:	str	x1, [x0, #1072]
  40bbd4:	ldr	x0, [sp, #40]
  40bbd8:	ldr	x0, [x0, #8]
  40bbdc:	ldp	x29, x30, [sp], #48
  40bbe0:	ret
  40bbe4:	stp	x29, x30, [sp, #-32]!
  40bbe8:	mov	x29, sp
  40bbec:	str	x0, [sp, #24]
  40bbf0:	ldr	x0, [sp, #24]
  40bbf4:	ldrb	w0, [x0, #1080]
  40bbf8:	ubfx	x0, x0, #1, #1
  40bbfc:	and	w0, w0, #0xff
  40bc00:	eor	w0, w0, #0x1
  40bc04:	and	w0, w0, #0xff
  40bc08:	cmp	w0, #0x0
  40bc0c:	b.eq	40bc28 <ferror@plt+0x9278>  // b.none
  40bc10:	bl	4028f0 <__errno_location@plt>
  40bc14:	mov	x1, x0
  40bc18:	mov	w0, #0x16                  	// #22
  40bc1c:	str	w0, [x1]
  40bc20:	mov	w0, #0x0                   	// #0
  40bc24:	b	40bc34 <ferror@plt+0x9284>
  40bc28:	ldr	x0, [sp, #24]
  40bc2c:	str	xzr, [x0, #1072]
  40bc30:	mov	w0, #0x1                   	// #1
  40bc34:	ldp	x29, x30, [sp], #32
  40bc38:	ret
  40bc3c:	stp	x29, x30, [sp, #-48]!
  40bc40:	mov	x29, sp
  40bc44:	str	x0, [sp, #24]
  40bc48:	ldr	x0, [sp, #24]
  40bc4c:	ldrb	w0, [x0, #1080]
  40bc50:	ubfx	x0, x0, #1, #1
  40bc54:	and	w0, w0, #0xff
  40bc58:	eor	w0, w0, #0x1
  40bc5c:	and	w0, w0, #0xff
  40bc60:	cmp	w0, #0x0
  40bc64:	b.eq	40bc80 <ferror@plt+0x92d0>  // b.none
  40bc68:	bl	4028f0 <__errno_location@plt>
  40bc6c:	mov	x1, x0
  40bc70:	mov	w0, #0x16                  	// #22
  40bc74:	str	w0, [x1]
  40bc78:	mov	x0, #0x0                   	// #0
  40bc7c:	b	40bd08 <ferror@plt+0x9358>
  40bc80:	ldr	x0, [sp, #24]
  40bc84:	ldr	x0, [x0, #1072]
  40bc88:	cmp	x0, #0x0
  40bc8c:	b.ne	40bca4 <ferror@plt+0x92f4>  // b.any
  40bc90:	ldr	x0, [sp, #24]
  40bc94:	ldr	x1, [x0, #1056]
  40bc98:	ldr	x0, [sp, #24]
  40bc9c:	str	x1, [x0, #1072]
  40bca0:	b	40bcf4 <ferror@plt+0x9344>
  40bca4:	ldr	x0, [sp, #24]
  40bca8:	ldr	x0, [x0, #1072]
  40bcac:	ldr	x1, [x0, #24]
  40bcb0:	ldr	x0, [sp, #24]
  40bcb4:	str	x1, [x0, #1072]
  40bcb8:	b	40bcf4 <ferror@plt+0x9344>
  40bcbc:	ldr	x0, [sp, #24]
  40bcc0:	ldr	x0, [x0, #1072]
  40bcc4:	ldr	x0, [x0, #8]
  40bcc8:	str	x0, [sp, #40]
  40bccc:	ldr	x0, [sp, #40]
  40bcd0:	cmp	x0, #0x0
  40bcd4:	b.eq	40bce0 <ferror@plt+0x9330>  // b.none
  40bcd8:	ldr	x0, [sp, #40]
  40bcdc:	b	40bd08 <ferror@plt+0x9358>
  40bce0:	ldr	x0, [sp, #24]
  40bce4:	ldr	x0, [x0, #1072]
  40bce8:	ldr	x1, [x0, #24]
  40bcec:	ldr	x0, [sp, #24]
  40bcf0:	str	x1, [x0, #1072]
  40bcf4:	ldr	x0, [sp, #24]
  40bcf8:	ldr	x0, [x0, #1072]
  40bcfc:	cmp	x0, #0x0
  40bd00:	b.ne	40bcbc <ferror@plt+0x930c>  // b.any
  40bd04:	mov	x0, #0x0                   	// #0
  40bd08:	ldp	x29, x30, [sp], #48
  40bd0c:	ret
  40bd10:	stp	x29, x30, [sp, #-48]!
  40bd14:	mov	x29, sp
  40bd18:	str	x0, [sp, #24]
  40bd1c:	str	x1, [sp, #16]
  40bd20:	str	wzr, [sp, #36]
  40bd24:	ldr	x0, [sp, #24]
  40bd28:	cmp	x0, #0x0
  40bd2c:	b.ne	40bd38 <ferror@plt+0x9388>  // b.any
  40bd30:	mov	w0, #0xffffffff            	// #-1
  40bd34:	b	40bdf8 <ferror@plt+0x9448>
  40bd38:	ldr	x0, [sp, #24]
  40bd3c:	str	x0, [sp, #40]
  40bd40:	b	40bd78 <ferror@plt+0x93c8>
  40bd44:	ldr	x0, [sp, #40]
  40bd48:	ldrb	w0, [x0]
  40bd4c:	mov	w1, w0
  40bd50:	ldr	x0, [sp, #16]
  40bd54:	bl	402750 <strchr@plt>
  40bd58:	cmp	x0, #0x0
  40bd5c:	b.eq	40bd6c <ferror@plt+0x93bc>  // b.none
  40bd60:	mov	w0, #0xffffffff            	// #-1
  40bd64:	str	w0, [sp, #36]
  40bd68:	b	40bd88 <ferror@plt+0x93d8>
  40bd6c:	ldr	x0, [sp, #40]
  40bd70:	add	x0, x0, #0x1
  40bd74:	str	x0, [sp, #40]
  40bd78:	ldr	x0, [sp, #40]
  40bd7c:	ldrb	w0, [x0]
  40bd80:	cmp	w0, #0x0
  40bd84:	b.ne	40bd44 <ferror@plt+0x9394>  // b.any
  40bd88:	ldr	w0, [sp, #36]
  40bd8c:	cmp	w0, #0x0
  40bd90:	b.ne	40bdf4 <ferror@plt+0x9444>  // b.any
  40bd94:	ldr	x0, [sp, #24]
  40bd98:	str	x0, [sp, #40]
  40bd9c:	b	40bde4 <ferror@plt+0x9434>
  40bda0:	bl	4026c0 <__ctype_b_loc@plt>
  40bda4:	ldr	x1, [x0]
  40bda8:	ldr	x0, [sp, #40]
  40bdac:	ldrb	w0, [x0]
  40bdb0:	and	x0, x0, #0xff
  40bdb4:	lsl	x0, x0, #1
  40bdb8:	add	x0, x1, x0
  40bdbc:	ldrh	w0, [x0]
  40bdc0:	and	w0, w0, #0x4000
  40bdc4:	cmp	w0, #0x0
  40bdc8:	b.ne	40bdd8 <ferror@plt+0x9428>  // b.any
  40bdcc:	mov	w0, #0x1                   	// #1
  40bdd0:	str	w0, [sp, #36]
  40bdd4:	b	40bdf4 <ferror@plt+0x9444>
  40bdd8:	ldr	x0, [sp, #40]
  40bddc:	add	x0, x0, #0x1
  40bde0:	str	x0, [sp, #40]
  40bde4:	ldr	x0, [sp, #40]
  40bde8:	ldrb	w0, [x0]
  40bdec:	cmp	w0, #0x0
  40bdf0:	b.ne	40bda0 <ferror@plt+0x93f0>  // b.any
  40bdf4:	ldr	w0, [sp, #36]
  40bdf8:	ldp	x29, x30, [sp], #48
  40bdfc:	ret
  40be00:	stp	x29, x30, [sp, #-256]!
  40be04:	mov	x29, sp
  40be08:	str	x0, [sp, #40]
  40be0c:	str	x1, [sp, #32]
  40be10:	str	x2, [sp, #24]
  40be14:	ldr	x0, [sp, #32]
  40be18:	cmp	x0, #0xc8
  40be1c:	b.ls	40be28 <ferror@plt+0x9478>  // b.plast
  40be20:	mov	x0, #0xc8                  	// #200
  40be24:	str	x0, [sp, #32]
  40be28:	ldr	x2, [sp, #40]
  40be2c:	ldr	x1, [sp, #24]
  40be30:	adrp	x0, 40e000 <ferror@plt+0xb650>
  40be34:	add	x0, x0, #0x150
  40be38:	bl	4028d0 <printf@plt>
  40be3c:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40be40:	add	x0, x0, #0x438
  40be44:	ldr	x0, [x0]
  40be48:	bl	4027c0 <fflush@plt>
  40be4c:	ldr	x0, [sp, #32]
  40be50:	mov	w3, w0
  40be54:	adrp	x0, 421000 <ferror@plt+0x1e650>
  40be58:	add	x0, x0, #0x440
  40be5c:	ldr	x1, [x0]
  40be60:	add	x0, sp, #0x30
  40be64:	mov	x2, x1
  40be68:	mov	w1, w3
  40be6c:	bl	402990 <fgets@plt>
  40be70:	mov	x1, x0
  40be74:	add	x0, sp, #0x30
  40be78:	cmp	x1, x0
  40be7c:	b.ne	40bf90 <ferror@plt+0x95e0>  // b.any
  40be80:	add	x0, sp, #0x30
  40be84:	mov	w1, #0xa                   	// #10
  40be88:	bl	402750 <strchr@plt>
  40be8c:	str	x0, [sp, #248]
  40be90:	ldr	x0, [sp, #248]
  40be94:	cmp	x0, #0x0
  40be98:	b.eq	40bf98 <ferror@plt+0x95e8>  // b.none
  40be9c:	ldr	x0, [sp, #248]
  40bea0:	strb	wzr, [x0]
  40bea4:	ldrb	w0, [sp, #48]
  40bea8:	cmp	w0, #0x0
  40beac:	b.eq	40bf9c <ferror@plt+0x95ec>  // b.none
  40beb0:	ldr	x0, [sp, #248]
  40beb4:	sub	x0, x0, #0x1
  40beb8:	str	x0, [sp, #248]
  40bebc:	add	x0, sp, #0x30
  40bec0:	ldr	x1, [sp, #248]
  40bec4:	cmp	x1, x0
  40bec8:	b.cc	40bef8 <ferror@plt+0x9548>  // b.lo, b.ul, b.last
  40becc:	bl	4026c0 <__ctype_b_loc@plt>
  40bed0:	ldr	x1, [x0]
  40bed4:	ldr	x0, [sp, #248]
  40bed8:	ldrb	w0, [x0]
  40bedc:	and	x0, x0, #0xff
  40bee0:	lsl	x0, x0, #1
  40bee4:	add	x0, x1, x0
  40bee8:	ldrh	w0, [x0]
  40beec:	and	w0, w0, #0x2000
  40bef0:	cmp	w0, #0x0
  40bef4:	b.ne	40beb0 <ferror@plt+0x9500>  // b.any
  40bef8:	ldr	x0, [sp, #248]
  40befc:	add	x0, x0, #0x1
  40bf00:	str	x0, [sp, #248]
  40bf04:	ldr	x0, [sp, #248]
  40bf08:	strb	wzr, [x0]
  40bf0c:	add	x0, sp, #0x30
  40bf10:	str	x0, [sp, #248]
  40bf14:	b	40bf24 <ferror@plt+0x9574>
  40bf18:	ldr	x0, [sp, #248]
  40bf1c:	add	x0, x0, #0x1
  40bf20:	str	x0, [sp, #248]
  40bf24:	ldr	x0, [sp, #248]
  40bf28:	ldrb	w0, [x0]
  40bf2c:	cmp	w0, #0x0
  40bf30:	b.eq	40bf60 <ferror@plt+0x95b0>  // b.none
  40bf34:	bl	4026c0 <__ctype_b_loc@plt>
  40bf38:	ldr	x1, [x0]
  40bf3c:	ldr	x0, [sp, #248]
  40bf40:	ldrb	w0, [x0]
  40bf44:	and	x0, x0, #0xff
  40bf48:	lsl	x0, x0, #1
  40bf4c:	add	x0, x1, x0
  40bf50:	ldrh	w0, [x0]
  40bf54:	and	w0, w0, #0x2000
  40bf58:	cmp	w0, #0x0
  40bf5c:	b.ne	40bf18 <ferror@plt+0x9568>  // b.any
  40bf60:	ldr	x0, [sp, #32]
  40bf64:	sub	x0, x0, #0x1
  40bf68:	mov	x2, x0
  40bf6c:	ldr	x1, [sp, #248]
  40bf70:	ldr	x0, [sp, #40]
  40bf74:	bl	4028a0 <strncpy@plt>
  40bf78:	ldr	x0, [sp, #32]
  40bf7c:	sub	x0, x0, #0x1
  40bf80:	ldr	x1, [sp, #40]
  40bf84:	add	x0, x1, x0
  40bf88:	strb	wzr, [x0]
  40bf8c:	b	40bf9c <ferror@plt+0x95ec>
  40bf90:	nop
  40bf94:	b	40bf9c <ferror@plt+0x95ec>
  40bf98:	nop
  40bf9c:	ldp	x29, x30, [sp], #256
  40bfa0:	ret
  40bfa4:	stp	x29, x30, [sp, #-48]!
  40bfa8:	mov	x29, sp
  40bfac:	str	x0, [sp, #24]
  40bfb0:	str	x1, [sp, #16]
  40bfb4:	bl	4028f0 <__errno_location@plt>
  40bfb8:	str	wzr, [x0]
  40bfbc:	add	x0, sp, #0x20
  40bfc0:	mov	w2, #0xa                   	// #10
  40bfc4:	mov	x1, x0
  40bfc8:	ldr	x0, [sp, #24]
  40bfcc:	bl	402350 <strtoll@plt>
  40bfd0:	str	x0, [sp, #40]
  40bfd4:	ldr	x0, [sp, #24]
  40bfd8:	ldrb	w0, [x0]
  40bfdc:	cmp	w0, #0x0
  40bfe0:	b.eq	40c018 <ferror@plt+0x9668>  // b.none
  40bfe4:	ldr	x0, [sp, #32]
  40bfe8:	ldrb	w0, [x0]
  40bfec:	cmp	w0, #0x0
  40bff0:	b.ne	40c018 <ferror@plt+0x9668>  // b.any
  40bff4:	bl	4028f0 <__errno_location@plt>
  40bff8:	ldr	w0, [x0]
  40bffc:	cmp	w0, #0x22
  40c000:	b.eq	40c018 <ferror@plt+0x9668>  // b.none
  40c004:	ldr	x0, [sp, #40]
  40c008:	mov	w0, w0
  40c00c:	ldr	x1, [sp, #40]
  40c010:	cmp	x1, x0
  40c014:	b.eq	40c020 <ferror@plt+0x9670>  // b.none
  40c018:	mov	w0, #0x0                   	// #0
  40c01c:	b	40c034 <ferror@plt+0x9684>
  40c020:	ldr	x0, [sp, #40]
  40c024:	mov	w1, w0
  40c028:	ldr	x0, [sp, #16]
  40c02c:	str	w1, [x0]
  40c030:	mov	w0, #0x1                   	// #1
  40c034:	ldp	x29, x30, [sp], #48
  40c038:	ret
  40c03c:	stp	x29, x30, [sp, #-48]!
  40c040:	mov	x29, sp
  40c044:	str	x0, [sp, #24]
  40c048:	str	x1, [sp, #16]
  40c04c:	bl	4028f0 <__errno_location@plt>
  40c050:	str	wzr, [x0]
  40c054:	add	x0, sp, #0x20
  40c058:	mov	w2, #0xa                   	// #10
  40c05c:	mov	x1, x0
  40c060:	ldr	x0, [sp, #24]
  40c064:	bl	402350 <strtoll@plt>
  40c068:	str	x0, [sp, #40]
  40c06c:	ldr	x0, [sp, #24]
  40c070:	ldrb	w0, [x0]
  40c074:	cmp	w0, #0x0
  40c078:	b.eq	40c0b0 <ferror@plt+0x9700>  // b.none
  40c07c:	ldr	x0, [sp, #32]
  40c080:	ldrb	w0, [x0]
  40c084:	cmp	w0, #0x0
  40c088:	b.ne	40c0b0 <ferror@plt+0x9700>  // b.any
  40c08c:	bl	4028f0 <__errno_location@plt>
  40c090:	ldr	w0, [x0]
  40c094:	cmp	w0, #0x22
  40c098:	b.eq	40c0b0 <ferror@plt+0x9700>  // b.none
  40c09c:	ldr	x0, [sp, #40]
  40c0a0:	sxtw	x0, w0
  40c0a4:	ldr	x1, [sp, #40]
  40c0a8:	cmp	x1, x0
  40c0ac:	b.eq	40c0b8 <ferror@plt+0x9708>  // b.none
  40c0b0:	mov	w0, #0x0                   	// #0
  40c0b4:	b	40c0cc <ferror@plt+0x971c>
  40c0b8:	ldr	x0, [sp, #40]
  40c0bc:	mov	w1, w0
  40c0c0:	ldr	x0, [sp, #16]
  40c0c4:	str	w1, [x0]
  40c0c8:	mov	w0, #0x1                   	// #1
  40c0cc:	ldp	x29, x30, [sp], #48
  40c0d0:	ret
  40c0d4:	stp	x29, x30, [sp, #-48]!
  40c0d8:	mov	x29, sp
  40c0dc:	str	x0, [sp, #24]
  40c0e0:	str	x1, [sp, #16]
  40c0e4:	bl	4028f0 <__errno_location@plt>
  40c0e8:	str	wzr, [x0]
  40c0ec:	add	x0, sp, #0x20
  40c0f0:	mov	w2, #0xa                   	// #10
  40c0f4:	mov	x1, x0
  40c0f8:	ldr	x0, [sp, #24]
  40c0fc:	bl	402350 <strtoll@plt>
  40c100:	str	x0, [sp, #40]
  40c104:	ldr	x0, [sp, #24]
  40c108:	ldrb	w0, [x0]
  40c10c:	cmp	w0, #0x0
  40c110:	b.eq	40c148 <ferror@plt+0x9798>  // b.none
  40c114:	ldr	x0, [sp, #32]
  40c118:	ldrb	w0, [x0]
  40c11c:	cmp	w0, #0x0
  40c120:	b.ne	40c148 <ferror@plt+0x9798>  // b.any
  40c124:	bl	4028f0 <__errno_location@plt>
  40c128:	ldr	w0, [x0]
  40c12c:	cmp	w0, #0x22
  40c130:	b.eq	40c148 <ferror@plt+0x9798>  // b.none
  40c134:	ldr	x0, [sp, #40]
  40c138:	mov	w0, w0
  40c13c:	ldr	x1, [sp, #40]
  40c140:	cmp	x1, x0
  40c144:	b.eq	40c150 <ferror@plt+0x97a0>  // b.none
  40c148:	mov	w0, #0x0                   	// #0
  40c14c:	b	40c164 <ferror@plt+0x97b4>
  40c150:	ldr	x0, [sp, #40]
  40c154:	mov	w1, w0
  40c158:	ldr	x0, [sp, #16]
  40c15c:	str	w1, [x0]
  40c160:	mov	w0, #0x1                   	// #1
  40c164:	ldp	x29, x30, [sp], #48
  40c168:	ret
  40c16c:	nop
  40c170:	stp	x29, x30, [sp, #-64]!
  40c174:	mov	x29, sp
  40c178:	stp	x19, x20, [sp, #16]
  40c17c:	adrp	x20, 41f000 <ferror@plt+0x1c650>
  40c180:	add	x20, x20, #0xde0
  40c184:	stp	x21, x22, [sp, #32]
  40c188:	adrp	x21, 41f000 <ferror@plt+0x1c650>
  40c18c:	add	x21, x21, #0xdd8
  40c190:	sub	x20, x20, x21
  40c194:	mov	w22, w0
  40c198:	stp	x23, x24, [sp, #48]
  40c19c:	mov	x23, x1
  40c1a0:	mov	x24, x2
  40c1a4:	bl	402260 <getpwnam_r@plt-0x40>
  40c1a8:	cmp	xzr, x20, asr #3
  40c1ac:	b.eq	40c1d8 <ferror@plt+0x9828>  // b.none
  40c1b0:	asr	x20, x20, #3
  40c1b4:	mov	x19, #0x0                   	// #0
  40c1b8:	ldr	x3, [x21, x19, lsl #3]
  40c1bc:	mov	x2, x24
  40c1c0:	add	x19, x19, #0x1
  40c1c4:	mov	x1, x23
  40c1c8:	mov	w0, w22
  40c1cc:	blr	x3
  40c1d0:	cmp	x20, x19
  40c1d4:	b.ne	40c1b8 <ferror@plt+0x9808>  // b.any
  40c1d8:	ldp	x19, x20, [sp, #16]
  40c1dc:	ldp	x21, x22, [sp, #32]
  40c1e0:	ldp	x23, x24, [sp, #48]
  40c1e4:	ldp	x29, x30, [sp], #64
  40c1e8:	ret
  40c1ec:	nop
  40c1f0:	ret
  40c1f4:	nop
  40c1f8:	mov	x2, x1
  40c1fc:	mov	x1, x0
  40c200:	mov	w0, #0x0                   	// #0
  40c204:	b	402920 <__xstat@plt>
  40c208:	mov	x2, x1
  40c20c:	mov	w1, w0
  40c210:	mov	w0, #0x0                   	// #0
  40c214:	b	402850 <__fxstat@plt>
  40c218:	mov	x2, x1
  40c21c:	mov	x1, x0
  40c220:	mov	w0, #0x0                   	// #0
  40c224:	b	402820 <__lxstat@plt>

Disassembly of section .fini:

000000000040c228 <.fini>:
  40c228:	stp	x29, x30, [sp, #-16]!
  40c22c:	mov	x29, sp
  40c230:	ldp	x29, x30, [sp], #16
  40c234:	ret
