# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TusTakimi.srcs/sources_1/new/tus_tekimi.vhd" \
"../../../../TusTakimi.srcs/sim_1/new/keypad_tb.vhd" \

# Do not sort compile order
nosort
