#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 18 19:16:53 2019
# Process ID: 2600
# Current directory: D:/git/DMA-S2MM-and-MM2S/project/DMA_video
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4860 D:\git\DMA-S2MM-and-MM2S\project\DMA_video\Miz_sys.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S/project/DMA_video/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S/project/DMA_video\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 880.063 ; gain = 177.395
update_compile_order -fileset sources_1
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 966.043 ; gain = 70.164
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 23:20:29 2019...
