CONFIG_SYS_TIMER_COUNTS_DOWN=y
CONFIG_SYS_PL310_BASE="SOCFPGA_MPUL2_ADDRESS"
CONFIG_SYS_SPI_U_BOOT_OFFS=0x40000
CONFIG_BOOTM_NETBSD=y
CONFIG_BOOTM_VXWORKS=y
CONFIG_SYS_LONGHELP=y
CONFIG_IS_MODULE(option)="config_enabled(CONFIG_VAL(option ##_MODULE))"
CONFIG_SYS_LOAD_ADDR=$(CONFIG_LOADADDR)
CONFIG_SYS_HELP_CMD_WIDTH=8
CONFIG_NR_DRAM_BANKS=y
CONFIG_FS_FAT=y
CONFIG_BOOTM_RTEMS=y
CONFIG_SYS_CBSIZE=1024
CONFIG_BOOTM_LINUX=y
CONFIG_MII=y
CONFIG_SYS_THUMB_BUILD=y
CONFIG_FPGA_COUNT=y
CONFIG_DW_WDT_CLOCK_KHZ=25000
CONFIG_USB_DWC2=y
CONFIG_PHY_GIGE=y
CONFIG_ENV_OFFSET="(34*512)"
CONFIG_ENV_SIZE="(8*1024)"
CONFIG_SYS_L2_PL310=y
CONFIG_SPL_BUILD=y
CONFIG_SYS_MALLOC_LEN="(64 * 1024 * 1024)"
CONFIG_SYS_MMC_ENV_DEV=0
CONFIG_SYS_I2C_SPEED=100000
CONFIG_SYS_TIMER_RATE=25000000
CONFIG_SYS_TEXT_BASE=0x01000040
CONFIG_ALTERA_SDRAM=y
CONFIG_USB_FUNCTION_MASS_STORAGE=y
CONFIG_HW_WATCHDOG=y
CONFIG_SYS_BARGSIZE=$(CONFIG_SYS_CBSIZE)
CONFIG_BOOTM_PLAN9=y
CONFIG_IS_BUILTIN(option)="config_enabled(CONFIG_VAL(option))"
CONFIG_SPL_TEXT_BASE=$(CONFIG_SYS_INIT_RAM_ADDR)
CONFIG_SYS_NS16550_SERIAL=y
CONFIG_BUILD_TARGET="u-boot-with-spl.sfp"
CONFIG_SYS_I2C_SLAVE1=0x02
CONFIG_SYS_I2C_SLAVE2=0x02
CONFIG_SYS_I2C_SLAVE3=0x02
CONFIG_BOOTARGS=""console=ttyS0," __stringify(CONFIG_BAUDRATE)"
CONFIG_SYS_MAXARGS=32
CONFIG_SYS_PBSIZE="(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)"
CONFIG_DISPLAY_BOARDINFO_LATE=y
CONFIG_HW_WATCHDOG_TIMEOUT_MS=30000
CONFIG_BOARDDIR="board/arrow/chameleon96"
CONFIG_SYS_I2C_BASE="SOCFPGA_I2C0_ADDRESS"
CONFIG_SYS_HOSTNAME=$(CONFIG_SYS_BOARD)
CONFIG_BOUNCE_BUFFER=y
CONFIG_SPL_STACK=$(CONFIG_SYS_INIT_SP_ADDR)
CONFIG_SYS_MAX_FLASH_SECT=512
CONFIG_CMDLINE_EDITING=y
CONFIG_FPGA=y
CONFIG_BOOTCOMMAND="run usb_reset; run fpga_cfg; run hdmi_init; run distro_bootcmd"
CONFIG_TIMESTAMP=y
CONFIG_DW_ALTDESCRIPTOR=y
CONFIG_CRC32_VERIFY=y
CONFIG_SYS_MMC_MAX_BLK_COUNT=256
CONFIG_ZLIB=y
CONFIG_LOADADDR=0x01000000
CONFIG_AUTO_COMPLETE=y
CONFIG_ENV_IS_IN_MMC=y
CONFIG_SYS_NS16550_CLK=100000000
CONFIG_GZIP=y
CONFIG_SYS_DFU_DATA_BUF_SIZE="(32 * 1024 * 1024)"
CONFIG_SYS_INIT_RAM_SIZE=0x10000
CONFIG_SYS_BAUDRATE_TABLE="{ 9600, 19200, 38400, 57600, 115200 }"
CONFIG_SYS_NS16550_COM1="SOCFPGA_UART0_ADDRESS"
CONFIG_VAL(option)="config_val(option)"
CONFIG_SYS_SDRAM_BASE="PHYS_SDRAM_1"
CONFIG_IMAGE_FORMAT_LEGACY=y
CONFIG_SYS_BOOT_RAMDISK_HIGH=y
CONFIG_SYS_TIMER_COUNTER="(CONFIG_SYS_TIMERBASE + 0x4)"
CONFIG_PHY_MICREL_KSZ9031=y
CONFIG_SYS_INIT_SP_OFFSET="(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)"
CONFIG_SPL_SPI_LOAD=y
CONFIG_FAT_WRITE=y
CONFIG_SYS_TIMERBASE="SOCFPGA_OSC1TIMER0_ADDRESS"
CONFIG_SYS_I2C=y
CONFIG_SYS_INIT_RAM_ADDR=0xFFFF0000
CONFIG_G_DNL_UMS_PRODUCT_NUM=0xA4A5
CONFIG_SPL_PAD_TO=$(CONFIG_SPL_MAX_SIZE)
CONFIG_BOOTFILE="zImage"
CONFIG_G_DNL_UMS_VENDOR_NUM=0x0525
CONFIG_SYS_INIT_SP_ADDR="(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)"
CONFIG_SYS_BOOTMAPSZ="(64 * 1024 * 1024)"
CONFIG_DESIGNWARE_WATCHDOG=y
CONFIG_FPGA_ALTERA=y
CONFIG_SYS_NS16550_REG_SIZE=-4
CONFIG_SYS_MEMTEST_END="PHYS_SDRAM_1_SIZE"
CONFIG_CMD_UBIFS=y
CONFIG_AUTONEG_TIMEOUT="(15 * CONFIG_SYS_HZ)"
CONFIG_SYS_DEF_EEPROM_ADDR=0
CONFIG_CQSPI_DECODER=0
CONFIG_FS_EXT4=y
CONFIG_SPL_MAX_SIZE="(64 * 1024)"
CONFIG_SPL_FRAMEWORK=y
CONFIG_SYS_I2C_SLAVE=0x02
CONFIG_SYS_I2C_SPEED3=100000
CONFIG_SYS_I2C_SPEED1=100000
CONFIG_SYS_I2C_SPEED2=100000
CONFIG_CMD_PXE=y
CONFIG_CLOCKS=y
CONFIG_BAUDRATE=115200
CONFIG_FPGA_SOCFPGA=y
CONFIG_EXT4_WRITE=y
CONFIG_SYS_MEMTEST_START="PHYS_SDRAM_1"
CONFIG_DW_WDT_BASE="SOCFPGA_L4WD0_ADDRESS"
CONFIG_CONS_INDEX=y
CONFIG_LMB=y
CONFIG_RBTREE=y
CONFIG_CQSPI_REF_CLK="cm_get_qspi_controller_clk_hz()"
CONFIG_PHY_MICREL=y
CONFIG_IS_ENABLED(option)="(config_enabled(CONFIG_VAL(option)) || config_enabled(CONFIG_VAL(option ##_MODULE)))"
CONFIG_LZO=y
CONFIG_MENU=y
CONFIG_SYS_I2C_BASE1="SOCFPGA_I2C1_ADDRESS"
CONFIG_SYS_I2C_BASE2="SOCFPGA_I2C2_ADDRESS"
CONFIG_SYS_I2C_BASE3="SOCFPGA_I2C3_ADDRESS"
CONFIG_SYS_I2C_BUS_MAX=4
