$date
	Fri Oct  6 23:07:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adders_tb $end
$var wire 1 ! ha_s $end
$var wire 1 " ha_co $end
$var wire 1 # fa_s $end
$var wire 1 $ fa_co $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' ci $end
$scope module dut_fa $end
$var wire 1 % a $end
$var wire 1 ( and1 $end
$var wire 1 ) and2 $end
$var wire 1 * axorb $end
$var wire 1 & b $end
$var wire 1 ' ci $end
$var wire 1 $ co $end
$var wire 1 # s $end
$upscope $end
$scope module dut_ha $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 " co $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#20000
0'
0&
0%
#22000
0(
0)
0"
#24000
0$
#25000
0*
0!
#30000
0#
#40000
1'
#45000
1#
#60000
0'
1&
#65000
0#
1*
1!
#70000
1#
#80000
1'
#82000
1(
#84000
1$
#85000
0#
#100000
0'
0&
1%
#102000
0(
#104000
0$
#105000
1#
#120000
1'
#122000
1(
#124000
1$
#125000
0#
#140000
0'
1&
#142000
0(
1)
1"
#145000
1#
0*
0!
#150000
0#
#160000
1'
#165000
1#
#180000
