[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BeginKeywords/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 22
LIB: work
FILE: ${SURELOG_DIR}/tests/BeginKeywords/top.v
n<> u<21> t<Top_level_rule> c<1> l<8:1> el<15:3>
  n<> u<1> t<Null_rule> p<21> s<2> l<8:1> el<8:1>
  n</*\n`begin_keywords "1364-2001" \nmodule b_kw1();\n  reg logic; // OK: "logic" is not a keyword in 1364-2001\nendmodule\n`end_keywords\n*/> u<2> t<BLOCK_COMMENT> p<21> s<19> l<8:1> el<10:10>
  n<> u<19> t<Source_text> p<21> c<18> s<20> l<8:1> el<10:10>
    n<> u<18> t<Description> p<19> c<17> l<8:1> el<10:10>
      n<> u<17> t<Module_declaration> p<18> c<7> l<8:1> el<10:10>
        n<> u<7> t<Module_nonansi_header> p<17> c<3> s<15> l<8:1> el<8:16>
          n<module> u<3> t<Module_keyword> p<7> s<4> l<8:1> el<8:7>
          n<b_kw2> u<4> t<STRING_CONST> p<7> s<5> l<8:8> el<8:13>
          n<> u<5> t<Package_import_declaration_list> p<7> s<6> l<8:13> el<8:13>
          n<> u<6> t<Port_list> p<7> l<8:13> el<8:15>
        n<> u<15> t<Module_item> p<17> c<14> s<16> l<9:1> el<9:11>
          n<> u<14> t<Port_declaration> p<15> c<13> l<9:1> el<9:10>
            n<> u<13> t<Interface_port_declaration> p<14> c<9> l<9:1> el<9:10>
              n<logic> u<9> t<Interface_identifier> p<13> c<8> s<12> l<9:1> el<9:6>
                n<logic> u<8> t<STRING_CONST> p<9> l<9:1> el<9:6>
              n<> u<12> t<Interface_identifier_list> p<13> c<11> l<9:7> el<9:10>
                n<clk> u<11> t<Interface_identifier> p<12> c<10> l<9:7> el<9:10>
                  n<clk> u<10> t<STRING_CONST> p<11> l<9:7> el<9:10>
        n<> u<16> t<ENDMODULE> p<17> l<10:1> el<10:10>
  n</*\nmodule b_kw3();\n  reg logic; // BAD: "logic" is a keyword in 1800-2017\nendmodule\n*/> u<20> t<BLOCK_COMMENT> p<21> l<8:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BeginKeywords/top.v:8:1: No timescale set for "b_kw2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BeginKeywords/top.v:8:1: Compile module "work@b_kw2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
Identifier                                             1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
RefTypespec                                            1
SourceFile                                             1
------------------------------------------------------------
Total:                                                 8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BeginKeywords/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (top.v), file:${SURELOG_DIR}/tests/BeginKeywords/top.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.v
|vpiAllModules:
\_Module: work@b_kw2 (work@b_kw2), file:${SURELOG_DIR}/tests/BeginKeywords/top.v, line:8:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@b_kw2), line:8:8, endln:8:13
    |vpiParent:
    \_Module: work@b_kw2 (work@b_kw2), file:${SURELOG_DIR}/tests/BeginKeywords/top.v, line:8:1, endln:10:10
    |vpiName:work@b_kw2
  |vpiTypespec:
  \_LogicTypespec: , line:9:1, endln:9:6
    |vpiParent:
    \_Module: work@b_kw2 (work@b_kw2), file:${SURELOG_DIR}/tests/BeginKeywords/top.v, line:8:1, endln:10:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:1, endln:9:6
  |vpiImportTypespec:
  \_Net: (work@b_kw2.clk), line:9:7, endln:9:10
    |vpiParent:
    \_Module: work@b_kw2 (work@b_kw2), file:${SURELOG_DIR}/tests/BeginKeywords/top.v, line:8:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@b_kw2.clk), line:9:1, endln:9:6
      |vpiParent:
      \_Net: (work@b_kw2.clk), line:9:7, endln:9:10
      |vpiFullName:work@b_kw2.clk
      |vpiActual:
      \_LogicTypespec: , line:9:1, endln:9:6
    |vpiName:clk
    |vpiFullName:work@b_kw2.clk
  |vpiDefName:work@b_kw2
  |vpiNet:
  \_Net: (work@b_kw2.clk), line:9:7, endln:9:10
|vpiTypespec:
\_ModuleTypespec: (work@b_kw2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@b_kw2
  |vpiModule:
  \_Module: work@b_kw2 (work@b_kw2), file:${SURELOG_DIR}/tests/BeginKeywords/top.v, line:8:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/BeginKeywords/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/BeginKeywords/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                               8       8       0         0
----------------------------------------------------------------
                                     8       8       0         0
===================== END REDUCTION RESULT =====================
