

================================================================
== Vitis HLS Report for 'xFInRange_9_0_2160_3840_15_0_1_9_1_3_s'
================================================================
* Date:           Wed Feb 23 11:16:25 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.515 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        5|  8294406|  50.000 ns|  82.944 ms|    5|  8294406|     none|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_92_1_VITIS_LOOP_96_2  |        0|  8294401|         3|          1|          1|  0 ~ 8294400|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|      79|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      79|    262|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U75  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_248_p2                |         +|   0|  0|  32|          32|           1|
    |and_ln1348_10_fu_463_p2           |       and|   0|  0|   1|           1|           1|
    |and_ln1348_11_fu_541_p2           |       and|   0|  0|   1|           1|           1|
    |and_ln1348_12_fu_547_p2           |       and|   0|  0|   1|           1|           1|
    |and_ln1348_13_fu_553_p2           |       and|   0|  0|   1|           1|           1|
    |and_ln1348_14_fu_559_p2           |       and|   0|  0|   1|           1|           1|
    |and_ln1348_1_fu_373_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_2_fu_355_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_3_fu_469_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_4_fu_361_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_5_fu_565_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_6_fu_367_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_7_fu_445_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_8_fu_451_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_9_fu_457_p2            |       and|   0|  0|   1|           1|           1|
    |and_ln1348_fu_349_p2              |       and|   0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_block_state7_pp0_stage0_iter2  |       and|   0|  0|   1|           1|           1|
    |icmp_ln56_10_fu_508_p2            |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_11_fu_530_p2            |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_1_fu_294_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_2_fu_316_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_3_fu_338_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_4_fu_379_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_5_fu_390_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_6_fu_412_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_7_fu_434_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_8_fu_475_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_9_fu_486_p2             |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln56_fu_283_p2               |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln890_1_fu_327_p2            |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln890_2_fu_401_p2            |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln890_3_fu_423_p2            |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln890_4_fu_497_p2            |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln890_5_fu_519_p2            |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln890_fu_305_p2              |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln92_fu_254_p2               |      icmp|   0|  0|  12|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |or_ln1349_1_fu_575_p2             |        or|   0|  0|   1|           1|           1|
    |or_ln1349_fu_571_p2               |        or|   0|  0|   1|           1|           1|
    |imgHelper1_4101_din               |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln56_10_fu_513_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_11_fu_535_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_1_fu_299_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_2_fu_321_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_3_fu_343_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_4_fu_384_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_5_fu_395_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_6_fu_417_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_7_fu_439_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_8_fu_480_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_9_fu_491_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_fu_288_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_1_fu_332_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_2_fu_406_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_3_fu_428_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_4_fu_502_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_5_fu_524_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_310_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 179|         251|         239|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  29|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |imgHelper1_4101_blk_n    |   9|          2|    1|          2|
    |indvar_flatten_reg_229   |   9|          2|   32|         64|
    |rgb2hsv_4100_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         19|   38|         81|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |and_ln1348_1_reg_709             |   1|   0|    1|          0|
    |and_ln1348_3_reg_714             |   1|   0|    1|          0|
    |and_ln1348_5_reg_719             |   1|   0|    1|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bound_reg_695                    |  32|   0|   32|          0|
    |icmp_ln92_reg_705                |   1|   0|    1|          0|
    |icmp_ln92_reg_705_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_229           |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  79|   0|   79|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>|  return value|
|rgb2hsv_4100_dout       |   in|   24|     ap_fifo|                                    rgb2hsv_4100|       pointer|
|rgb2hsv_4100_empty_n    |   in|    1|     ap_fifo|                                    rgb2hsv_4100|       pointer|
|rgb2hsv_4100_read       |  out|    1|     ap_fifo|                                    rgb2hsv_4100|       pointer|
|imgHelper1_4101_din     |  out|    8|     ap_fifo|                                 imgHelper1_4101|       pointer|
|imgHelper1_4101_full_n  |   in|    1|     ap_fifo|                                 imgHelper1_4101|       pointer|
|imgHelper1_4101_write   |  out|    1|     ap_fifo|                                 imgHelper1_4101|       pointer|
|p_read                  |   in|    8|     ap_none|                                          p_read|        scalar|
|p_read1                 |   in|    8|     ap_none|                                         p_read1|        scalar|
|p_read2                 |   in|    8|     ap_none|                                         p_read2|        scalar|
|p_read3                 |   in|    8|     ap_none|                                         p_read3|        scalar|
|p_read4                 |   in|    8|     ap_none|                                         p_read4|        scalar|
|p_read5                 |   in|    8|     ap_none|                                         p_read5|        scalar|
|p_read6                 |   in|    8|     ap_none|                                         p_read6|        scalar|
|p_read7                 |   in|    8|     ap_none|                                         p_read7|        scalar|
|p_read8                 |   in|    8|     ap_none|                                         p_read8|        scalar|
|p_read9                 |   in|    8|     ap_none|                                         p_read9|        scalar|
|p_read10                |   in|    8|     ap_none|                                        p_read10|        scalar|
|p_read11                |   in|    8|     ap_none|                                        p_read11|        scalar|
|p_read12                |   in|    8|     ap_none|                                        p_read12|        scalar|
|p_read13                |   in|    8|     ap_none|                                        p_read13|        scalar|
|p_read14                |   in|    8|     ap_none|                                        p_read14|        scalar|
|p_read15                |   in|    8|     ap_none|                                        p_read15|        scalar|
|p_read16                |   in|    8|     ap_none|                                        p_read16|        scalar|
|p_read17                |   in|    8|     ap_none|                                        p_read17|        scalar|
|p_read18                |   in|   16|     ap_none|                                        p_read18|        scalar|
|p_read19                |   in|   16|     ap_none|                                        p_read19|        scalar|
+------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cast = zext i16 %p_read_2"   --->   Operation 11 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %p_read_1"   --->   Operation 12 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [4/4] (1.82ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 13 'mul' 'bound' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 14 [3/4] (1.82ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 15 [2/4] (1.82ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 17 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 18 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 19 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 20 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 21 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 22 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 23 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 24 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 25 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 26 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 27 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 28 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 29 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 30 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 31 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 32 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 33 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb2hsv_4100, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper1_4101, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 36 'mul' 'bound' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (1.29ns)   --->   "%br_ln92 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:92->/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 37 'br' 'br_ln92' <Predicate = true> <Delay = 1.29>

State 5 <SV = 4> <Delay = 1.96>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 0, void %entry, i32 %add_ln92, void %._crit_edge.loopexit.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:92->/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 38 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.89ns)   --->   "%add_ln92 = add i32 %indvar_flatten, i32 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:92->/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 39 'add' 'add_ln92' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.96ns)   --->   "%icmp_ln92 = icmp_eq  i32 %indvar_flatten, i32 %bound" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:92->/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 40 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge.loopexit.i, void %xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3>.exit" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:92->/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 41 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.51>
ST_6 : Operation 42 [1/1] (3.40ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %rgb2hsv_4100" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'tmp_V' <Predicate = (!icmp_ln92)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_val1_V = trunc i24 %tmp_V"   --->   Operation 43 'trunc' 'tmp_val1_V' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_val1_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 8, i32 15"   --->   Operation 44 'partselect' 'tmp_val1_V_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_val1_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 16, i32 23"   --->   Operation 45 'partselect' 'tmp_val1_V_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.31ns)   --->   "%icmp_ln56 = icmp_ult  i8 %tmp_val1_V, i8 %p_read_20" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 46 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%xor_ln56 = xor i1 %icmp_ln56, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 47 'xor' 'xor_ln56' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (1.31ns)   --->   "%icmp_ln56_1 = icmp_ult  i8 %p_read_11, i8 %tmp_val1_V" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 48 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%xor_ln56_1 = xor i1 %icmp_ln56_1, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 49 'xor' 'xor_ln56_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.31ns)   --->   "%icmp_ln890 = icmp_ult  i8 %p_read_10, i8 %tmp_val1_V_1"   --->   Operation 50 'icmp' 'icmp_ln890' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%xor_ln890 = xor i1 %icmp_ln890, i1 1"   --->   Operation 51 'xor' 'xor_ln890' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.31ns)   --->   "%icmp_ln56_2 = icmp_ult  i8 %tmp_val1_V_1, i8 %p_read_19" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 52 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%xor_ln56_2 = xor i1 %icmp_ln56_2, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 53 'xor' 'xor_ln56_2' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (1.31ns)   --->   "%icmp_ln890_1 = icmp_ult  i8 %p_read_9, i8 %tmp_val1_V_2"   --->   Operation 54 'icmp' 'icmp_ln890_1' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%xor_ln890_1 = xor i1 %icmp_ln890_1, i1 1"   --->   Operation 55 'xor' 'xor_ln890_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.31ns)   --->   "%icmp_ln56_3 = icmp_ult  i8 %tmp_val1_V_2, i8 %p_read_18" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 56 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%xor_ln56_3 = xor i1 %icmp_ln56_3, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 57 'xor' 'xor_ln56_3' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%and_ln1348 = and i1 %xor_ln56_2, i1 %xor_ln56"   --->   Operation 58 'and' 'and_ln1348' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%and_ln1348_2 = and i1 %and_ln1348, i1 %xor_ln890"   --->   Operation 59 'and' 'and_ln1348_2' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%and_ln1348_4 = and i1 %xor_ln56_3, i1 %xor_ln890_1"   --->   Operation 60 'and' 'and_ln1348_4' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_1)   --->   "%and_ln1348_6 = and i1 %and_ln1348_4, i1 %xor_ln56_1"   --->   Operation 61 'and' 'and_ln1348_6' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln1348_1 = and i1 %and_ln1348_6, i1 %and_ln1348_2"   --->   Operation 62 'and' 'and_ln1348_1' <Predicate = (!icmp_ln92)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.31ns)   --->   "%icmp_ln56_4 = icmp_ult  i8 %tmp_val1_V, i8 %p_read_17" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 63 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%xor_ln56_4 = xor i1 %icmp_ln56_4, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 64 'xor' 'xor_ln56_4' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.31ns)   --->   "%icmp_ln56_5 = icmp_ult  i8 %p_read_8, i8 %tmp_val1_V" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 65 'icmp' 'icmp_ln56_5' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%xor_ln56_5 = xor i1 %icmp_ln56_5, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 66 'xor' 'xor_ln56_5' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.31ns)   --->   "%icmp_ln890_2 = icmp_ult  i8 %p_read_7, i8 %tmp_val1_V_1"   --->   Operation 67 'icmp' 'icmp_ln890_2' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%xor_ln890_2 = xor i1 %icmp_ln890_2, i1 1"   --->   Operation 68 'xor' 'xor_ln890_2' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.31ns)   --->   "%icmp_ln56_6 = icmp_ult  i8 %tmp_val1_V_1, i8 %p_read_16" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 69 'icmp' 'icmp_ln56_6' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%xor_ln56_6 = xor i1 %icmp_ln56_6, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 70 'xor' 'xor_ln56_6' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.31ns)   --->   "%icmp_ln890_3 = icmp_ult  i8 %p_read_6, i8 %tmp_val1_V_2"   --->   Operation 71 'icmp' 'icmp_ln890_3' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%xor_ln890_3 = xor i1 %icmp_ln890_3, i1 1"   --->   Operation 72 'xor' 'xor_ln890_3' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.31ns)   --->   "%icmp_ln56_7 = icmp_ult  i8 %tmp_val1_V_2, i8 %p_read_15" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 73 'icmp' 'icmp_ln56_7' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%xor_ln56_7 = xor i1 %icmp_ln56_7, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 74 'xor' 'xor_ln56_7' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%and_ln1348_7 = and i1 %xor_ln56_6, i1 %xor_ln56_4"   --->   Operation 75 'and' 'and_ln1348_7' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%and_ln1348_8 = and i1 %and_ln1348_7, i1 %xor_ln890_2"   --->   Operation 76 'and' 'and_ln1348_8' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%and_ln1348_9 = and i1 %xor_ln56_7, i1 %xor_ln890_3"   --->   Operation 77 'and' 'and_ln1348_9' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_3)   --->   "%and_ln1348_10 = and i1 %and_ln1348_9, i1 %xor_ln56_5"   --->   Operation 78 'and' 'and_ln1348_10' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln1348_3 = and i1 %and_ln1348_10, i1 %and_ln1348_8"   --->   Operation 79 'and' 'and_ln1348_3' <Predicate = (!icmp_ln92)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.31ns)   --->   "%icmp_ln56_8 = icmp_ult  i8 %tmp_val1_V, i8 %p_read_14" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 80 'icmp' 'icmp_ln56_8' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%xor_ln56_8 = xor i1 %icmp_ln56_8, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 81 'xor' 'xor_ln56_8' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.31ns)   --->   "%icmp_ln56_9 = icmp_ult  i8 %p_read_5, i8 %tmp_val1_V" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 82 'icmp' 'icmp_ln56_9' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%xor_ln56_9 = xor i1 %icmp_ln56_9, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 83 'xor' 'xor_ln56_9' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.31ns)   --->   "%icmp_ln890_4 = icmp_ult  i8 %p_read_4, i8 %tmp_val1_V_1"   --->   Operation 84 'icmp' 'icmp_ln890_4' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%xor_ln890_4 = xor i1 %icmp_ln890_4, i1 1"   --->   Operation 85 'xor' 'xor_ln890_4' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.31ns)   --->   "%icmp_ln56_10 = icmp_ult  i8 %tmp_val1_V_1, i8 %p_read_13" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 86 'icmp' 'icmp_ln56_10' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%xor_ln56_10 = xor i1 %icmp_ln56_10, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 87 'xor' 'xor_ln56_10' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.31ns)   --->   "%icmp_ln890_5 = icmp_ult  i8 %p_read_3, i8 %tmp_val1_V_2"   --->   Operation 88 'icmp' 'icmp_ln890_5' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%xor_ln890_5 = xor i1 %icmp_ln890_5, i1 1"   --->   Operation 89 'xor' 'xor_ln890_5' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.31ns)   --->   "%icmp_ln56_11 = icmp_ult  i8 %tmp_val1_V_2, i8 %p_read_12" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 90 'icmp' 'icmp_ln56_11' <Predicate = (!icmp_ln92)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%xor_ln56_11 = xor i1 %icmp_ln56_11, i1 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_inrange.hpp:56]   --->   Operation 91 'xor' 'xor_ln56_11' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%and_ln1348_11 = and i1 %xor_ln56_10, i1 %xor_ln56_8"   --->   Operation 92 'and' 'and_ln1348_11' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%and_ln1348_12 = and i1 %and_ln1348_11, i1 %xor_ln890_4"   --->   Operation 93 'and' 'and_ln1348_12' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%and_ln1348_13 = and i1 %xor_ln56_11, i1 %xor_ln890_5"   --->   Operation 94 'and' 'and_ln1348_13' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln1348_5)   --->   "%and_ln1348_14 = and i1 %and_ln1348_13, i1 %xor_ln56_9"   --->   Operation 95 'and' 'and_ln1348_14' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln1348_5 = and i1 %and_ln1348_14, i1 %and_ln1348_12"   --->   Operation 96 'and' 'and_ln1348_5' <Predicate = (!icmp_ln92)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_1_VITIS_LOOP_96_2_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8294400, i64 2073600"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:96->/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 99 'specpipeline' 'specpipeline_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:96->/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 100 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln1349 = or i1 %and_ln1348_1, i1 %and_ln1348_5"   --->   Operation 101 'or' 'or_ln1349' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln1349_1 = or i1 %or_ln1349, i1 %and_ln1348_3"   --->   Operation 102 'or' 'or_ln1349_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln1349_1, i8 255, i8 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'select' 'select_ln174' <Predicate = (!icmp_ln92)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgHelper1_4101, i8 %select_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (!icmp_ln92)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:155]   --->   Operation 106 'ret' 'ret_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rgb2hsv_4100]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper1_4101]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1              (read             ) [ 000000000]
p_read_2              (read             ) [ 000000000]
cast                  (zext             ) [ 001110000]
cast1                 (zext             ) [ 001110000]
p_read_3              (read             ) [ 000001110]
p_read_4              (read             ) [ 000001110]
p_read_5              (read             ) [ 000001110]
p_read_6              (read             ) [ 000001110]
p_read_7              (read             ) [ 000001110]
p_read_8              (read             ) [ 000001110]
p_read_9              (read             ) [ 000001110]
p_read_10             (read             ) [ 000001110]
p_read_11             (read             ) [ 000001110]
p_read_12             (read             ) [ 000001110]
p_read_13             (read             ) [ 000001110]
p_read_14             (read             ) [ 000001110]
p_read_15             (read             ) [ 000001110]
p_read_16             (read             ) [ 000001110]
p_read_17             (read             ) [ 000001110]
p_read_18             (read             ) [ 000001110]
p_read_19             (read             ) [ 000001110]
p_read_20             (read             ) [ 000001110]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
bound                 (mul              ) [ 000001110]
br_ln92               (br               ) [ 000011110]
indvar_flatten        (phi              ) [ 000001000]
add_ln92              (add              ) [ 000011110]
icmp_ln92             (icmp             ) [ 000001110]
br_ln92               (br               ) [ 000000000]
tmp_V                 (read             ) [ 000000000]
tmp_val1_V            (trunc            ) [ 000000000]
tmp_val1_V_1          (partselect       ) [ 000000000]
tmp_val1_V_2          (partselect       ) [ 000000000]
icmp_ln56             (icmp             ) [ 000000000]
xor_ln56              (xor              ) [ 000000000]
icmp_ln56_1           (icmp             ) [ 000000000]
xor_ln56_1            (xor              ) [ 000000000]
icmp_ln890            (icmp             ) [ 000000000]
xor_ln890             (xor              ) [ 000000000]
icmp_ln56_2           (icmp             ) [ 000000000]
xor_ln56_2            (xor              ) [ 000000000]
icmp_ln890_1          (icmp             ) [ 000000000]
xor_ln890_1           (xor              ) [ 000000000]
icmp_ln56_3           (icmp             ) [ 000000000]
xor_ln56_3            (xor              ) [ 000000000]
and_ln1348            (and              ) [ 000000000]
and_ln1348_2          (and              ) [ 000000000]
and_ln1348_4          (and              ) [ 000000000]
and_ln1348_6          (and              ) [ 000000000]
and_ln1348_1          (and              ) [ 000001010]
icmp_ln56_4           (icmp             ) [ 000000000]
xor_ln56_4            (xor              ) [ 000000000]
icmp_ln56_5           (icmp             ) [ 000000000]
xor_ln56_5            (xor              ) [ 000000000]
icmp_ln890_2          (icmp             ) [ 000000000]
xor_ln890_2           (xor              ) [ 000000000]
icmp_ln56_6           (icmp             ) [ 000000000]
xor_ln56_6            (xor              ) [ 000000000]
icmp_ln890_3          (icmp             ) [ 000000000]
xor_ln890_3           (xor              ) [ 000000000]
icmp_ln56_7           (icmp             ) [ 000000000]
xor_ln56_7            (xor              ) [ 000000000]
and_ln1348_7          (and              ) [ 000000000]
and_ln1348_8          (and              ) [ 000000000]
and_ln1348_9          (and              ) [ 000000000]
and_ln1348_10         (and              ) [ 000000000]
and_ln1348_3          (and              ) [ 000001010]
icmp_ln56_8           (icmp             ) [ 000000000]
xor_ln56_8            (xor              ) [ 000000000]
icmp_ln56_9           (icmp             ) [ 000000000]
xor_ln56_9            (xor              ) [ 000000000]
icmp_ln890_4          (icmp             ) [ 000000000]
xor_ln890_4           (xor              ) [ 000000000]
icmp_ln56_10          (icmp             ) [ 000000000]
xor_ln56_10           (xor              ) [ 000000000]
icmp_ln890_5          (icmp             ) [ 000000000]
xor_ln890_5           (xor              ) [ 000000000]
icmp_ln56_11          (icmp             ) [ 000000000]
xor_ln56_11           (xor              ) [ 000000000]
and_ln1348_11         (and              ) [ 000000000]
and_ln1348_12         (and              ) [ 000000000]
and_ln1348_13         (and              ) [ 000000000]
and_ln1348_14         (and              ) [ 000000000]
and_ln1348_5          (and              ) [ 000001010]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specpipeline_ln96     (specpipeline     ) [ 000000000]
specloopname_ln96     (specloopname     ) [ 000000000]
or_ln1349             (or               ) [ 000000000]
or_ln1349_1           (or               ) [ 000000000]
select_ln174          (select           ) [ 000000000]
write_ln174           (write            ) [ 000000000]
br_ln0                (br               ) [ 000011110]
ret_ln155             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rgb2hsv_4100">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2hsv_4100"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgHelper1_4101">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper1_4101"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_1_VITIS_LOOP_96_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_3_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_4_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_5_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_6_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_7_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_8_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_9_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_10_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_11_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_12_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_13_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read_14_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_15_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_16_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_17_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_18_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_19_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read_20_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln174_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvar_flatten_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="indvar_flatten_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="cast1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln92_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln92_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_val1_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_val1_V/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_val1_V_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="24" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="0" index="3" bw="5" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_val1_V_1/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_val1_V_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="24" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_val1_V_2/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln56_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln56_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln56_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="2"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_1/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln56_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_1/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln890_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="2"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln890_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln56_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="2"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_2/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln56_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_2/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln890_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="2"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln890_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890_1/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln56_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_3/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="xor_ln56_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_3/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="and_ln1348_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="and_ln1348_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln1348_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_4/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln1348_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_6/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln1348_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_1/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln56_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="2"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_4/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln56_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_4/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln56_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="2"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_5/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln56_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_5/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln890_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_2/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln890_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890_2/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln56_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="2"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_6/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xor_ln56_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_6/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln890_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="2"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_3/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln890_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890_3/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln56_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="2"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_7/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln56_7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_7/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln1348_7_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_7/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln1348_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_8/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="and_ln1348_9_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_9/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln1348_10_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_10/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln1348_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_3/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln56_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="2"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_8/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln56_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_8/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln56_9_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="2"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_9/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln56_9_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_9/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln890_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_4/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln890_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890_4/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln56_10_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="2"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_10/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="xor_ln56_10_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_10/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln890_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="2"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_5/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln890_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890_5/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln56_11_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="2"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_11/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln56_11_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_11/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="and_ln1348_11_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_11/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln1348_12_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_12/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln1348_13_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_13/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="and_ln1348_14_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_14/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln1348_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1348_5/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln1349_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="0" index="1" bw="1" slack="1"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1349/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln1349_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1349_1/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln174_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/7 "/>
</bind>
</comp>

<comp id="589" class="1007" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="cast_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="600" class="1005" name="cast1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="p_read_3_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="2"/>
<pin id="607" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="p_read_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="2"/>
<pin id="612" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_read_5_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="2"/>
<pin id="617" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_read_6_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="2"/>
<pin id="622" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_read_7_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="2"/>
<pin id="627" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_read_8_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="2"/>
<pin id="632" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_read_9_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="2"/>
<pin id="637" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="640" class="1005" name="p_read_10_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="2"/>
<pin id="642" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="645" class="1005" name="p_read_11_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="2"/>
<pin id="647" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="650" class="1005" name="p_read_12_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="2"/>
<pin id="652" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="655" class="1005" name="p_read_13_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="2"/>
<pin id="657" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_read_14_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="2"/>
<pin id="662" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="665" class="1005" name="p_read_15_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="2"/>
<pin id="667" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="670" class="1005" name="p_read_16_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="2"/>
<pin id="672" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="675" class="1005" name="p_read_17_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="2"/>
<pin id="677" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_read_18_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="2"/>
<pin id="682" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_18 "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_read_19_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="2"/>
<pin id="687" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_read_20_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="2"/>
<pin id="692" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="695" class="1005" name="bound_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln92_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln92_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="709" class="1005" name="and_ln1348_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln1348_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="and_ln1348_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln1348_3 "/>
</bind>
</comp>

<comp id="719" class="1005" name="and_ln1348_5_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln1348_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="102" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="96" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="233" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="233" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="216" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="216" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="216" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="259" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="259" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="70" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="263" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="263" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="273" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="70" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="273" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="321" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="288" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="310" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="343" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="332" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="299" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="355" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="259" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="259" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="263" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="263" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="273" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="70" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="273" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="70" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="417" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="384" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="406" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="439" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="428" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="395" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="451" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="259" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="259" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="263" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="263" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="273" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="273" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="513" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="480" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="502" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="535" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="524" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="491" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="547" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="92" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="580" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="593"><net_src comp="240" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="244" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="240" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="603"><net_src comp="244" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="608"><net_src comp="108" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="613"><net_src comp="114" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="618"><net_src comp="120" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="623"><net_src comp="126" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="628"><net_src comp="132" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="633"><net_src comp="138" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="638"><net_src comp="144" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="643"><net_src comp="150" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="648"><net_src comp="156" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="653"><net_src comp="162" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="658"><net_src comp="168" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="663"><net_src comp="174" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="668"><net_src comp="180" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="673"><net_src comp="186" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="678"><net_src comp="192" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="683"><net_src comp="198" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="688"><net_src comp="204" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="693"><net_src comp="210" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="698"><net_src comp="589" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="703"><net_src comp="248" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="708"><net_src comp="254" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="373" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="717"><net_src comp="469" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="722"><net_src comp="565" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="571" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rgb2hsv_4100 | {}
	Port: imgHelper1_4101 | {7 }
 - Input state : 
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : rgb2hsv_4100 | {6 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : imgHelper1_4101 | {}
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read1 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read2 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read3 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read4 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read5 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read6 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read7 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read8 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read9 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read10 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read11 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read12 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read13 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read14 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read15 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read16 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read17 | {4 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read18 | {1 }
	Port: xFInRange<9, 0, 2160, 3840, 15, 0, 1, 9, 1, 3> : p_read19 | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
	State 3
	State 4
	State 5
		add_ln92 : 1
		icmp_ln92 : 1
		br_ln92 : 2
	State 6
		icmp_ln56 : 1
		xor_ln56 : 2
		icmp_ln56_1 : 1
		xor_ln56_1 : 2
		icmp_ln890 : 1
		xor_ln890 : 2
		icmp_ln56_2 : 1
		xor_ln56_2 : 2
		icmp_ln890_1 : 1
		xor_ln890_1 : 2
		icmp_ln56_3 : 1
		xor_ln56_3 : 2
		and_ln1348 : 2
		and_ln1348_2 : 2
		and_ln1348_4 : 2
		and_ln1348_6 : 2
		and_ln1348_1 : 2
		icmp_ln56_4 : 1
		xor_ln56_4 : 2
		icmp_ln56_5 : 1
		xor_ln56_5 : 2
		icmp_ln890_2 : 1
		xor_ln890_2 : 2
		icmp_ln56_6 : 1
		xor_ln56_6 : 2
		icmp_ln890_3 : 1
		xor_ln890_3 : 2
		icmp_ln56_7 : 1
		xor_ln56_7 : 2
		and_ln1348_7 : 2
		and_ln1348_8 : 2
		and_ln1348_9 : 2
		and_ln1348_10 : 2
		and_ln1348_3 : 2
		icmp_ln56_8 : 1
		xor_ln56_8 : 2
		icmp_ln56_9 : 1
		xor_ln56_9 : 2
		icmp_ln890_4 : 1
		xor_ln890_4 : 2
		icmp_ln56_10 : 1
		xor_ln56_10 : 2
		icmp_ln890_5 : 1
		xor_ln890_5 : 2
		icmp_ln56_11 : 1
		xor_ln56_11 : 2
		and_ln1348_11 : 2
		and_ln1348_12 : 2
		and_ln1348_13 : 2
		and_ln1348_14 : 2
		and_ln1348_5 : 2
	State 7
		write_ln174 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln92_fu_254     |    0    |    0    |    12   |
|          |     icmp_ln56_fu_283     |    0    |    0    |    4    |
|          |    icmp_ln56_1_fu_294    |    0    |    0    |    4    |
|          |     icmp_ln890_fu_305    |    0    |    0    |    4    |
|          |    icmp_ln56_2_fu_316    |    0    |    0    |    4    |
|          |    icmp_ln890_1_fu_327   |    0    |    0    |    4    |
|          |    icmp_ln56_3_fu_338    |    0    |    0    |    4    |
|          |    icmp_ln56_4_fu_379    |    0    |    0    |    4    |
|          |    icmp_ln56_5_fu_390    |    0    |    0    |    4    |
|   icmp   |    icmp_ln890_2_fu_401   |    0    |    0    |    4    |
|          |    icmp_ln56_6_fu_412    |    0    |    0    |    4    |
|          |    icmp_ln890_3_fu_423   |    0    |    0    |    4    |
|          |    icmp_ln56_7_fu_434    |    0    |    0    |    4    |
|          |    icmp_ln56_8_fu_475    |    0    |    0    |    4    |
|          |    icmp_ln56_9_fu_486    |    0    |    0    |    4    |
|          |    icmp_ln890_4_fu_497   |    0    |    0    |    4    |
|          |    icmp_ln56_10_fu_508   |    0    |    0    |    4    |
|          |    icmp_ln890_5_fu_519   |    0    |    0    |    4    |
|          |    icmp_ln56_11_fu_530   |    0    |    0    |    4    |
|----------|--------------------------|---------|---------|---------|
|    add   |      add_ln92_fu_248     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |      xor_ln56_fu_288     |    0    |    0    |    1    |
|          |     xor_ln56_1_fu_299    |    0    |    0    |    1    |
|          |     xor_ln890_fu_310     |    0    |    0    |    1    |
|          |     xor_ln56_2_fu_321    |    0    |    0    |    1    |
|          |    xor_ln890_1_fu_332    |    0    |    0    |    1    |
|          |     xor_ln56_3_fu_343    |    0    |    0    |    1    |
|          |     xor_ln56_4_fu_384    |    0    |    0    |    1    |
|          |     xor_ln56_5_fu_395    |    0    |    0    |    1    |
|    xor   |    xor_ln890_2_fu_406    |    0    |    0    |    1    |
|          |     xor_ln56_6_fu_417    |    0    |    0    |    1    |
|          |    xor_ln890_3_fu_428    |    0    |    0    |    1    |
|          |     xor_ln56_7_fu_439    |    0    |    0    |    1    |
|          |     xor_ln56_8_fu_480    |    0    |    0    |    1    |
|          |     xor_ln56_9_fu_491    |    0    |    0    |    1    |
|          |    xor_ln890_4_fu_502    |    0    |    0    |    1    |
|          |    xor_ln56_10_fu_513    |    0    |    0    |    1    |
|          |    xor_ln890_5_fu_524    |    0    |    0    |    1    |
|          |    xor_ln56_11_fu_535    |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln1348_fu_349    |    0    |    0    |    1    |
|          |    and_ln1348_2_fu_355   |    0    |    0    |    1    |
|          |    and_ln1348_4_fu_361   |    0    |    0    |    1    |
|          |    and_ln1348_6_fu_367   |    0    |    0    |    1    |
|          |    and_ln1348_1_fu_373   |    0    |    0    |    1    |
|          |    and_ln1348_7_fu_445   |    0    |    0    |    1    |
|          |    and_ln1348_8_fu_451   |    0    |    0    |    1    |
|    and   |    and_ln1348_9_fu_457   |    0    |    0    |    1    |
|          |   and_ln1348_10_fu_463   |    0    |    0    |    1    |
|          |    and_ln1348_3_fu_469   |    0    |    0    |    1    |
|          |   and_ln1348_11_fu_541   |    0    |    0    |    1    |
|          |   and_ln1348_12_fu_547   |    0    |    0    |    1    |
|          |   and_ln1348_13_fu_553   |    0    |    0    |    1    |
|          |   and_ln1348_14_fu_559   |    0    |    0    |    1    |
|          |    and_ln1348_5_fu_565   |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln174_fu_580   |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    or    |     or_ln1349_fu_571     |    0    |    0    |    1    |
|          |    or_ln1349_1_fu_575    |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_589        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_read_1_read_fu_96   |    0    |    0    |    0    |
|          |   p_read_2_read_fu_102   |    0    |    0    |    0    |
|          |   p_read_3_read_fu_108   |    0    |    0    |    0    |
|          |   p_read_4_read_fu_114   |    0    |    0    |    0    |
|          |   p_read_5_read_fu_120   |    0    |    0    |    0    |
|          |   p_read_6_read_fu_126   |    0    |    0    |    0    |
|          |   p_read_7_read_fu_132   |    0    |    0    |    0    |
|          |   p_read_8_read_fu_138   |    0    |    0    |    0    |
|          |   p_read_9_read_fu_144   |    0    |    0    |    0    |
|          |   p_read_10_read_fu_150  |    0    |    0    |    0    |
|   read   |   p_read_11_read_fu_156  |    0    |    0    |    0    |
|          |   p_read_12_read_fu_162  |    0    |    0    |    0    |
|          |   p_read_13_read_fu_168  |    0    |    0    |    0    |
|          |   p_read_14_read_fu_174  |    0    |    0    |    0    |
|          |   p_read_15_read_fu_180  |    0    |    0    |    0    |
|          |   p_read_16_read_fu_186  |    0    |    0    |    0    |
|          |   p_read_17_read_fu_192  |    0    |    0    |    0    |
|          |   p_read_18_read_fu_198  |    0    |    0    |    0    |
|          |   p_read_19_read_fu_204  |    0    |    0    |    0    |
|          |   p_read_20_read_fu_210  |    0    |    0    |    0    |
|          |     tmp_V_read_fu_216    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_222 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |        cast_fu_240       |    0    |    0    |    0    |
|          |       cast1_fu_244       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     tmp_val1_V_fu_259    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|    tmp_val1_V_1_fu_263   |    0    |    0    |    0    |
|          |    tmp_val1_V_2_fu_273   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   159   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln92_reg_700   |   32   |
| and_ln1348_1_reg_709 |    1   |
| and_ln1348_3_reg_714 |    1   |
| and_ln1348_5_reg_719 |    1   |
|     bound_reg_695    |   32   |
|     cast1_reg_600    |   32   |
|     cast_reg_595     |   32   |
|   icmp_ln92_reg_705  |    1   |
|indvar_flatten_reg_229|   32   |
|   p_read_10_reg_640  |    8   |
|   p_read_11_reg_645  |    8   |
|   p_read_12_reg_650  |    8   |
|   p_read_13_reg_655  |    8   |
|   p_read_14_reg_660  |    8   |
|   p_read_15_reg_665  |    8   |
|   p_read_16_reg_670  |    8   |
|   p_read_17_reg_675  |    8   |
|   p_read_18_reg_680  |    8   |
|   p_read_19_reg_685  |    8   |
|   p_read_20_reg_690  |    8   |
|   p_read_3_reg_605   |    8   |
|   p_read_4_reg_610   |    8   |
|   p_read_5_reg_615   |    8   |
|   p_read_6_reg_620   |    8   |
|   p_read_7_reg_625   |    8   |
|   p_read_8_reg_630   |    8   |
|   p_read_9_reg_635   |    8   |
+----------------------+--------+
|         Total        |   308  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_589 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_589 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  2.596  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   159  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   308  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   308  |   177  |
+-----------+--------+--------+--------+--------+
