


ARM Macro Assembler    Page 1 


    1 00000000         ;/*
    2 00000000         ; * Copyright (c) 2006-2022, RT-Thread Development Team
    3 00000000         ; *
    4 00000000         ; * SPDX-License-Identifier: Apache-2.0
    5 00000000         ; *
    6 00000000         ; * Change Logs:
    7 00000000         ; * Date           Author       Notes
    8 00000000         ; * 2010-01-25     Bernard      first version
    9 00000000         ; * 2012-06-01     aozima       set pendsv priority to 0
                       xFF.
   10 00000000         ; * 2012-08-17     aozima       fixed bug: store r8 - r1
                       1.
   11 00000000         ; * 2013-06-18     aozima       add restore MSP feature.
                       
   12 00000000         ; * 2019-03-31     xuzhuoyi     port to Cortex-M23.
   13 00000000         ; */
   14 00000000         
   15 00000000         ;/**
   16 00000000         ; * @addtogroup CORTEX-M23
   17 00000000         ; */
   18 00000000         ;/*@{*/
   19 00000000         
   20 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ; Vector Table Offs
                                                            et Register
   21 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; interrupt control
                                                             state register
   22 00000000 E000ED20 
                       NVIC_SHPR3
                               EQU              0xE000ED20  ; system priority r
                                                            egister (2)
   23 00000000 FFFF0000 
                       NVIC_PENDSV_PRI
                               EQU              0xFFFF0000  ; PendSV and SysTic
                                                            k priority value (l
                                                            owest)
   24 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; value to trigger 
                                                            PendSV exception
   25 00000000         
   26 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   27 00000000                 THUMB
   28 00000000                 REQUIRE8
   29 00000000                 PRESERVE8
   30 00000000         
   31 00000000                 IMPORT           rt_thread_switch_interrupt_flag
   32 00000000                 IMPORT           rt_interrupt_from_thread
   33 00000000                 IMPORT           rt_interrupt_to_thread
   34 00000000         
   35 00000000         ;/*
   36 00000000         ; * rt_base_t rt_hw_interrupt_disable();
   37 00000000         ; */
   38 00000000         rt_hw_interrupt_disable
                               PROC



ARM Macro Assembler    Page 2 


   39 00000000                 EXPORT           rt_hw_interrupt_disable
   40 00000000 F3EF 8010       MRS              r0, PRIMASK
   41 00000004 B672            CPSID            I
   42 00000006 4770            BX               LR
   43 00000008                 ENDP
   44 00000008         
   45 00000008         ;/*
   46 00000008         ; * void rt_hw_interrupt_enable(rt_base_t level);
   47 00000008         ; */
   48 00000008         rt_hw_interrupt_enable
                               PROC
   49 00000008                 EXPORT           rt_hw_interrupt_enable
   50 00000008 F380 8810       MSR              PRIMASK, r0
   51 0000000C 4770            BX               LR
   52 0000000E                 ENDP
   53 0000000E         
   54 0000000E         ;/*
   55 0000000E         ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 
                       to);
   56 0000000E         ; * r0 --> from
   57 0000000E         ; * r1 --> to
   58 0000000E         ; */
   59 0000000E         rt_hw_context_switch_interrupt
   60 0000000E                 EXPORT           rt_hw_context_switch_interrupt
   61 0000000E         rt_hw_context_switch
                               PROC
   62 0000000E                 EXPORT           rt_hw_context_switch
   63 0000000E         
   64 0000000E         ; set rt_thread_switch_interrupt_flag to 1
   65 0000000E 4A2C            LDR              r2, =rt_thread_switch_interrupt
_flag
   66 00000010 6813            LDR              r3, [r2]
   67 00000012 2B01            CMP              r3, #1
   68 00000014 D003            BEQ              _reswitch
   69 00000016 2301            MOVS             r3, #0x01
   70 00000018 6013            STR              r3, [r2]
   71 0000001A         
   72 0000001A 4A2A            LDR              r2, =rt_interrupt_from_thread ;
                                                             set rt_interrupt_f
                                                            rom_thread
   73 0000001C 6010            STR              r0, [r2]
   74 0000001E         
   75 0000001E         _reswitch
   76 0000001E 4A2A            LDR              r2, =rt_interrupt_to_thread ; s
                                                            et rt_interrupt_to_
                                                            thread
   77 00000020 6011            STR              r1, [r2]
   78 00000022         
   79 00000022 482A            LDR              r0, =NVIC_INT_CTRL ; trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   80 00000024 492A            LDR              r1, =NVIC_PENDSVSET
   81 00000026 6001            STR              r1, [r0]
   82 00000028 4770            BX               LR
   83 0000002A                 ENDP
   84 0000002A         
   85 0000002A         ; r0 --> switch from thread stack
   86 0000002A         ; r1 --> switch to thread stack



ARM Macro Assembler    Page 3 


   87 0000002A         ; psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [from
                       ] stack
   88 0000002A         PendSV_Handler
                               PROC
   89 0000002A                 EXPORT           PendSV_Handler
   90 0000002A         
   91 0000002A         ; disable interrupt to protect context switch
   92 0000002A F3EF 8210       MRS              r2, PRIMASK
   93 0000002E B672            CPSID            I
   94 00000030         
   95 00000030         ; get rt_thread_switch_interrupt_flag
   96 00000030 4823            LDR              r0, =rt_thread_switch_interrupt
_flag
   97 00000032 6801            LDR              r1, [r0]
   98 00000034 2900            CMP              r1, #0x00
   99 00000036 D01D            BEQ              pendsv_exit ; pendsv already ha
                                                            ndled
  100 00000038         
  101 00000038         ; clear rt_thread_switch_interrupt_flag to 0
  102 00000038 2100            MOVS             r1, #0x00
  103 0000003A 6001            STR              r1, [r0]
  104 0000003C         
  105 0000003C 4821            LDR              r0, =rt_interrupt_from_thread
  106 0000003E 6801            LDR              r1, [r0]
  107 00000040 2900            CMP              r1, #0x00
  108 00000042 D00A            BEQ              switch_to_thread ; skip registe
                                                            r save at the first
                                                             time
  109 00000044         
  110 00000044 F3EF 8109       MRS              r1, psp     ; get from thread s
                                                            tack pointer
  111 00000048         
  112 00000048 3920            SUBS             r1, r1, #0x20 ; space for {r4 -
                                                             r7} and {r8 - r11}
                                                            
  113 0000004A 6800            LDR              r0, [r0]
  114 0000004C 6001            STR              r1, [r0]    ; update from threa
                                                            d stack pointer
  115 0000004E         
  116 0000004E C1F0            STMIA            r1!, {r4 - r7} ; push thread {r
                                                            4 - r7} register to
                                                             thread stack
  117 00000050         
  118 00000050 4644            MOV              r4, r8      ; mov thread {r8 - 
                                                            r11} to {r4 - r7}
  119 00000052 464D            MOV              r5, r9
  120 00000054 4656            MOV              r6, r10
  121 00000056 465F            MOV              r7, r11
  122 00000058 C1F0            STMIA            r1!, {r4 - r7} ; push thread {r
                                                            8 - r11} high regis
                                                            ter to thread stack
                                                            
  123 0000005A         
  124 0000005A         switch_to_thread
  125 0000005A 491B            LDR              r1, =rt_interrupt_to_thread
  126 0000005C 6809            LDR              r1, [r1]
  127 0000005E 6809            LDR              r1, [r1]    ; load thread stack
                                                             pointer
  128 00000060         



ARM Macro Assembler    Page 4 


  129 00000060 C9F0            LDMIA            r1!, {r4 - r7} ; pop thread {r4
                                                             - r7} register fro
                                                            m thread stack
  130 00000062 B4F0            PUSH             {r4 - r7}   ; push {r4 - r7} to
                                                             MSP for copy {r8 -
                                                             r11}
  131 00000064         
  132 00000064 C9F0            LDMIA            r1!, {r4 - r7} ; pop thread {r8
                                                             - r11} high regist
                                                            er from thread stac
                                                            k to {r4 - r7}
  133 00000066 46A0            MOV              r8,  r4     ; mov {r4 - r7} to 
                                                            {r8 - r11}
  134 00000068 46A9            MOV              r9,  r5
  135 0000006A 46B2            MOV              r10, r6
  136 0000006C 46BB            MOV              r11, r7
  137 0000006E         
  138 0000006E BCF0            POP              {r4 - r7}   ; pop {r4 - r7} fro
                                                            m MSP
  139 00000070         
  140 00000070 F381 8809       MSR              psp, r1     ; update stack poin
                                                            ter
  141 00000074         
  142 00000074         pendsv_exit
  143 00000074         ; restore interrupt
  144 00000074 F382 8810       MSR              PRIMASK, r2
  145 00000078         
  146 00000078 2003            MOVS             r0, #0x03
  147 0000007A 4240            RSBS             r0, r0, #0x00
  148 0000007C 4700            BX               r0
  149 0000007E                 ENDP
  150 0000007E         
  151 0000007E         ;/*
  152 0000007E         ; * void rt_hw_context_switch_to(rt_uint32 to);
  153 0000007E         ; * r0 --> to
  154 0000007E         ; * this fucntion is used to perform the first thread sw
                       itch
  155 0000007E         ; */
  156 0000007E         rt_hw_context_switch_to
                               PROC
  157 0000007E                 EXPORT           rt_hw_context_switch_to
  158 0000007E         ; set to thread
  159 0000007E 4912            LDR              r1, =rt_interrupt_to_thread
  160 00000080 6008            STR              r0, [r1]
  161 00000082         
  162 00000082         ; set from thread to 0
  163 00000082 4910            LDR              r1, =rt_interrupt_from_thread
  164 00000084 2000            MOVS             r0, #0x0
  165 00000086 6008            STR              r0, [r1]
  166 00000088         
  167 00000088         ; set interrupt flag to 1
  168 00000088 490D            LDR              r1, =rt_thread_switch_interrupt
_flag
  169 0000008A 2001            MOVS             r0, #1
  170 0000008C 6008            STR              r0, [r1]
  171 0000008E         
  172 0000008E         ; set the PendSV and SysTick exception priority
  173 0000008E 4811            LDR              r0, =NVIC_SHPR3
  174 00000090 4911            LDR              r1, =NVIC_PENDSV_PRI



ARM Macro Assembler    Page 5 


  175 00000092 6802            LDR              r2, [r0,#0x00] ; read
  176 00000094 4311            ORRS             r1,r1,r2    ; modify
  177 00000096 6001            STR              r1, [r0]    ; write-back
  178 00000098         
  179 00000098         ; trigger the PendSV exception (causes context switch)
  180 00000098 480C            LDR              r0, =NVIC_INT_CTRL
  181 0000009A 490D            LDR              r1, =NVIC_PENDSVSET
  182 0000009C 6001            STR              r1, [r0]
  183 0000009E         
  184 0000009E         ; restore MSP
  185 0000009E 480F            LDR              r0, =SCB_VTOR
  186 000000A0 6800            LDR              r0, [r0]
  187 000000A2 6800            LDR              r0, [r0]
  188 000000A4 F380 8808       MSR              msp, r0
  189 000000A8         
  190 000000A8         ; enable interrupts at processor level
  191 000000A8 B662            CPSIE            I
  192 000000AA         
  193 000000AA         ; ensure PendSV exception taken place before subsequent 
                       operation
  194 000000AA F3BF 8F4F       DSB
  195 000000AE F3BF 8F6F       ISB
  196 000000B2         
  197 000000B2         ; never reach here!
  198 000000B2                 ENDP
  199 000000B2         
  200 000000B2         ; compatible with old version
  201 000000B2         rt_hw_interrupt_thread_switch
                               PROC
  202 000000B2                 EXPORT           rt_hw_interrupt_thread_switch
  203 000000B2 4770            BX               lr
  204 000000B4                 ENDP
  205 000000B4         
  206 000000B4                 IMPORT           rt_hw_hard_fault_exception
  207 000000B4         
  208 000000B4         HardFault_Handler
                               PROC
  209 000000B4                 EXPORT           HardFault_Handler
  210 000000B4         
  211 000000B4         ; get current context
  212 000000B4 F3EF 8009       MRS              r0, psp     ; get fault thread 
                                                            stack pointer
  213 000000B8 B500            PUSH             {lr}
  214 000000BA F7FF FFFE       BL               rt_hw_hard_fault_exception
  215 000000BE BD00            POP              {pc}
  216 000000C0                 ENDP
  217 000000C0         
  218 000000C0                 ALIGN            4
  219 000000C0         
  220 000000C0                 END
              00000000 
              00000000 
              00000000 
              E000ED04 
              10000000 
              E000ED20 
              FFFF0000 
              E000ED08 
Command Line: --debug --xref --diag_suppress=9931,A1950W --cpu=Cortex-M23 --dep



ARM Macro Assembler    Page 6 


end=.\objects\context_rvds.d -o.\objects\context_rvds.o -I.\RTE\_Target_1 --pre
define="__UVISION_VERSION SETA 543" --predefine="_RTE_ SETA 1" --list=.\listing
s\context_rvds.lst ..\..\..\libcpu\arm\cortex-m23\context_rvds.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 26 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      None
Comment: .text unused
HardFault_Handler 000000B4

Symbol: HardFault_Handler
   Definitions
      At line 208 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 209 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: HardFault_Handler used once
PendSV_Handler 0000002A

Symbol: PendSV_Handler
   Definitions
      At line 88 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 89 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: PendSV_Handler used once
_reswitch 0000001E

Symbol: _reswitch
   Definitions
      At line 75 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 68 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: _reswitch used once
pendsv_exit 00000074

Symbol: pendsv_exit
   Definitions
      At line 142 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 99 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: pendsv_exit used once
rt_hw_context_switch 0000000E

Symbol: rt_hw_context_switch
   Definitions
      At line 61 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 62 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: rt_hw_context_switch used once
rt_hw_context_switch_interrupt 0000000E

Symbol: rt_hw_context_switch_interrupt
   Definitions
      At line 59 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 60 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: rt_hw_context_switch_interrupt used once
rt_hw_context_switch_to 0000007E

Symbol: rt_hw_context_switch_to



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 156 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 157 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: rt_hw_context_switch_to used once
rt_hw_interrupt_disable 00000000

Symbol: rt_hw_interrupt_disable
   Definitions
      At line 38 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 39 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: rt_hw_interrupt_disable used once
rt_hw_interrupt_enable 00000008

Symbol: rt_hw_interrupt_enable
   Definitions
      At line 48 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 49 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: rt_hw_interrupt_enable used once
rt_hw_interrupt_thread_switch 000000B2

Symbol: rt_hw_interrupt_thread_switch
   Definitions
      At line 201 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 202 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: rt_hw_interrupt_thread_switch used once
switch_to_thread 0000005A

Symbol: switch_to_thread
   Definitions
      At line 124 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 108 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: switch_to_thread used once
12 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 21 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 79 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 180 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 24 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 80 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 181 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S

NVIC_PENDSV_PRI FFFF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 23 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 174 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: NVIC_PENDSV_PRI used once
NVIC_SHPR3 E000ED20

Symbol: NVIC_SHPR3
   Definitions
      At line 22 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 173 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: NVIC_SHPR3 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 20 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 185 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: SCB_VTOR used once
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_hw_hard_fault_exception 00000000

Symbol: rt_hw_hard_fault_exception
   Definitions
      At line 206 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 214 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
Comment: rt_hw_hard_fault_exception used once
rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 32 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 72 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 105 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 163 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 33 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 76 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 125 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 159 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 31 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
   Uses
      At line 65 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 96 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S
      At line 168 in file ..\..\..\libcpu\arm\cortex-m23\context_rvds.S

4 symbols
355 symbols in table
