;redcode
;assert 1
	SPL 0, #-502
	CMP -807, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB -807, <-120
	SUB -807, <-120
	ADD 210, 60
	DJN -1, @-20
	SUB @121, 103
	SUB @129, <506
	SUB @129, <506
	SUB <0, @2
	DJN -1, @-20
	SUB @129, <506
	SUB @121, 103
	SUB @121, 103
	SUB @129, <506
	ADD 210, 30
	ADD 292, 60
	MOV -29, <-20
	ADD -110, 9
	ADD 292, 60
	SUB @129, <506
	ADD -110, 9
	MOV -1, <-20
	SUB @129, <506
	SPL 0, #-502
	SUB @129, <506
	SPL 0, #-502
	MOV -4, <-20
	SUB @129, <506
	MOV -4, <-20
	ADD @121, 100
	ADD 292, 61
	SUB @-127, 100
	CMP @121, 103
	ADD -110, 9
	DJN -1, @-20
	ADD -110, 9
	SUB @121, 106
	SUB @121, 106
	ADD -110, 9
	SUB @2, 2
	SLT @2, 2
	SUB @121, 103
	SUB @124, 106
	DJN -1, @-20
	MOV -29, <-20
	CMP -807, <-120
	MOV -1, <-20
