<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::PostGenericScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1PostGenericScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PostGenericScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1PostGenericScheduler.html" title="PostGenericScheduler - Interface to the scheduling algorithm used by ScheduleDAGMI. ">PostGenericScheduler</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>.  
 <a href="classllvm_1_1PostGenericScheduler.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::PostGenericScheduler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1PostGenericScheduler__inherit__graph.svg" width="226" height="262"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::PostGenericScheduler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1PostGenericScheduler__coll__graph.svg" width="2936" height="1900"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac8d3e1ce009ee1e50dfd8897346404bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</td></tr>
<tr class="separator:ac8d3e1ce009ee1e50dfd8897346404bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a685edcf3974ea7f1eaac95c655715"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ab6a685edcf3974ea7f1eaac95c655715">~PostGenericScheduler</a> () override=default</td></tr>
<tr class="separator:ab6a685edcf3974ea7f1eaac95c655715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4758631028c5ed6276e33ac9dccb4bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs) override</td></tr>
<tr class="memdesc:ae4758631028c5ed6276e33ac9dccb4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="#ae4758631028c5ed6276e33ac9dccb4bf">More...</a><br /></td></tr>
<tr class="separator:ae4758631028c5ed6276e33ac9dccb4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166bd59cd27ad6b2986ca7d7482e3013"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a166bd59cd27ad6b2986ca7d7482e3013"><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRA scheduling does not track pressure.  <a href="#a166bd59cd27ad6b2986ca7d7482e3013">More...</a><br /></td></tr>
<tr class="separator:a166bd59cd27ad6b2986ca7d7482e3013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744ad04adf5ae507a33542ec18b0d97f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *Dag) override</td></tr>
<tr class="memdesc:a744ad04adf5ae507a33542ec18b0d97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#a744ad04adf5ae507a33542ec18b0d97f">More...</a><br /></td></tr>
<tr class="separator:a744ad04adf5ae507a33542ec18b0d97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5ca47cbb46d1237ce496179411b03e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">registerRoots</a> () override</td></tr>
<tr class="memdesc:aee5ca47cbb46d1237ce496179411b03e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <a href="#aee5ca47cbb46d1237ce496179411b03e">More...</a><br /></td></tr>
<tr class="separator:aee5ca47cbb46d1237ce496179411b03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a37b0efa51cfd3f6b4729e3298de7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr class="memdesc:af8a37b0efa51cfd3f6b4729e3298de7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the next node to schedule.  <a href="#af8a37b0efa51cfd3f6b4729e3298de7f">More...</a><br /></td></tr>
<tr class="separator:af8a37b0efa51cfd3f6b4729e3298de7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e662247e5a490eb442f3c3fdc03fc55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID) override</td></tr>
<tr class="memdesc:a1e662247e5a490eb442f3c3fdc03fc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="#a1e662247e5a490eb442f3c3fdc03fc55">More...</a><br /></td></tr>
<tr class="separator:a1e662247e5a490eb442f3c3fdc03fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c13266ab002ad2ce608573c4d2c98e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr class="memdesc:a19c13266ab002ad2ce608573c4d2c98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called after <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes.  <a href="#a19c13266ab002ad2ce608573c4d2c98e">More...</a><br /></td></tr>
<tr class="separator:a19c13266ab002ad2ce608573c4d2c98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2207fcd69085e114fe45fb49276ff2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:a7b2207fcd69085e114fe45fb49276ff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="#a7b2207fcd69085e114fe45fb49276ff2">More...</a><br /></td></tr>
<tr class="separator:a7b2207fcd69085e114fe45fb49276ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32bc6bea26f0dc3cc421145f6c41af6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:ac32bc6bea26f0dc3cc421145f6c41af6"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="#ac32bc6bea26f0dc3cc421145f6c41af6">More...</a><br /></td></tr>
<tr class="separator:ac32bc6bea26f0dc3cc421145f6c41af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a> ()=default</td></tr>
<tr class="separator:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if lanemasks should be tracked.  <a href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">More...</a><br /></td></tr>
<tr class="separator:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that MBB is about to be processed.  <a href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">More...</a><br /></td></tr>
<tr class="separator:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a> ()</td></tr>
<tr class="memdesc:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that current MBB is done.  <a href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">More...</a><br /></td></tr>
<tr class="separator:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ad9f7d64df62c7391f08ec630ea104e71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">tryCandidate</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand)</td></tr>
<tr class="memdesc:ad9f7d64df62c7391f08ec630ea104e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply a set of heuristics to a new candidate for PostRA scheduling.  <a href="#ad9f7d64df62c7391f08ec630ea104e71">More...</a><br /></td></tr>
<tr class="separator:ad9f7d64df62c7391f08ec630ea104e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ed66e777f4e48ebe10a98a82db746b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">pickNodeFromQueue</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand)</td></tr>
<tr class="separator:ac0ed66e777f4e48ebe10a98a82db746b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:abf7a31296b8d3ede091a25b7777c3a15 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">GenericSchedulerBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</td></tr>
<tr class="separator:abf7a31296b8d3ede091a25b7777c3a15 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy, <a class="el" href="classbool.html">bool</a> IsPostRA, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *OtherZone)</td></tr>
<tr class="memdesc:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html" title="Policy for scheduling the next instruction in the candidate&#39;s zone. ">CandPolicy</a> given a scheduling zone given the current resources and latencies inside and outside the zone.  <a href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">More...</a><br /></td></tr>
<tr class="separator:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc28b204833d49b88dbeceb366b7439 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand)</td></tr>
<tr class="separator:a0fc28b204833d49b88dbeceb366b7439 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a228f5e150e68f65407ed303218827a0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a">DAG</a> = nullptr</td></tr>
<tr class="separator:a228f5e150e68f65407ed303218827a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406dc33395b3fd7b56da9a33fbccdc82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a></td></tr>
<tr class="separator:a406dc33395b3fd7b56da9a33fbccdc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a754613da40b20e5eb168b9a5cb545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545">BotRoots</a></td></tr>
<tr class="separator:ab8a754613da40b20e5eb168b9a5cb545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:ad0f9f52bf2f7c54d9546cedd1c47ef45 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a></td></tr>
<tr class="separator:ad0f9f52bf2f7c54d9546cedd1c47ef45 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9730ea0068843718868a8667f52e3680 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a> = nullptr</td></tr>
<tr class="separator:a9730ea0068843718868a8667f52e3680 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9476ffbc2f3f195a2116b13f3186194 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a> = nullptr</td></tr>
<tr class="separator:ae9476ffbc2f3f195a2116b13f3186194 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cab76d375dbb626e5179b96f84fd3dc inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a></td></tr>
<tr class="separator:a3cab76d375dbb626e5179b96f84fd3dc inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:ae0da1bc94e326020069c0f44170a48d3 inherit pub_types_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">CandReason</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a3e5ec7d7634a70f61fd64c3ef22d02f1">Only1</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d">PhysReg</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">RegExcess</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">RegCritical</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">Stall</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">Cluster</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483">RegMax</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49">BotHeightReduce</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4">BotPathReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406">TopDepthReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">TopPathReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3af9d4eb6d4d0ca011ccbb24f139c9bf73">NextDefUse</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>
<br />
 }<tr class="memdesc:ae0da1bc94e326020069c0f44170a48d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the type of <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html" title="Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...">SchedCandidate</a> found within a single queue.  <a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ae0da1bc94e326020069c0f44170a48d3 inherit pub_types_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:a9df77ae80f822b788cb2464992a05bc1 inherit pub_static_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">getReasonStr</a> (<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:a9df77ae80f822b788cb2464992a05bc1 inherit pub_static_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1PostGenericScheduler.html" title="PostGenericScheduler - Interface to the scheduling algorithm used by ScheduleDAGMI. ">PostGenericScheduler</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>. </p>
<p>Callbacks from <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>: initPolicy -&gt; initialize(DAG) -&gt; registerRoots -&gt; pickNode ... </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01019">1019</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac8d3e1ce009ee1e50dfd8897346404bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d3e1ce009ee1e50dfd8897346404bb">&#9670;&nbsp;</a></span>PostGenericScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::PostGenericScheduler::PostGenericScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01026">1026</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="ab6a685edcf3974ea7f1eaac95c655715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a685edcf3974ea7f1eaac95c655715">&#9670;&nbsp;</a></span>~PostGenericScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::PostGenericScheduler::~PostGenericScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a744ad04adf5ae507a33542ec18b0d97f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744ad04adf5ae507a33542ec18b0d97f">&#9670;&nbsp;</a></span>initialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PPCPostRASchedStrategy.html#af00cbef0e1f01812d6b3ba8a3a05cddd">llvm::PPCPostRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03326">3326</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01019">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Dag</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00262">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMachineScheduler_8cpp_source.html#l00074">llvm::PPCPostRASchedStrategy::initialize()</a>.</p>

</div>
</div>
<a id="ae4758631028c5ed6276e33ac9dccb4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4758631028c5ed6276e33ac9dccb4bf">&#9670;&nbsp;</a></span>initPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::initPolicy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegionInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optionally override the per-region scheduling policy. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01031">1031</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="af8a37b0efa51cfd3f6b4729e3298de7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a37b0efa51cfd3f6b4729e3298de7f">&#9670;&nbsp;</a></span>pickNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * PostGenericScheduler::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the next node to schedule. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PPCPostRASchedStrategy.html#a380e7f12bac02fcc58704de354b838dd">llvm::PPCPostRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03417">3417</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00320">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00032">llvm::NoCand</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="MachineScheduler_8h_source.html#l00847">llvm::GenericSchedulerBase::SchedCandidate::Policy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00853">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00850">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8h_source.html#l00319">llvm::ScheduleDAGMI::top()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02707">tracePick()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMachineScheduler_8cpp_source.html#l00079">llvm::PPCPostRASchedStrategy::pickNode()</a>.</p>

</div>
</div>
<a id="ac0ed66e777f4e48ebe10a98a82db746b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ed66e777f4e48ebe10a98a82db746b">&#9670;&nbsp;</a></span>pickNodeFromQueue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::pickNodeFromQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03401">3401</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00856">llvm::GenericSchedulerBase::SchedCandidate::AtTop</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02451">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00032">llvm::NoCand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00847">llvm::GenericSchedulerBase::SchedCandidate::Policy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00853">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00879">llvm::GenericSchedulerBase::SchedCandidate::setBest()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00850">llvm::GenericSchedulerBase::SchedCandidate::SU</a>.</p>

</div>
</div>
<a id="aee5ca47cbb46d1237ce496179411b03e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5ca47cbb46d1237ce496179411b03e">&#9670;&nbsp;</a></span>registerRoots()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::registerRoots </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03345">3345</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">llvm::DumpCriticalPathLength</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00882">llvm::errs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="ac32bc6bea26f0dc3cc421145f6c41af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32bc6bea26f0dc3cc421145f6c41af6">&#9670;&nbsp;</a></span>releaseBottomNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01059">1059</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01658">llvm::createCopyConstrainDAGMutation()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03302">llvm::createGenericSchedLive()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03455">llvm::createGenericSchedPostRA()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01544">llvm::createLoadClusterDAGMutation()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01551">llvm::createStoreClusterDAGMutation()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="a7b2207fcd69085e114fe45fb49276ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2207fcd69085e114fe45fb49276ff2">&#9670;&nbsp;</a></span>releaseTopNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01052">1052</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02086">llvm::SchedBoundary::releaseNode()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="a19c13266ab002ad2ce608573c4d2c98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c13266ab002ad2ce608573c4d2c98e">&#9670;&nbsp;</a></span>schedNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Called after <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03450">3450</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="a1e662247e5a490eb442f3c3fdc03fc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e662247e5a490eb442f3c3fdc03fc55">&#9670;&nbsp;</a></span>scheduleTree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::scheduleTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubtreeID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scheduler callback to notify that a new subtree is scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01046">1046</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a166bd59cd27ad6b2986ca7d7482e3013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166bd59cd27ad6b2986ca7d7482e3013">&#9670;&nbsp;</a></span>shouldTrackPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PostGenericScheduler::shouldTrackPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PostRA scheduling does not track pressure. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01038">1038</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Dag</a>, and <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00069">initialize()</a>.</p>

</div>
</div>
<a id="ad9f7d64df62c7391f08ec630ea104e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f7d64df62c7391f08ec630ea104e71">&#9670;&nbsp;</a></span>tryCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::tryCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Apply a set of heuristics to a new candidate for PostRA scheduling. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Cand</td><td>provides the policy and current best candidate. </td></tr>
    <tr><td class="paramname">TryCand</td><td>refers to the next <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> candidate, otherwise uninitialized. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03363">3363</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00828">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a>, <a class="el" href="MachineScheduler_8h_source.html#l00831">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a>, <a class="el" href="MachineScheduler_8h_source.html#l00343">llvm::ScheduleDAGMI::getNextClusterSucc()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00876">llvm::GenericSchedulerBase::SchedCandidate::isValid()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00037">llvm::NodeOrder</a>, <a class="el" href="MachineScheduler_8h_source.html#l00853">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00862">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a>, <a class="el" href="MachineScheduler_8h_source.html#l00850">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02665">llvm::tryGreater()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02681">llvm::tryLatency()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02649">llvm::tryLess()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ab8a754613da40b20e5eb168b9a5cb545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a754613da40b20e5eb168b9a5cb545">&#9670;&nbsp;</a></span>BotRoots</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a>*, 8&gt; llvm::PostGenericScheduler::BotRoots</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01023">1023</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="a228f5e150e68f65407ed303218827a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228f5e150e68f65407ed303218827a0a">&#9670;&nbsp;</a></span>DAG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>* llvm::PostGenericScheduler::DAG = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01021">1021</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="a406dc33395b3fd7b56da9a33fbccdc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406dc33395b3fd7b56da9a33fbccdc82">&#9670;&nbsp;</a></span>Top</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> llvm::PostGenericScheduler::Top</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l01022">1022</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:22:25 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
