$date
	Sat Apr 20 18:55:03 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # i $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 % IN $end
$var wire 1 ! Z $end
$var wire 1 & clk $end
$var wire 1 ' d1 $end
$var wire 1 ( d2 $end
$var wire 1 ) q1 $end
$var wire 1 * q2 $end
$var wire 1 + rst $end
$scope module df1 $end
$var wire 1 ' D $end
$var wire 1 & clk $end
$var wire 1 + rst $end
$var reg 1 , Q $end
$upscope $end
$scope module df2 $end
$var wire 1 ( D $end
$var wire 1 & clk $end
$var wire 1 + rst $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
1+
0*
0)
1(
1'
0&
0%
1$
0#
0"
1!
$end
#1
0$
0+
#2
1"
1&
#4
1-
1*
1,
1)
0(
0"
0&
1#
1%
#6
1"
1&
#8
0!
0-
0*
0"
0&
#10
1"
1&
#11
0'
0#
0%
#12
1(
1'
1!
0,
0)
0"
0&
#13
0(
1#
1%
#14
1"
1&
#15
1(
0#
0%
#16
1,
1)
1-
1*
0"
0&
#18
1"
1&
#19
0(
1#
1%
#20
0!
0-
0*
0"
0&
#22
1"
1&
#23
0'
0#
0%
#24
1(
1'
1!
0,
0)
0"
0&
#26
1"
1&
#28
1-
1*
1,
1)
0"
0&
#30
1"
1&
#32
0"
0&
#34
1"
1&
#36
0"
0&
#38
1"
1&
#40
0"
0&
#42
1"
1&
#44
0"
0&
#45
