#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c477a7e7a90 .scope module, "EX_MEM" "EX_MEM" 2 173;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ID_LOAD";
    .port_info 3 /INPUT 1 "ID_MEM_WRITE";
    .port_info 4 /INPUT 1 "ID_MEM_SIZE";
    .port_info 5 /INPUT 1 "ID_MEM_ENABLE";
    .port_info 6 /INPUT 1 "RF_ENABLE";
    .port_info 7 /OUTPUT 1 "id_load";
    .port_info 8 /OUTPUT 1 "id_mem_size";
    .port_info 9 /OUTPUT 1 "id_mem_write";
    .port_info 10 /OUTPUT 1 "id_mem_enable";
    .port_info 11 /OUTPUT 1 "rf_enable";
o0x766e89dcf018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a804060_0 .net "ID_LOAD", 0 0, o0x766e89dcf018;  0 drivers
o0x766e89dcf048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a826740_0 .net "ID_MEM_ENABLE", 0 0, o0x766e89dcf048;  0 drivers
o0x766e89dcf078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a826800_0 .net "ID_MEM_SIZE", 0 0, o0x766e89dcf078;  0 drivers
o0x766e89dcf0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a8268a0_0 .net "ID_MEM_WRITE", 0 0, o0x766e89dcf0a8;  0 drivers
o0x766e89dcf0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a826960_0 .net "RF_ENABLE", 0 0, o0x766e89dcf0d8;  0 drivers
o0x766e89dcf108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a826a70_0 .net "clk", 0 0, o0x766e89dcf108;  0 drivers
v0x5c477a826b30_0 .var "id_load", 0 0;
v0x5c477a826bf0_0 .var "id_mem_enable", 0 0;
v0x5c477a826cb0_0 .var "id_mem_size", 0 0;
v0x5c477a826d70_0 .var "id_mem_write", 0 0;
o0x766e89dcf1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a826e30_0 .net "reset", 0 0, o0x766e89dcf1f8;  0 drivers
v0x5c477a826ef0_0 .var "rf_enable", 0 0;
E_0x5c477a7cfd80 .event posedge, v0x5c477a826e30_0, v0x5c477a826a70_0;
S_0x5c477a7e7d50 .scope module, "ID_EX" "ID_EX" 2 121;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "ID_ALU_OP";
    .port_info 3 /INPUT 1 "ID_LOAD";
    .port_info 4 /INPUT 1 "ID_MEM_WRITE";
    .port_info 5 /INPUT 1 "ID_MEM_SIZE";
    .port_info 6 /INPUT 1 "ID_MEM_ENABLE";
    .port_info 7 /INPUT 2 "ID_AM";
    .port_info 8 /INPUT 1 "STORE_CC";
    .port_info 9 /INPUT 1 "ID_BL";
    .port_info 10 /INPUT 1 "ID_B";
    .port_info 11 /INPUT 1 "RF_ENABLE";
    .port_info 12 /OUTPUT 4 "id_alu_op";
    .port_info 13 /OUTPUT 1 "id_load";
    .port_info 14 /OUTPUT 1 "id_mem_write";
    .port_info 15 /OUTPUT 1 "id_mem_size";
    .port_info 16 /OUTPUT 1 "id_mem_enable";
    .port_info 17 /OUTPUT 2 "id_am";
    .port_info 18 /OUTPUT 1 "store_cc";
    .port_info 19 /OUTPUT 1 "id_bl";
    .port_info 20 /OUTPUT 1 "id_b";
    .port_info 21 /OUTPUT 1 "rf_enable";
o0x766e89dcf498 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5c477a8271e0_0 .net "ID_ALU_OP", 3 0, o0x766e89dcf498;  0 drivers
o0x766e89dcf4c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5c477a8272e0_0 .net "ID_AM", 1 0, o0x766e89dcf4c8;  0 drivers
o0x766e89dcf4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a8273c0_0 .net "ID_B", 0 0, o0x766e89dcf4f8;  0 drivers
o0x766e89dcf528 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a827460_0 .net "ID_BL", 0 0, o0x766e89dcf528;  0 drivers
o0x766e89dcf558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a827520_0 .net "ID_LOAD", 0 0, o0x766e89dcf558;  0 drivers
o0x766e89dcf588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a8275e0_0 .net "ID_MEM_ENABLE", 0 0, o0x766e89dcf588;  0 drivers
o0x766e89dcf5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a8276a0_0 .net "ID_MEM_SIZE", 0 0, o0x766e89dcf5b8;  0 drivers
o0x766e89dcf5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a827760_0 .net "ID_MEM_WRITE", 0 0, o0x766e89dcf5e8;  0 drivers
o0x766e89dcf618 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a827820_0 .net "RF_ENABLE", 0 0, o0x766e89dcf618;  0 drivers
o0x766e89dcf648 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a827970_0 .net "STORE_CC", 0 0, o0x766e89dcf648;  0 drivers
o0x766e89dcf678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a827a30_0 .net "clk", 0 0, o0x766e89dcf678;  0 drivers
v0x5c477a827af0_0 .var "id_alu_op", 3 0;
v0x5c477a827bd0_0 .var "id_am", 1 0;
v0x5c477a827cb0_0 .var "id_b", 0 0;
v0x5c477a827d70_0 .var "id_bl", 0 0;
v0x5c477a827e30_0 .var "id_load", 0 0;
v0x5c477a827ef0_0 .var "id_mem_enable", 0 0;
v0x5c477a827fb0_0 .var "id_mem_size", 0 0;
v0x5c477a828070_0 .var "id_mem_write", 0 0;
o0x766e89dcf828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a828130_0 .net "reset", 0 0, o0x766e89dcf828;  0 drivers
v0x5c477a8281f0_0 .var "rf_enable", 0 0;
v0x5c477a8282b0_0 .var "store_cc", 0 0;
E_0x5c477a796a70 .event posedge, v0x5c477a828130_0, v0x5c477a827a30_0;
S_0x5c477a7e0810 .scope module, "IF_ID" "IF_ID" 2 105;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "instr_out";
o0x766e89dcfcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a828670_0 .net "E", 0 0, o0x766e89dcfcd8;  0 drivers
o0x766e89dcfd08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a828750_0 .net "clk", 0 0, o0x766e89dcfd08;  0 drivers
o0x766e89dcfd38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5c477a828810_0 .net "instr_in", 31 0, o0x766e89dcfd38;  0 drivers
v0x5c477a8288d0_0 .var "instr_out", 31 0;
o0x766e89dcfd98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a8289b0_0 .net "reset", 0 0, o0x766e89dcfd98;  0 drivers
E_0x5c477a7ba290 .event posedge, v0x5c477a8289b0_0, v0x5c477a828750_0;
S_0x5c477a7ddef0 .scope module, "MEM_WB" "MEM_WB" 2 205;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RF_ENABLE";
    .port_info 3 /OUTPUT 1 "rf_enable";
o0x766e89dcfeb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a828b50_0 .net "RF_ENABLE", 0 0, o0x766e89dcfeb8;  0 drivers
o0x766e89dcfee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a828c30_0 .net "clk", 0 0, o0x766e89dcfee8;  0 drivers
o0x766e89dcff18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c477a828cf0_0 .net "reset", 0 0, o0x766e89dcff18;  0 drivers
v0x5c477a828d90_0 .var "rf_enable", 0 0;
E_0x5c477a808ff0 .event posedge, v0x5c477a828cf0_0, v0x5c477a828c30_0;
S_0x5c477a7de080 .scope module, "adder" "adder" 2 97;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 8 "result";
L_0x766e89d86018 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c477a828ed0_0 .net/2u *"_ivl_0", 7 0, L_0x766e89d86018;  1 drivers
o0x766e89dd0068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5c477a828fd0_0 .net "address", 7 0, o0x766e89dd0068;  0 drivers
v0x5c477a8290b0_0 .net "result", 7 0, L_0x5c477a82d7b0;  1 drivers
L_0x5c477a82d7b0 .arith/sum 8, o0x766e89dd0068, L_0x766e89d86018;
S_0x5c477a7ebb90 .scope module, "tb_pipeline" "tb_pipeline" 3 3;
 .timescale -9 -12;
L_0x5c477a7e9d10 .functor BUFZ 32, L_0x5c477a82da70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c477a82bee0_0 .net "ALU_OP", 3 0, v0x5c477a829470_0;  1 drivers
v0x5c477a82c010_0 .net "ID_AM", 1 0, v0x5c477a829570_0;  1 drivers
v0x5c477a82c120_0 .net "ID_B", 0 0, v0x5c477a829650_0;  1 drivers
v0x5c477a82c210_0 .net "ID_BL", 0 0, v0x5c477a8296f0_0;  1 drivers
v0x5c477a82c300_0 .net "ID_LOAD", 0 0, v0x5c477a8297b0_0;  1 drivers
v0x5c477a82c440_0 .net "ID_MEM_E", 0 0, v0x5c477a8298c0_0;  1 drivers
v0x5c477a82c530_0 .net "ID_MEM_SIZE", 0 0, v0x5c477a829980_0;  1 drivers
v0x5c477a82c620_0 .net "ID_MEM_WRITE", 0 0, v0x5c477a829a40_0;  1 drivers
v0x5c477a82c710_0 .net "RF_E", 0 0, v0x5c477a829b00_0;  1 drivers
v0x5c477a82c7b0_0 .var "S", 0 0;
v0x5c477a82c850_0 .net "STORE_CC", 0 0, v0x5c477a829bc0_0;  1 drivers
L_0x766e89d86060 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5c477a82c940_0 .net/2u *"_ivl_0", 7 0, L_0x766e89d86060;  1 drivers
v0x5c477a82c9e0_0 .net *"_ivl_4", 31 0, L_0x5c477a82da70;  1 drivers
v0x5c477a82cac0_0 .var "clk", 0 0;
v0x5c477a82cb60_0 .var "enable_ifid", 0 0;
v0x5c477a82cc00_0 .var "enable_pc", 0 0;
v0x5c477a82cca0_0 .net "instruction", 31 0, L_0x5c477a7e9d10;  1 drivers
v0x5c477a82ce50 .array "instruction_memory", 12 0, 31 0;
v0x5c477a82cef0_0 .net "mux_alu_op", 3 0, v0x5c477a82ad20_0;  1 drivers
v0x5c477a82cfb0_0 .net "mux_id_am", 1 0, v0x5c477a82adc0_0;  1 drivers
v0x5c477a82d050_0 .net "mux_id_b", 0 0, v0x5c477a82ae60_0;  1 drivers
v0x5c477a82d0f0_0 .net "mux_id_bl", 0 0, v0x5c477a82af00_0;  1 drivers
v0x5c477a82d190_0 .net "mux_id_load", 0 0, v0x5c477a82afa0_0;  1 drivers
v0x5c477a82d230_0 .net "mux_id_mem_e", 0 0, v0x5c477a82b040_0;  1 drivers
v0x5c477a82d2d0_0 .net "mux_id_mem_size", 0 0, v0x5c477a82b1f0_0;  1 drivers
v0x5c477a82d370_0 .net "mux_id_mem_write", 0 0, v0x5c477a82b290_0;  1 drivers
v0x5c477a82d440_0 .net "mux_rf_e", 0 0, v0x5c477a82b350_0;  1 drivers
v0x5c477a82d510_0 .net "mux_store_cc", 0 0, v0x5c477a82b410_0;  1 drivers
v0x5c477a82d5e0_0 .net "pc", 7 0, v0x5c477a82bc50_0;  1 drivers
v0x5c477a82d6b0_0 .var "reset", 0 0;
E_0x5c477a8089c0 .event posedge, v0x5c477a82baa0_0;
L_0x5c477a82d900 .arith/sum 8, v0x5c477a82bc50_0, L_0x766e89d86060;
L_0x5c477a82da70 .array/port v0x5c477a82ce50, v0x5c477a82bc50_0;
S_0x5c477a8291f0 .scope module, "uut_control" "ControlUnit" 3 39, 2 1 0, S_0x5c477a7ebb90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ID_LOAD";
    .port_info 3 /OUTPUT 1 "ID_MEM_WRITE";
    .port_info 4 /OUTPUT 2 "ID_AM";
    .port_info 5 /OUTPUT 1 "STORE_CC";
    .port_info 6 /OUTPUT 1 "ID_B";
    .port_info 7 /OUTPUT 1 "ID_BL";
    .port_info 8 /OUTPUT 1 "ID_MEM_SIZE";
    .port_info 9 /OUTPUT 1 "ID_MEM_E";
    .port_info 10 /OUTPUT 1 "RF_E";
v0x5c477a829470_0 .var "ALU_OP", 3 0;
v0x5c477a829570_0 .var "ID_AM", 1 0;
v0x5c477a829650_0 .var "ID_B", 0 0;
v0x5c477a8296f0_0 .var "ID_BL", 0 0;
v0x5c477a8297b0_0 .var "ID_LOAD", 0 0;
v0x5c477a8298c0_0 .var "ID_MEM_E", 0 0;
v0x5c477a829980_0 .var "ID_MEM_SIZE", 0 0;
v0x5c477a829a40_0 .var "ID_MEM_WRITE", 0 0;
v0x5c477a829b00_0 .var "RF_E", 0 0;
v0x5c477a829bc0_0 .var "STORE_CC", 0 0;
v0x5c477a829c80_0 .net "instruction", 31 0, L_0x5c477a7e9d10;  alias, 1 drivers
E_0x5c477a8293f0 .event anyedge, v0x5c477a829c80_0;
S_0x5c477a829f20 .scope module, "uut_mux" "Multiplexer" 3 54, 2 44 0, S_0x5c477a7ebb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "id_load";
    .port_info 1 /OUTPUT 1 "id_mem_write";
    .port_info 2 /OUTPUT 1 "store_cc";
    .port_info 3 /OUTPUT 1 "id_b";
    .port_info 4 /OUTPUT 1 "id_bl";
    .port_info 5 /OUTPUT 1 "id_mem_size";
    .port_info 6 /OUTPUT 1 "id_mem_e";
    .port_info 7 /OUTPUT 1 "rf_e";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 2 "id_am";
    .port_info 10 /INPUT 1 "S";
    .port_info 11 /INPUT 4 "ALU_OP";
    .port_info 12 /INPUT 1 "ID_LOAD";
    .port_info 13 /INPUT 1 "ID_MEM_WRITE";
    .port_info 14 /INPUT 1 "STORE_CC";
    .port_info 15 /INPUT 1 "ID_B";
    .port_info 16 /INPUT 1 "ID_BL";
    .port_info 17 /INPUT 1 "ID_MEM_SIZE";
    .port_info 18 /INPUT 1 "ID_MEM_E";
    .port_info 19 /INPUT 1 "RF_E";
    .port_info 20 /INPUT 2 "ID_AM";
v0x5c477a82a370_0 .net "ALU_OP", 3 0, v0x5c477a829470_0;  alias, 1 drivers
v0x5c477a82a450_0 .net "ID_AM", 1 0, v0x5c477a829570_0;  alias, 1 drivers
v0x5c477a82a520_0 .net "ID_B", 0 0, v0x5c477a829650_0;  alias, 1 drivers
v0x5c477a82a620_0 .net "ID_BL", 0 0, v0x5c477a8296f0_0;  alias, 1 drivers
v0x5c477a82a6f0_0 .net "ID_LOAD", 0 0, v0x5c477a8297b0_0;  alias, 1 drivers
v0x5c477a82a7e0_0 .net "ID_MEM_E", 0 0, v0x5c477a8298c0_0;  alias, 1 drivers
v0x5c477a82a8b0_0 .net "ID_MEM_SIZE", 0 0, v0x5c477a829980_0;  alias, 1 drivers
v0x5c477a82a980_0 .net "ID_MEM_WRITE", 0 0, v0x5c477a829a40_0;  alias, 1 drivers
v0x5c477a82aa50_0 .net "RF_E", 0 0, v0x5c477a829b00_0;  alias, 1 drivers
v0x5c477a82abb0_0 .net "S", 0 0, v0x5c477a82c7b0_0;  1 drivers
v0x5c477a82ac50_0 .net "STORE_CC", 0 0, v0x5c477a829bc0_0;  alias, 1 drivers
v0x5c477a82ad20_0 .var "alu_op", 3 0;
v0x5c477a82adc0_0 .var "id_am", 1 0;
v0x5c477a82ae60_0 .var "id_b", 0 0;
v0x5c477a82af00_0 .var "id_bl", 0 0;
v0x5c477a82afa0_0 .var "id_load", 0 0;
v0x5c477a82b040_0 .var "id_mem_e", 0 0;
v0x5c477a82b1f0_0 .var "id_mem_size", 0 0;
v0x5c477a82b290_0 .var "id_mem_write", 0 0;
v0x5c477a82b350_0 .var "rf_e", 0 0;
v0x5c477a82b410_0 .var "store_cc", 0 0;
E_0x5c477a82a2d0/0 .event anyedge, v0x5c477a82abb0_0, v0x5c477a8297b0_0, v0x5c477a829a40_0, v0x5c477a829bc0_0;
E_0x5c477a82a2d0/1 .event anyedge, v0x5c477a829650_0, v0x5c477a8296f0_0, v0x5c477a829980_0, v0x5c477a8298c0_0;
E_0x5c477a82a2d0/2 .event anyedge, v0x5c477a829b00_0, v0x5c477a829570_0, v0x5c477a829470_0;
E_0x5c477a82a2d0 .event/or E_0x5c477a82a2d0/0, E_0x5c477a82a2d0/1, E_0x5c477a82a2d0/2;
S_0x5c477a82b770 .scope module, "uut_pc" "PC" 3 30, 2 81 0, S_0x5c477a7ebb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 8 "next_pc";
    .port_info 4 /OUTPUT 8 "pc";
v0x5c477a82b9c0_0 .net "E", 0 0, v0x5c477a82cc00_0;  1 drivers
v0x5c477a82baa0_0 .net "clk", 0 0, v0x5c477a82cac0_0;  1 drivers
v0x5c477a82bb60_0 .net "next_pc", 7 0, L_0x5c477a82d900;  1 drivers
v0x5c477a82bc50_0 .var "pc", 7 0;
v0x5c477a82bd30_0 .net "reset", 0 0, v0x5c477a82d6b0_0;  1 drivers
E_0x5c477a82b960 .event posedge, v0x5c477a82bd30_0, v0x5c477a82baa0_0;
    .scope S_0x5c477a7e7a90;
T_0 ;
    %wait E_0x5c477a7cfd80;
    %load/vec4 v0x5c477a826e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a826b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a826d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a826cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a826bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a826ef0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c477a804060_0;
    %assign/vec4 v0x5c477a826b30_0, 0;
    %load/vec4 v0x5c477a8268a0_0;
    %assign/vec4 v0x5c477a826d70_0, 0;
    %load/vec4 v0x5c477a826800_0;
    %assign/vec4 v0x5c477a826cb0_0, 0;
    %load/vec4 v0x5c477a826740_0;
    %assign/vec4 v0x5c477a826bf0_0, 0;
    %load/vec4 v0x5c477a826960_0;
    %assign/vec4 v0x5c477a826ef0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c477a7e7d50;
T_1 ;
    %wait E_0x5c477a796a70;
    %load/vec4 v0x5c477a828130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c477a827af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a827e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a828070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a827fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a827ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c477a827bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a8282b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a827d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a827cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a8281f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c477a8271e0_0;
    %assign/vec4 v0x5c477a827af0_0, 0;
    %load/vec4 v0x5c477a827520_0;
    %assign/vec4 v0x5c477a827e30_0, 0;
    %load/vec4 v0x5c477a827760_0;
    %assign/vec4 v0x5c477a828070_0, 0;
    %load/vec4 v0x5c477a8276a0_0;
    %assign/vec4 v0x5c477a827fb0_0, 0;
    %load/vec4 v0x5c477a8275e0_0;
    %assign/vec4 v0x5c477a827ef0_0, 0;
    %load/vec4 v0x5c477a8272e0_0;
    %assign/vec4 v0x5c477a827bd0_0, 0;
    %load/vec4 v0x5c477a827970_0;
    %assign/vec4 v0x5c477a8282b0_0, 0;
    %load/vec4 v0x5c477a827460_0;
    %assign/vec4 v0x5c477a827d70_0, 0;
    %load/vec4 v0x5c477a8273c0_0;
    %assign/vec4 v0x5c477a827cb0_0, 0;
    %load/vec4 v0x5c477a827820_0;
    %assign/vec4 v0x5c477a8281f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c477a7e0810;
T_2 ;
    %wait E_0x5c477a7ba290;
    %load/vec4 v0x5c477a8289b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c477a8288d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c477a828670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5c477a828810_0;
    %assign/vec4 v0x5c477a8288d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c477a7ddef0;
T_3 ;
    %wait E_0x5c477a808ff0;
    %load/vec4 v0x5c477a828cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c477a828d90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c477a828b50_0;
    %assign/vec4 v0x5c477a828d90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c477a82b770;
T_4 ;
    %wait E_0x5c477a82b960;
    %load/vec4 v0x5c477a82bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c477a82bc50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c477a82b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5c477a82bb60_0;
    %assign/vec4 v0x5c477a82bc50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c477a8291f0;
T_5 ;
    %wait E_0x5c477a8293f0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c477a829470_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a8297b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a829a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c477a829570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a829bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a829650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a8296f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a829980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a8298c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a829b00_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x5c477a829470_0, 0, 4;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5c477a8297b0_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x5c477a829a40_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 2, 25, 6;
    %store/vec4 v0x5c477a829570_0, 0, 2;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5c477a829bc0_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x5c477a829650_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 27, 6;
    %store/vec4 v0x5c477a8296f0_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x5c477a829980_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x5c477a8298c0_0, 0, 1;
    %load/vec4 v0x5c477a829c80_0;
    %parti/s 1, 19, 6;
    %store/vec4 v0x5c477a829b00_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5c477a829f20;
T_6 ;
    %wait E_0x5c477a82a2d0;
    %load/vec4 v0x5c477a82abb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5c477a82a6f0_0;
    %store/vec4 v0x5c477a82afa0_0, 0, 1;
    %load/vec4 v0x5c477a82a980_0;
    %store/vec4 v0x5c477a82b290_0, 0, 1;
    %load/vec4 v0x5c477a82ac50_0;
    %store/vec4 v0x5c477a82b410_0, 0, 1;
    %load/vec4 v0x5c477a82a520_0;
    %store/vec4 v0x5c477a82ae60_0, 0, 1;
    %load/vec4 v0x5c477a82a620_0;
    %store/vec4 v0x5c477a82af00_0, 0, 1;
    %load/vec4 v0x5c477a82a8b0_0;
    %store/vec4 v0x5c477a82b1f0_0, 0, 1;
    %load/vec4 v0x5c477a82a7e0_0;
    %store/vec4 v0x5c477a82b040_0, 0, 1;
    %load/vec4 v0x5c477a82aa50_0;
    %store/vec4 v0x5c477a82b350_0, 0, 1;
    %load/vec4 v0x5c477a82a450_0;
    %store/vec4 v0x5c477a82adc0_0, 0, 2;
    %load/vec4 v0x5c477a82a370_0;
    %store/vec4 v0x5c477a82ad20_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82afa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82ae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82b350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c477a82adc0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c477a82ad20_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5c477a7ebb90;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v0x5c477a82cac0_0;
    %inv;
    %store/vec4 v0x5c477a82cac0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5c477a7ebb90;
T_8 ;
    %pushi/vec4 3792764928, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3766505859, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3889242112, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3851046912, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 452984829, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3674210313, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3791716352, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3766505859, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3889242112, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 3851046912, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 452984829, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c477a82ce50, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x5c477a7ebb90;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82cac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c477a82d6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c477a82cc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c477a82cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82c7b0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c477a82d6b0_0, 0, 1;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c477a82c7b0_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 3 110 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5c477a7ebb90;
T_10 ;
    %wait E_0x5c477a8089c0;
    %vpi_call 3 118 "$display", "CLK | Keyword | PC | opcode | am | b | b1 | S | load | rf_e | size | rw | e | EX_opcode | EX_am | EX_s | EX_load | EX_rf_e | EX_size | EX_rw | EX_e | MEM_load | MEM_rf_e | MEM_size | MEM_rw | MEM_e | WB_rf_e" {0 0 0};
    %vpi_call 3 119 "$display", "--------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x5c477a82cca0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 14, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 1095648339, 0, 32; draw_string_vec4
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x5c477a82cca0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 15, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_10.2, 9;
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0x5c477a82cca0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 1, 0, 4;
    %flag_mov 10, 4;
    %jmp/0 T_10.4, 10;
    %pushi/vec4 1279545922, 0, 32; draw_string_vec4
    %jmp/1 T_10.5, 10;
T_10.4 ; End of true expr.
    %load/vec4 v0x5c477a82cca0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 0, 0, 4;
    %flag_mov 11, 4;
    %jmp/0 T_10.6, 11;
    %pushi/vec4 5461074, 0, 32; draw_string_vec4
    %jmp/1 T_10.7, 11;
T_10.6 ; End of true expr.
    %load/vec4 v0x5c477a82cca0_0;
    %parti/s 4, 24, 6;
    %cmpi/e 11, 0, 4;
    %flag_mov 12, 4;
    %jmp/0 T_10.8, 12;
    %pushi/vec4 4345413, 0, 32; draw_string_vec4
    %jmp/1 T_10.9, 12;
T_10.8 ; End of true expr.
    %pushi/vec4 5132112, 0, 32; draw_string_vec4
    %jmp/0 T_10.9, 12;
 ; End of false expr.
    %blend;
T_10.9;
    %jmp/0 T_10.7, 11;
 ; End of false expr.
    %blend;
T_10.7;
    %jmp/0 T_10.5, 10;
 ; End of false expr.
    %blend;
T_10.5;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %vpi_call 3 120 "$display", "%d   | %s     | %d  | %b    | %b  | %b | %b  | %b | %b    | %b    | %b    | %b  | %b | %b       | %b     | %b    | %b       | %b       | %b       | %b     | %b    | %b        | %b         | %b        | %b      | %b    | %b", $time, S<0,vec4,u32>, v0x5c477a82d5e0_0, &PV<v0x5c477a82cca0_0, 24, 4>, &PV<v0x5c477a82cca0_0, 22, 2>, &PV<v0x5c477a82cca0_0, 21, 1>, &PV<v0x5c477a82cca0_0, 20, 1>, v0x5c477a82c7b0_0, v0x5c477a82d190_0, v0x5c477a82d440_0, v0x5c477a82d2d0_0, v0x5c477a82d370_0, v0x5c477a82cb60_0, v0x5c477a82cef0_0, v0x5c477a82cfb0_0, v0x5c477a82d510_0, v0x5c477a82d190_0, v0x5c477a82d440_0, v0x5c477a82d2d0_0, v0x5c477a82d370_0, v0x5c477a82cc00_0, v0x5c477a82d190_0, v0x5c477a82d440_0, v0x5c477a82d2d0_0, v0x5c477a82d370_0, v0x5c477a82d440_0 {1 0 0};
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Pipeline_Modules.v";
    "tb_pipeline_allmodules.v";
