Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct  5 22:44:37 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-437751391.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.587        0.000                      0                13447        0.027        0.000                      0                13443        0.264        0.000                       0                  4272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.812        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       32.038        0.000                      0                  443        0.075        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       30.182        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.587        0.000                      0                12764        0.027        0.000                      0                12764        3.750        0.000                       0                  3917  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.667        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.459        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.449        0.000                      0                    1                                                                        
                       sys_clk                      2.390        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.642ns (32.649%)  route 1.324ns (67.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.945     7.665    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.789 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.168    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.642ns (32.649%)  route 1.324ns (67.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.945     7.665    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.789 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.168    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.642ns (32.649%)  route 1.324ns (67.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.945     7.665    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.789 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.168    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.642ns (32.649%)  route 1.324ns (67.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.945     7.665    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.789 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.168    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.779ns (43.277%)  route 1.021ns (56.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           1.021     7.701    soc_netsoc_reset_counter[3]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.301     8.002 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.002    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    11.156    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.752    soc_netsoc_reset_counter[1]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.295     8.047 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.047    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    11.230    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.552%)  route 0.614ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.614     7.243    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    10.428    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.552%)  route 0.614ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.614     7.243    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    10.428    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.552%)  route 0.614ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.614     7.243    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    10.428    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.552%)  route 0.614ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.614     7.243    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    10.428    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  3.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.138    soc_netsoc_reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.183    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     2.262 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.262 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.262    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     2.264 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     1.978    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.264 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_netsoc_reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.120     1.977    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.981%)  route 0.272ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.272     2.263    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.045     1.825    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.981%)  route 0.272ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.272     2.263    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.045     1.825    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.981%)  route 0.272ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.272     2.263    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.045     1.825    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.981%)  route 0.272ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.272     2.263    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.045     1.825    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.120    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.335    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.038ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 1.430ns (18.261%)  route 6.401ns (81.739%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X29Y23         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=13, routed)          1.065     3.072    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.152     3.224 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=7, routed)           1.365     4.589    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.326     4.915 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.763     5.678    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.802 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.612     6.414    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.641     7.179    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.580     7.882    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.375     9.381    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X29Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X29Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)       -0.081    41.419    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.419    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                 32.038    

Slack (MET) :             32.227ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 1.430ns (18.714%)  route 6.211ns (81.286%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X29Y23         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=13, routed)          1.065     3.072    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.152     3.224 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=7, routed)           1.365     4.589    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.326     4.915 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.763     5.678    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.802 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.612     6.414    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.641     7.179    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.580     7.882    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.185     9.192    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X28Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X28Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.093    41.535    
                         clock uncertainty           -0.035    41.500    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)       -0.081    41.419    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.419    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                 32.227    

Slack (MET) :             32.423ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.430ns (19.215%)  route 6.012ns (80.785%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X29Y23         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=13, routed)          1.065     3.072    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.152     3.224 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=7, routed)           1.365     4.589    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.326     4.915 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.763     5.678    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.802 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.612     6.414    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.641     7.179    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.580     7.882    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.986     8.993    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X28Y19         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X28Y19         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.093    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)       -0.081    41.416    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.416    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                 32.423    

Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.338ns (18.661%)  route 5.832ns (81.339%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X28Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.957     2.938    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.299     3.237 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.518     3.755    storage_12_reg_i_11_n_0
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.879 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.605     4.484    storage_12_reg_i_8_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.826     5.434    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.813     6.370    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.494 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.880     7.374    p_330_in
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.233     8.731    soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X13Y17         FDRE (Setup_fdre_C_CE)      -0.205    41.284    soc_ethmac_rx_converter_converter_source_payload_data_reg[20]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.338ns (18.661%)  route 5.832ns (81.339%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X28Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.957     2.938    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.299     3.237 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.518     3.755    storage_12_reg_i_11_n_0
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.879 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.605     4.484    storage_12_reg_i_8_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.826     5.434    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.813     6.370    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.494 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.880     7.374    p_330_in
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.233     8.731    soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[21]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X13Y17         FDRE (Setup_fdre_C_CE)      -0.205    41.284    soc_ethmac_rx_converter_converter_source_payload_data_reg[21]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.338ns (18.661%)  route 5.832ns (81.339%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X28Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.957     2.938    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.299     3.237 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.518     3.755    storage_12_reg_i_11_n_0
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.879 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.605     4.484    storage_12_reg_i_8_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.826     5.434    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.813     6.370    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.494 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.880     7.374    p_330_in
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.233     8.731    soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[22]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X13Y17         FDRE (Setup_fdre_C_CE)      -0.205    41.284    soc_ethmac_rx_converter_converter_source_payload_data_reg[22]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.338ns (18.661%)  route 5.832ns (81.339%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X28Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.957     2.938    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.299     3.237 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.518     3.755    storage_12_reg_i_11_n_0
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.879 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.605     4.484    storage_12_reg_i_8_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.826     5.434    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.813     6.370    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.494 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.880     7.374    p_330_in
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.233     8.731    soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X13Y17         FDRE (Setup_fdre_C_CE)      -0.205    41.284    soc_ethmac_rx_converter_converter_source_payload_data_reg[26]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.338ns (18.661%)  route 5.832ns (81.339%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X28Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.957     2.938    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.299     3.237 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.518     3.755    storage_12_reg_i_11_n_0
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.879 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.605     4.484    storage_12_reg_i_8_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.826     5.434    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.813     6.370    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.494 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.880     7.374    p_330_in
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.233     8.731    soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X13Y17         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X13Y17         FDRE (Setup_fdre_C_CE)      -0.205    41.284    soc_ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 32.553    

Slack (MET) :             32.563ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 1.430ns (19.580%)  route 5.873ns (80.420%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X29Y23         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=13, routed)          1.065     3.072    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.152     3.224 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=7, routed)           1.365     4.589    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.326     4.915 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.763     5.678    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.802 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.612     6.414    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.641     7.179    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.580     7.882    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.847     8.854    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X28Y18         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X28Y18         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.093    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)       -0.081    41.417    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.417    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 32.563    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 1.698ns (23.149%)  route 5.637ns (76.851%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X28Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.957     2.938    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.299     3.237 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.518     3.755    storage_12_reg_i_11_n_0
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.879 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.605     4.484    storage_12_reg_i_8_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124     4.608 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.826     5.434    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.103     6.660    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.784 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.816     7.600    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.752 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.812     8.564    soc_ethphy_liteethphymiirx_converter_converter_strobe_all47_out
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     8.896 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.896    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X31Y19         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)        0.031    41.512    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                 32.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.292%)  route 0.249ns (62.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X12Y18         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[15]/Q
                         net (fo=1, routed)           0.249     0.957    soc_ethmac_rx_converter_converter_source_payload_data[15]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.243     0.882    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.083%)  route 0.285ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X29Y19         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y19         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.900    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.933%)  route 0.264ns (64.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X12Y18         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[17]/Q
                         net (fo=1, routed)           0.264     0.972    soc_ethmac_rx_converter_converter_source_payload_data[17]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.243     0.882    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y21  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y21  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y14  vns_xilinxmultiregimpl8_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y13  vns_xilinxmultiregimpl8_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y13  vns_xilinxmultiregimpl8_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y13  vns_xilinxmultiregimpl8_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y14  vns_xilinxmultiregimpl8_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y11  vns_xilinxmultiregimpl8_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y14  vns_xilinxmultiregimpl8_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y19  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y19  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.182ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 1.897ns (21.044%)  route 7.117ns (78.956%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.076     9.333    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X40Y10         LUT2 (Prop_lut2_I1_O)        0.354     9.687 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.892    10.580    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    41.492    eth_tx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.571    
                         clock uncertainty           -0.035    41.536    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    40.762    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                 30.182    

Slack (MET) :             30.333ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.869ns (20.604%)  route 7.202ns (79.396%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.076     9.333    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.326     9.659 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.977    10.636    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    41.492    eth_tx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.571    
                         clock uncertainty           -0.035    41.536    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.970    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.970    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                 30.333    

Slack (MET) :             30.568ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 1.869ns (21.152%)  route 6.967ns (78.848%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.690     8.947    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.273 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.129    10.401    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    41.492    eth_tx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.571    
                         clock uncertainty           -0.035    41.536    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.970    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.970    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                 30.568    

Slack (MET) :             30.569ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.993ns (22.558%)  route 6.842ns (77.442%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.498     8.755    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.326     9.081 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.313     9.394    storage_11_reg_i_46_n_0
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.518 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.883    10.401    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    41.492    eth_tx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.571    
                         clock uncertainty           -0.035    41.536    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.970    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.970    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                 30.569    

Slack (MET) :             30.669ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.869ns (21.396%)  route 6.866ns (78.604%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.843     9.100    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.326     9.426 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.874    10.301    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    41.492    eth_tx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.571    
                         clock uncertainty           -0.035    41.536    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.970    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.970    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 30.669    

Slack (MET) :             30.878ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 1.869ns (21.920%)  route 6.658ns (78.080%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.618     8.875    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X41Y10         LUT5 (Prop_lut5_I2_O)        0.326     9.201 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.891    10.092    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    41.492    eth_tx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.571    
                         clock uncertainty           -0.035    41.536    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.970    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.970    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 30.878    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 2.168ns (23.964%)  route 6.879ns (76.036%))
  Logic Levels:           9  (LUT3=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X40Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl5_regs1_reg[6]/Q
                         net (fo=1, routed)           0.965     2.951    vns_xilinxmultiregimpl5_regs1[6]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299     3.250 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.978    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124     4.102 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.581    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.705 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.333    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.457 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.202    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.326 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.470    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.594 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.097    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.247 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.853     9.100    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X41Y10         LUT5 (Prop_lut5_I3_O)        0.354     9.454 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_2/O
                         net (fo=1, routed)           0.834    10.288    soc_ethmac_tx_cdc_graycounter1_q[4]_i_2_n_0
    SLICE_X39Y9          LUT3 (Prop_lut3_I2_O)        0.326    10.614 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.614    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X39Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.029    41.519    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.519    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             31.185ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 1.897ns (22.352%)  route 6.590ns (77.648%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.076     9.333    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X40Y10         LUT2 (Prop_lut2_I1_O)        0.354     9.687 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.365    10.052    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X40Y10         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X40Y10         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)       -0.255    41.237    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.237    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 31.185    

Slack (MET) :             31.192ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.869ns (21.547%)  route 6.805ns (78.453%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.478     2.043 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.897    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.295     3.192 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.796     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.590    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.714 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.343    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.467 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.212    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.336 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.480    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.107    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.076     9.333    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.326     9.659 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.580    10.239    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X40Y10         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X40Y10         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)       -0.061    41.431    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.431    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 31.192    

Slack (MET) :             31.319ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.938ns (22.741%)  route 6.584ns (77.259%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X40Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl5_regs1_reg[6]/Q
                         net (fo=1, routed)           0.965     2.951    vns_xilinxmultiregimpl5_regs1[6]
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.299     3.250 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.978    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124     4.102 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.478     4.581    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     4.705 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.629     5.333    soc_ethmac_padding_inserter_source_valid
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.457 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.745     6.202    soc_ethmac_crc32_inserter_source_valid
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.326 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.144     7.470    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.594 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.503     8.097    soc_ethmac_tx_converter_converter_mux0
    SLICE_X41Y12         LUT3 (Prop_lut3_I2_O)        0.150     8.247 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.498     8.745    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.326     9.071 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.313     9.384    storage_11_reg_i_46_n_0
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.508 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.582    10.090    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X39Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)       -0.081    41.409    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.409    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 31.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.076     0.640    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.071     0.635    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X40Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.065     0.770    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X40Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X40Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacpreambleinserter_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.150%)  route 0.247ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X32Y21         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDPE (Prop_fdpe_C_Q)         0.128     0.683 r  FDPE_9/Q
                         net (fo=29, routed)          0.247     0.929    eth_tx_rst
    SLICE_X38Y15         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X38Y15         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X38Y15         FDRE (Hold_fdre_C_R)        -0.045     0.778    vns_liteethmacpreambleinserter_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.645%)  route 0.077ns (29.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X40Y10         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=8, routed)           0.077     0.781    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[2]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.826 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.000     0.826    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X41Y10         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X41Y10         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.092     0.668    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.783    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.060     0.624    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X38Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.783    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X38Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X38Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.060     0.624    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.943%)  route 0.331ns (64.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X36Y15         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.331     1.033    vns_liteethmacpreambleinserter_state[1]
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.078 r  soc_ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.078    soc_ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X35Y15         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X35Y15         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.092     0.914    soc_ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.783    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.053     0.617    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y21  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y21  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y9   vns_xilinxmultiregimpl5_regs1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y7   vns_xilinxmultiregimpl5_regs1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y7   vns_xilinxmultiregimpl5_regs1_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y13  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y13  soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y9   vns_xilinxmultiregimpl5_regs1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y9   vns_xilinxmultiregimpl5_regs1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y7   vns_xilinxmultiregimpl5_regs1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y7   vns_xilinxmultiregimpl5_regs1_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y17  soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X40Y17  soc_ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y9   vns_xilinxmultiregimpl5_regs1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y9   vns_xilinxmultiregimpl5_regs1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y9   vns_xilinxmultiregimpl5_regs1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 lm32_cpu/interrupt_unit/im_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.988ns (22.346%)  route 6.908ns (77.654%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.561     1.561    lm32_cpu/interrupt_unit/out
    SLICE_X42Y34         FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     2.079 f  lm32_cpu/interrupt_unit/im_reg[1]/Q
                         net (fo=2, routed)           0.669     2.749    lm32_cpu/interrupt_unit/im_reg_n_0_[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     2.873 r  lm32_cpu/interrupt_unit/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.815     3.688    lm32_cpu/interrupt_unit/pc_m[31]_i_5_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     3.812 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=3, routed)           0.447     4.259    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.383 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.536     4.919    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.043 r  lm32_cpu/load_store_unit/dcache/pc_f[31]_i_5/O
                         net (fo=3, routed)           0.744     5.787    lm32_cpu/load_store_unit/dcache/pc_f[31]_i_5_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.150     5.937 r  lm32_cpu/load_store_unit/dcache/b[31]_i_20/O
                         net (fo=2, routed)           0.331     6.267    lm32_cpu/instruction_unit/write_enable_x_reg
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.348     6.615 r  lm32_cpu/instruction_unit/b[31]_i_10/O
                         net (fo=49, routed)          1.312     7.928    lm32_cpu/instruction_unit_n_152
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.150     8.078 r  lm32_cpu/store_operand_x[20]_i_1/O
                         net (fo=2, routed)           0.878     8.956    lm32_cpu/instruction_unit/instruction_d_reg[20]_0[5]
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.326     9.282 r  lm32_cpu/instruction_unit/b[20]_i_1/O
                         net (fo=3, routed)           1.176    10.458    lm32_cpu/multiplier/instruction_d_reg[20][20]
    DSP48_X0Y17          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.544    11.544    lm32_cpu/multiplier/out
    DSP48_X0Y17          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.007    11.551    
                         clock uncertainty           -0.057    11.494    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    11.044    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.935ns (32.391%)  route 6.126ns (67.609%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.892     9.233    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.357 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.769    10.127    lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.251 r  lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.630    lm32_cpu_n_64
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.935ns (32.391%)  route 6.126ns (67.609%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.892     9.233    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.357 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.769    10.127    lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.251 r  lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.630    lm32_cpu_n_64
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.935ns (32.391%)  route 6.126ns (67.609%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.892     9.233    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.357 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.769    10.127    lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.251 r  lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.630    lm32_cpu_n_64
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 2.935ns (32.391%)  route 6.126ns (67.609%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.892     9.233    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.357 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.769    10.127    lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.251 r  lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.630    lm32_cpu_n_64
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 2.935ns (32.303%)  route 6.151ns (67.697%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.851     9.193    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.317 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.692    10.009    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X51Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.133 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.654    lm32_cpu_n_61
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.453    11.453    sys_clk
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X50Y9          FDRE (Setup_fdre_C_CE)      -0.169    11.307    soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 2.935ns (32.303%)  route 6.151ns (67.697%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.851     9.193    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.317 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.692    10.009    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X51Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.133 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.654    lm32_cpu_n_61
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.453    11.453    sys_clk
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X50Y9          FDRE (Setup_fdre_C_CE)      -0.169    11.307    soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 2.935ns (32.303%)  route 6.151ns (67.697%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.851     9.193    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.317 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.692    10.009    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X51Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.133 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.654    lm32_cpu_n_61
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.453    11.453    sys_clk
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X50Y9          FDRE (Setup_fdre_C_CE)      -0.169    11.307    soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 2.935ns (32.303%)  route 6.151ns (67.697%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          0.851     9.193    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.317 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.692    10.009    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X51Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.133 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.654    lm32_cpu_n_61
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.453    11.453    sys_clk
    SLICE_X50Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X50Y9          FDRE (Setup_fdre_C_CE)      -0.169    11.307    soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 2.935ns (32.549%)  route 6.082ns (67.451%))
  Logic Levels:           11  (CARRY4=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        1.568     1.568    sys_clk
    SLICE_X47Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine2_openrow_reg[5]/Q
                         net (fo=1, routed)           1.135     3.159    soc_netsoc_sdram_bankmachine2_openrow_reg_n_0_[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  vns_bankmachine2_state[3]_i_23/O
                         net (fo=1, routed)           0.000     3.283    vns_bankmachine2_state[3]_i_23_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.833 r  vns_bankmachine2_state_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.833    vns_bankmachine2_state_reg[3]_i_15_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.104 r  vns_bankmachine2_state_reg[3]_i_12/CO[0]
                         net (fo=8, routed)           0.896     5.000    soc_netsoc_sdram_bankmachine2_hit
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.373     5.373 r  soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3/O
                         net (fo=4, routed)           0.848     6.221    soc_netsoc_sdram_bankmachine2_precharge_timer_count[2]_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.345 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_16/O
                         net (fo=1, routed)           0.540     6.885    soc_netsoc_sdram_bandwidth_cmd_valid_i_16_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.009 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_6/O
                         net (fo=1, routed)           0.000     7.009    soc_netsoc_sdram_bandwidth_cmd_valid_i_6_n_0
    SLICE_X59Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.254 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3/O
                         net (fo=1, routed)           0.000     7.254    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_3_n_0
    SLICE_X59Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.358 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.668     8.026    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.316     8.342 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=24, routed)          1.005     9.346    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.470 r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.367     9.837    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X55Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.961 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.625    10.586    lm32_cpu_n_59
    SLICE_X55Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3918, routed)        1.454    11.454    sys_clk
    SLICE_X55Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X55Y8          FDRE (Setup_fdre_C_CE)      -0.205    11.272    soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  0.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 lm32_cpu/branch_predict_x_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_predict_m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.977%)  route 0.160ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.557     0.557    lm32_cpu/out
    SLICE_X34Y31         FDRE                                         r  lm32_cpu/branch_predict_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  lm32_cpu/branch_predict_x_reg/Q
                         net (fo=1, routed)           0.160     0.865    lm32_cpu/branch_predict_x
    SLICE_X37Y32         FDRE                                         r  lm32_cpu/branch_predict_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.826     0.826    lm32_cpu/out
    SLICE_X37Y32         FDRE                                         r  lm32_cpu/branch_predict_m_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.017     0.838    lm32_cpu/branch_predict_m_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_reg_0_15_6_7/ADDRD0
    SLICE_X54Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.833     0.833    storage_reg_0_15_6_7/WCLK
    SLICE_X54Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X54Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/p_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/result_x_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.614%)  route 0.188ns (47.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.562     0.562    lm32_cpu/mc_arithmetic/out
    SLICE_X34Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  lm32_cpu/mc_arithmetic/p_reg[21]/Q
                         net (fo=4, routed)           0.188     0.914    lm32_cpu/mc_arithmetic/p_0_in[22]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.045     0.959 r  lm32_cpu/mc_arithmetic/result_x[21]_i_1/O
                         net (fo=1, routed)           0.000     0.959    lm32_cpu/mc_arithmetic/result_x[21]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3918, routed)        0.832     0.832    lm32_cpu/mc_arithmetic/out
    SLICE_X37Y39         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[21]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.091     0.918    lm32_cpu/mc_arithmetic/result_x_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y17   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   mem_grain0_1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y30         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.125     3.738    
    SLICE_X65Y30         FDPE (Setup_fdpe_C_D)       -0.005     3.733    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.667    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X31Y21         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     2.555    eth_rx_clk
    SLICE_X31Y21         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X31Y21         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.449ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X32Y21         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     2.555    eth_tx_clk
    SLICE_X32Y21         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X32Y21         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.449    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.390ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y32         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3918, routed)        0.591     2.591    sys_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X65Y32         FDPE (Setup_fdpe_C_D)       -0.005     2.456    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.456    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.390    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.221 (r) | FAST    |     1.796 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.676 (r) | SLOW    |    -0.509 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.920 (r) | SLOW    |    -0.614 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.667 (r) | SLOW    |    -0.514 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.047 (r) | SLOW    |    -0.696 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.993 (r) | SLOW    |    -0.911 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     3.356 (r) | SLOW    |    -0.692 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.581 (r) | SLOW    |    -0.352 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.355 (r) | SLOW    |    -1.243 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.787 (r) | SLOW    |    -0.452 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.977 (r) | SLOW    |    -1.948 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.428 (r) | SLOW    |    -1.700 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.294 (r) | SLOW    |    -1.665 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.342 (r) | SLOW    |    -1.601 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.133 (r) | SLOW    |    -1.470 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     5.080 (r) | SLOW    |    -1.382 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     4.742 (r) | SLOW    |    -1.290 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.536 (r) | SLOW    |    -1.265 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.698 (r) | SLOW    |      3.418 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.736 (r) | SLOW    |      3.338 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.690 (r) | SLOW    |      3.430 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.414 (r) | SLOW    |      3.259 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.067 (r) | SLOW    |      3.149 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.134 (r) | SLOW    |      1.831 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.736 (r) | SLOW    |      2.101 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.748 (r) | SLOW    |      2.113 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.981 (r) | SLOW    |      1.763 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.433 (r) | SLOW    |      1.964 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.888 (r) | SLOW    |      2.185 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.121 (r) | SLOW    |      1.820 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.284 (r) | SLOW    |      1.899 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.376 (r) | SLOW    |      1.546 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.689 (r) | SLOW    |      1.650 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.528 (r) | SLOW    |      1.621 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.366 (r) | SLOW    |      1.526 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.678 (r) | SLOW    |      1.673 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.537 (r) | SLOW    |      1.598 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.378 (r) | SLOW    |      1.556 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.677 (r) | SLOW    |      1.652 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.595 (r) | SLOW    |      2.026 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.365 (r) | SLOW    |      1.497 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.596 (r) | SLOW    |      2.033 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.366 (r) | SLOW    |      1.493 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |     10.056 (r) | SLOW    |      3.382 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDRE           | -     |      9.991 (r) | SLOW    |      3.198 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.169 (r) | SLOW    |      2.877 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.552 (r) | SLOW    |      3.588 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.467 (r) | SLOW    |      3.215 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.490 (r) | SLOW    |      3.192 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      7.846 (r) | SLOW    |      2.388 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      7.779 (r) | SLOW    |      2.364 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |     10.002 (r) | SLOW    |      3.401 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |     10.037 (r) | SLOW    |      3.429 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.188 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.962 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.807 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.818 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.754 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.002 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         2.059 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.413 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.538 ns
Ideal Clock Offset to Actual Clock: -1.778 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.676 (r) | SLOW    | -0.509 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.920 (r) | SLOW    | -0.614 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.667 (r) | SLOW    | -0.514 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.047 (r) | SLOW    | -0.696 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.047 (r) | SLOW    | -0.509 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.522 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.134 (r) | SLOW    |   1.831 (r) | FAST    |    0.768 |
ddram_dq[1]        |   7.736 (r) | SLOW    |   2.101 (r) | FAST    |    1.370 |
ddram_dq[2]        |   7.748 (r) | SLOW    |   2.113 (r) | FAST    |    1.382 |
ddram_dq[3]        |   6.981 (r) | SLOW    |   1.763 (r) | FAST    |    0.615 |
ddram_dq[4]        |   7.433 (r) | SLOW    |   1.964 (r) | FAST    |    1.068 |
ddram_dq[5]        |   7.888 (r) | SLOW    |   2.185 (r) | FAST    |    1.522 |
ddram_dq[6]        |   7.121 (r) | SLOW    |   1.820 (r) | FAST    |    0.755 |
ddram_dq[7]        |   7.284 (r) | SLOW    |   1.899 (r) | FAST    |    0.918 |
ddram_dq[8]        |   6.376 (r) | SLOW    |   1.546 (r) | FAST    |    0.021 |
ddram_dq[9]        |   6.689 (r) | SLOW    |   1.650 (r) | FAST    |    0.324 |
ddram_dq[10]       |   6.528 (r) | SLOW    |   1.621 (r) | FAST    |    0.162 |
ddram_dq[11]       |   6.366 (r) | SLOW    |   1.526 (r) | FAST    |    0.000 |
ddram_dq[12]       |   6.678 (r) | SLOW    |   1.673 (r) | FAST    |    0.312 |
ddram_dq[13]       |   6.537 (r) | SLOW    |   1.598 (r) | FAST    |    0.171 |
ddram_dq[14]       |   6.378 (r) | SLOW    |   1.556 (r) | FAST    |    0.030 |
ddram_dq[15]       |   6.677 (r) | SLOW    |   1.652 (r) | FAST    |    0.311 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.888 (r) | SLOW    |   1.526 (r) | FAST    |    1.522 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.231 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.595 (r) | SLOW    |   2.026 (r) | FAST    |    1.230 |
ddram_dqs_n[1]     |   6.365 (r) | SLOW    |   1.497 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.596 (r) | SLOW    |   2.033 (r) | FAST    |    1.231 |
ddram_dqs_p[1]     |   6.366 (r) | SLOW    |   1.493 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.596 (r) | SLOW    |   1.493 (r) | FAST    |    1.231 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.322 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.698 (r) | SLOW    |   3.418 (r) | FAST    |    0.283 |
eth_tx_data[1]     |   9.736 (r) | SLOW    |   3.338 (r) | FAST    |    0.322 |
eth_tx_data[2]     |   9.690 (r) | SLOW    |   3.430 (r) | FAST    |    0.276 |
eth_tx_data[3]     |   9.414 (r) | SLOW    |   3.259 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.736 (r) | SLOW    |   3.259 (r) | FAST    |    0.322 |
-------------------+-------------+---------+-------------+---------+----------+




