$date
	Fri Jul 14 04:00:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module ir_control_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " irda_tb $end
$var reg 1 # rst_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " irda $end
$var wire 1 # rst $end
$var parameter 3 $ s0 $end
$var parameter 3 % s1 $end
$var parameter 3 & s2 $end
$var parameter 3 ' s3 $end
$var reg 3 ( buttons [2:0] $end
$var reg 3 ) state [2:0] $end
$var integer 32 * count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b10 &
b1 %
b0 $
$end
#0
$dumpvars
bx *
b0 )
b0 (
0#
1"
0!
$end
#50
1!
#100
0!
1#
#150
1!
#200
0!
#250
1!
#300
0!
#350
1!
#400
0!
#450
1!
#500
0!
#550
1!
#600
0!
0#
#650
1!
#700
0!
#750
1!
#800
0!
#850
1!
#900
0!
#950
1!
#1000
0!
#1050
1!
#1100
0!
#1150
1!
#1200
0!
#1250
1!
#1300
0!
#1350
1!
#1400
0!
#1450
1!
#1500
0!
#1550
1!
#1600
0!
#1650
1!
#1700
b0 *
b1 )
0!
0"
#1750
1!
#1800
b1 *
b10 )
0!
#1850
1!
#1900
b10 *
0!
#1950
1!
#2000
b11 *
0!
#2050
1!
#2100
b100 *
0!
1"
#2150
1!
#2200
b101 *
0!
#2250
1!
#2300
b110 *
0!
#2350
1!
#2400
b111 *
0!
0"
#2450
1!
#2500
b1000 *
0!
#2550
1!
#2600
b1001 *
0!
#2650
1!
#2700
b1010 *
0!
#2750
1!
#2800
b11 )
b1011 *
0!
#2850
1!
#2900
b100 (
0!
1"
#2950
1!
#3000
0!
#3050
1!
#3100
b0 (
0!
0"
#3150
1!
#3200
0!
#3250
1!
#3300
0!
#3350
1!
#3400
0!
#3450
1!
#3500
0!
#3550
1!
#3600
0!
#3650
1!
#3700
0!
#3750
1!
#3800
0!
#3850
1!
#3900
0!
#3950
1!
#4000
b100 (
0!
1"
#4050
1!
#4100
0!
#4150
1!
#4200
0!
#4250
1!
#4300
b0 (
0!
0"
#4350
1!
#4400
0!
#4450
1!
#4500
0!
#4550
1!
#4600
0!
#4650
1!
#4700
0!
#4750
1!
#4800
0!
#4850
1!
#4900
0!
#4950
1!
#5000
0!
#5050
1!
#5100
0!
#5150
1!
#5200
0!
#5250
1!
#5300
0!
#5350
1!
#5400
0!
#5450
1!
#5500
0!
#5550
1!
#5600
0!
#5650
1!
#5700
0!
#5750
1!
#5800
0!
#5850
1!
#5900
0!
#5950
1!
#6000
0!
#6050
1!
#6100
0!
#6150
1!
#6200
0!
#6250
1!
#6300
0!
