Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 12 11:00:06 2021
| Host         : DESKTOP-BQ8EU8O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.046        0.000                      0                  295        0.157        0.000                      0                  295        4.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.046        0.000                      0                  295        0.157        0.000                      0                  295        4.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 cube/s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.469ns (31.672%)  route 3.169ns (68.328%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.721     5.324    cube/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  cube/s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  cube/s_reg[0]/Q
                         net (fo=17, routed)          0.890     6.732    cube/s_reg_n_0_[0]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.152     6.884 r  cube/s[6]_i_2/O
                         net (fo=2, routed)           0.646     7.529    cube/s[6]_i_2_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.855 f  cube/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.600     8.455    cube/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.153     8.608 f  cube/FSM_sequential_state[1]_i_2/O
                         net (fo=5, routed)           0.651     9.260    cube/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.320     9.580 r  cube/done_i_1/O
                         net (fo=1, routed)           0.382     9.962    cube/done_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  cube/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.600    15.023    cube/clk_i_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  cube/done_reg/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)       -0.255    15.007    cube/done_reg
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/y_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.945ns (39.679%)  route 2.957ns (60.321%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.415     9.361    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.485 r  cube/mult/part_res0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.485    cube/mult/part_res0_carry_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.886 r  cube/mult/part_res0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.886    cube/mult/part_res0_carry_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.220 r  cube/mult/part_res0_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.220    cube/mult/p_1_in[5]
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[5]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    cube/mult/y_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/y_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.924ns (39.420%)  route 2.957ns (60.580%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.415     9.361    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.485 r  cube/mult/part_res0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.485    cube/mult/part_res0_carry_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.886 r  cube/mult/part_res0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.886    cube/mult/part_res0_carry_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  cube/mult/part_res0_carry__0/O[3]
                         net (fo=1, routed)           0.000    10.199    cube/mult/p_1_in[7]
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[7]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    cube/mult/y_bo_reg[7]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/y_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.850ns (38.487%)  route 2.957ns (61.513%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.415     9.361    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.485 r  cube/mult/part_res0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.485    cube/mult/part_res0_carry_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.886 r  cube/mult/part_res0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.886    cube/mult/part_res0_carry_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.125 r  cube/mult/part_res0_carry__0/O[2]
                         net (fo=1, routed)           0.000    10.125    cube/mult/p_1_in[6]
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[6]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    cube/mult/y_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/y_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.834ns (38.281%)  route 2.957ns (61.719%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.415     9.361    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.485 r  cube/mult/part_res0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.485    cube/mult/part_res0_carry_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.886 r  cube/mult/part_res0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.886    cube/mult/part_res0_carry_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.109 r  cube/mult/part_res0_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.109    cube/mult/p_1_in[4]
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[4]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    cube/mult/y_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/part_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.909ns (39.981%)  route 2.866ns (60.019%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.324     9.270    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.124     9.394 r  cube/mult/part_res[0]_i_4/O
                         net (fo=1, routed)           0.000     9.394    cube/mult/part_res[0]_i_4_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.770 r  cube/mult/part_res_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.770    cube/mult/part_res_reg[0]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.093 r  cube/mult/part_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.093    cube/mult/part_res_reg[4]_i_1_n_6
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[5]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.109    15.369    cube/mult/part_res_reg[5]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/part_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.901ns (39.880%)  route 2.866ns (60.120%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.324     9.270    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.124     9.394 r  cube/mult/part_res[0]_i_4/O
                         net (fo=1, routed)           0.000     9.394    cube/mult/part_res[0]_i_4_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.770 r  cube/mult/part_res_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.770    cube/mult/part_res_reg[0]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.085 r  cube/mult/part_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.085    cube/mult/part_res_reg[4]_i_1_n_4
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[7]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.109    15.369    cube/mult/part_res_reg[7]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/part_res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.825ns (38.906%)  route 2.866ns (61.094%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.324     9.270    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.124     9.394 r  cube/mult/part_res[0]_i_4/O
                         net (fo=1, routed)           0.000     9.394    cube/mult/part_res[0]_i_4_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.770 r  cube/mult/part_res_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.770    cube/mult/part_res_reg[0]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.009 r  cube/mult/part_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.009    cube/mult/part_res_reg[4]_i_1_n_5
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[6]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.109    15.369    cube/mult/part_res_reg[6]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 cube/mult/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/part_res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.805ns (38.644%)  route 2.866ns (61.356%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.715     5.318    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  cube/mult/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 r  cube/mult/b_reg[0]/Q
                         net (fo=1, routed)           1.206     7.042    cube/mult/b[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.166 f  cube/mult/part_res0_carry_i_7/O
                         net (fo=13, routed)          0.866     8.032    cube/mult/part_res0_carry_i_7_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.116     8.148 r  cube/mult/part_res0_carry_i_8/O
                         net (fo=1, routed)           0.469     8.617    cube/mult/part_res0_carry_i_8_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.328     8.945 r  cube/mult/part_res0_carry_i_5/O
                         net (fo=2, routed)           0.324     9.270    cube/mult/part_res0_carry_i_5_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.124     9.394 r  cube/mult/part_res[0]_i_4/O
                         net (fo=1, routed)           0.000     9.394    cube/mult/part_res[0]_i_4_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.770 r  cube/mult/part_res_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.770    cube/mult/part_res_reg[0]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.989 r  cube/mult/part_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.989    cube/mult/part_res_reg[4]_i_1_n_7
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.597    15.020    cube/mult/clk_i_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  cube/mult/part_res_reg[4]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.109    15.369    cube/mult/part_res_reg[4]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 cube/s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.178ns (27.796%)  route 3.060ns (72.204%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.720     5.323    cube/clk_i_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  cube/s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  cube/s_reg[1]/Q
                         net (fo=18, routed)          1.011     6.790    cube/s_reg_n_0_[1]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.152     6.942 r  cube/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.587     7.529    cube/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.326     7.855 r  cube/y[2]_i_4/O
                         net (fo=1, routed)           0.642     8.497    cube/y[2]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  cube/y[2]_i_3/O
                         net (fo=3, routed)           0.291     8.911    cube/y[2]_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.120     9.031 r  cube/y[0]_i_1/O
                         net (fo=1, routed)           0.530     9.561    cube/y[0]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  cube/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.600    15.023    cube/clk_i_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  cube/y_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)       -0.250    15.012    cube/y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    clk_i_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sum_reg[3]/Q
                         net (fo=1, routed)           0.087     1.745    sqrt/x_reg[7]_0[3]
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.049     1.794 r  sqrt/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    sqrt/x[3]
    SLICE_X1Y82          FDRE                                         r  sqrt/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    sqrt/CLK
    SLICE_X1Y82          FDRE                                         r  sqrt/x_reg[3]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107     1.637    sqrt/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.192ns (69.331%)  route 0.085ns (30.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    clk_i_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sum_reg[6]/Q
                         net (fo=1, routed)           0.085     1.743    sqrt/x_reg[7]_0[6]
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.051     1.794 r  sqrt/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    sqrt/x[6]
    SLICE_X1Y82          FDRE                                         r  sqrt/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    sqrt/CLK
    SLICE_X1Y82          FDRE                                         r  sqrt/x_reg[6]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107     1.637    sqrt/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cube/mul_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.599     1.518    cube/clk_i_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  cube/mul_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cube/mul_a_reg[7]/Q
                         net (fo=1, routed)           0.110     1.769    cube/mult/a_reg[7]_0[7]
    SLICE_X7Y85          FDRE                                         r  cube/mult/a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  cube/mult/a_reg[7]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.072     1.605    cube/mult/a_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cube/mul_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.599     1.518    cube/clk_i_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  cube/mul_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cube/mul_a_reg[6]/Q
                         net (fo=1, routed)           0.110     1.769    cube/mult/a_reg[7]_0[6]
    SLICE_X7Y85          FDRE                                         r  cube/mult/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  cube/mult/a_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    cube/mult/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cube/mul_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mult/a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.599     1.518    cube/clk_i_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  cube/mul_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cube/mul_a_reg[5]/Q
                         net (fo=1, routed)           0.110     1.769    cube/mult/a_reg[7]_0[5]
    SLICE_X7Y85          FDRE                                         r  cube/mult/a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  cube/mult/a_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.066     1.599    cube/mult/a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cube/mult/y_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mul_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.598     1.517    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  cube/mult/y_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  cube/mult/y_bo_reg[2]/Q
                         net (fo=2, routed)           0.126     1.785    cube/mult/y_bo[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  cube/mult/mul_a[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    cube/mul_a0_in[2]
    SLICE_X6Y85          FDRE                                         r  cube/mul_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    cube/clk_i_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  cube/mul_a_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.120     1.653    cube/mul_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cube/mult/y_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mul_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.599     1.518    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cube/mult/y_bo_reg[4]/Q
                         net (fo=2, routed)           0.128     1.788    cube/y_bo[4]
    SLICE_X7Y86          FDRE                                         r  cube/mul_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    cube/clk_i_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  cube/mul_a_reg[4]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.070     1.603    cube/mul_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cube/mult/y_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube/mul_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.599     1.518    cube/mult/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  cube/mult/y_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cube/mult/y_bo_reg[6]/Q
                         net (fo=2, routed)           0.128     1.788    cube/y_bo[6]
    SLICE_X7Y86          FDRE                                         r  cube/mul_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.869     2.034    cube/clk_i_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  cube/mul_a_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.070     1.603    cube/mul_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sqrt/part_result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.597     1.516    sqrt/CLK
    SLICE_X5Y82          FDRE                                         r  sqrt/part_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  sqrt/part_result_reg[5]/Q
                         net (fo=3, routed)           0.129     1.786    sqrt/part_result_reg_n_0_[5]
    SLICE_X4Y82          FDRE                                         r  sqrt/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.866     2.031    sqrt/CLK
    SLICE_X4Y82          FDRE                                         r  sqrt/b_reg[5]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.070     1.599    sqrt/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sqrt/part_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.786%)  route 0.137ns (49.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.597     1.516    sqrt/CLK
    SLICE_X5Y82          FDRE                                         r  sqrt/part_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  sqrt/part_result_reg[4]/Q
                         net (fo=4, routed)           0.137     1.794    sqrt/part_result_reg_n_0_[4]
    SLICE_X4Y83          FDRE                                         r  sqrt/res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.867     2.032    sqrt/CLK
    SLICE_X4Y83          FDRE                                         r  sqrt/res_reg[4]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075     1.606    sqrt/res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     a_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     cube/mult/a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     cube/mult/a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     cube/mult/part_res_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     cube/mult/part_res_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     cube/mult/part_res_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     cube/mult/part_res_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     cube/arg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     cube/mult/a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     cube/mult/ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     cube/mult/ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     cube/mult/part_res_reg[1]/C



