//test bench
module full_adder_tb;

	// Inputs
	reg A,B,Cin;
	integer i;

	// Outputs
	wire sum,carry;
	// Instantiate the Unit Under Test (UUT)
	full_adder uut (.A(A),.B(B),.Cin(Cin),.sum(sum),.carry(carry));
		

	initial
   	begin
	     {A,B,Cin}<=3'b000;
		  $monitor("T=%t,Inputs A=%b,B=%b,Cin=%b,sum=%b,carry=%b",$time,A,B,Cin,sum,carry);
		  for(i=0;i<20;i=i+1)
		    begin
			  #5;
			  {A,B,Cin}<={$random};
			 end
		  #200 $finish(); 
		 end
		      
endmodule

