<!DOCTYPE html html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
"http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <title>Verilog documentation</title>

    <link rel="stylesheet" href="https://yarnpkg.com/en/package/normalize.css">

    <!-- see https://github.com/wavedrom/wavedrom -->
    <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js" type="text/javascript"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js" type="text/javascript"></script>

    <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.22.0/themes/prism.css" rel="stylesheet" />
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.22.0/components/prism-core.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.22.0/plugins/autoloader/prism-autoloader.min.js"></script>

    <!--style>
     os.popen('pygmentize -S default -f html -a .codehilite').read()
    </style-->
</head>

<body onload="WaveDrom.ProcessAll()">

<h3>Module "OAI22"</h3>

<pre>
Parameters:
    WIDTH    in       

Ports:
    in1      input    wire [WIDTH-1:0]
    in2      input    wire [WIDTH-1:0]
    in3      input    wire [WIDTH-1:0]
    in4      input    wire [WIDTH-1:0]
    out      output   wire [WIDTH-1:0]
</pre>

<p>Complex gate OR-AND-Invertor</p>
<pre>
 in1 ----------+--\
               )OR +----+
 in2 ----------+--/|    |
                   |NAND|o-----
 in3 ----------+--\|    |
               )OR +----+
 in4 ----------+--/
</pre>

<script type="WaveDrom">
{ assign:[
  ["out",
    ["~&",
      ["|", "in1", "in2"],
      ["|", "in3", "in4"]
    ]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module OAI22 #(
    parameter WIDTH = 8
)(
    input  wire [WIDTH-1:0] in1,
    input  wire [WIDTH-1:0] in2,
    input  wire [WIDTH-1:0] in3,
    input  wire [WIDTH-1:0] in4,
    output wire [WIDTH-1:0] out
);

    assign out = ~((in1 | in2) & (in3 | in4));

endmodule</code></pre>


<hr />
<h3>Module "Not"</h3>

<pre>
Parameters:

Ports:
    out      output   wire
    in       input    wire
</pre>

<p>CMOS inverter</p>
<p>See book by Yamin Li, Computer principles and design in Verilog HDL.</p>
<pre>
          +-------+-----+ vdd
                  |
              +   |
            + +---+
      +----o| |      p1
      |     + +---+
      |       +   |
      |           |
 +----+           +------+
      |           |
      |       +   |
      |     + +---+
      +-----+ |     n1
            + +---+
              +   |
                  |
                  |
        +---------+----+ gnd
</pre>
<p>Source code:</p>
<pre><code class="lang-verilog">module Not(
    output wire out, // out = ~in
    input wire in
);
    supply1 vdd; // logic 1 (power)
    supply0 gnd; // logic 0 (ground)

    // pmos (drain, source, gate);
    pmos p1 (out, vdd, in);

    // nmos (drain, source, gate);
    nmos n1 (out, gnd, in);

endmodule</code></pre>


<hr />
</body></html>
