

================================================================
== Vitis HLS Report for 'gelu'
================================================================
* Date:           Wed Jul 31 17:00:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [Deit_cpp/src/gelu.cpp:195]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %x_read" [Deit_cpp/src/gelu.cpp:195]   --->   Operation 5 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31"   --->   Operation 6 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.41ns)   --->   "%relu_V = select i1 %p_Result_s, i31 0, i31 %trunc_ln195" [Deit_cpp/src/../include/util.hpp:100]   --->   Operation 7 'select' 'relu_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.01ns)   --->   "%x_abs_V = sub i32 0, i32 %x_read"   --->   Operation 8 'sub' 'x_abs_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.44ns)   --->   "%x_abs_V_1 = select i1 %p_Result_s, i32 %x_abs_V, i32 %x_read" [Deit_cpp/src/gelu.cpp:199]   --->   Operation 9 'select' 'x_abs_V_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.99ns)   --->   "%icmp_ln1651 = icmp_sgt  i32 %x_abs_V_1, i32 23068671"   --->   Operation 10 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %x_abs_V_1, i22 0"   --->   Operation 11 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i32 %x_abs_V_1"   --->   Operation 12 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_V = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %trunc_ln813, i5 0"   --->   Operation 13 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %x_abs_V_1, i32 17, i32 24"   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%p_Result_79 = icmp_slt  i54 %t, i54 18014398509350913"   --->   Operation 15 'icmp' 'p_Result_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.06ns)   --->   "%icmp_ln1003 = icmp_eq  i22 %t_V, i22 0"   --->   Operation 16 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%ret_V = add i8 %trunc_ln, i8 1"   --->   Operation 17 'add' 'ret_V' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node ret_V_250)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i8 %trunc_ln, i8 %ret_V"   --->   Operation 18 'select' 'select_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.39ns) (out node of the LUT)   --->   "%ret_V_250 = select i1 %p_Result_79, i8 %select_ln1002, i8 %trunc_ln"   --->   Operation 19 'select' 'ret_V_250' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %ret_V_250"   --->   Operation 20 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%GELU_DELTA_TABLE_V_addr = getelementptr i20 %GELU_DELTA_TABLE_V, i64 0, i64 %zext_ln541" [Deit_cpp/src/gelu.cpp:206]   --->   Operation 21 'getelementptr' 'GELU_DELTA_TABLE_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%a_V = load i8 %GELU_DELTA_TABLE_V_addr" [Deit_cpp/src/gelu.cpp:206]   --->   Operation 22 'load' 'a_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%ret_V_247 = add i8 %ret_V_250, i8 1"   --->   Operation 23 'add' 'ret_V_247' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %ret_V_247"   --->   Operation 24 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%GELU_DELTA_TABLE_V_addr_1 = getelementptr i20 %GELU_DELTA_TABLE_V, i64 0, i64 %zext_ln541_1" [Deit_cpp/src/gelu.cpp:207]   --->   Operation 25 'getelementptr' 'GELU_DELTA_TABLE_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%b_V = load i8 %GELU_DELTA_TABLE_V_addr_1" [Deit_cpp/src/gelu.cpp:207]   --->   Operation 26 'load' 'b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>

State 2 <SV = 1> <Delay = 5.88>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%a_V = load i8 %GELU_DELTA_TABLE_V_addr" [Deit_cpp/src/gelu.cpp:206]   --->   Operation 27 'load' 'a_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%b_V = load i8 %GELU_DELTA_TABLE_V_addr_1" [Deit_cpp/src/gelu.cpp:207]   --->   Operation 28 'load' 'b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i20 %b_V"   --->   Operation 29 'zext' 'zext_ln1348' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i20 %a_V"   --->   Operation 30 'zext' 'zext_ln1348_1' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.89ns)   --->   "%ret_V_248 = sub i21 %zext_ln1348, i21 %zext_ln1348_1"   --->   Operation 31 'sub' 'ret_V_248' <Predicate = (!icmp_ln1651)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i22 %t_V"   --->   Operation 32 'zext' 'zext_ln1270' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i21 %ret_V_248"   --->   Operation 33 'sext' 'sext_ln1273' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.70ns)   --->   "%r_V_543 = mul i43 %zext_ln1270, i43 %sext_ln1273"   --->   Operation 34 'mul' 'r_V_543' <Predicate = (!icmp_ln1651)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %a_V, i22 0"   --->   Operation 35 'bitconcatenate' 'lhs_V_8' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i42 %lhs_V_8"   --->   Operation 36 'zext' 'zext_ln1347' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i43 %r_V_543"   --->   Operation 37 'sext' 'sext_ln813' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.05ns)   --->   "%ret_V_249 = add i44 %sext_ln813, i44 %zext_ln1347"   --->   Operation 38 'add' 'ret_V_249' <Predicate = (!icmp_ln1651)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i22 @_ssdm_op_PartSelect.i22.i44.i32.i32, i44 %ret_V_249, i32 22, i32 43"   --->   Operation 39 'partselect' 'tmp_s' <Predicate = (!icmp_ln1651)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln196 = specmemcore void @_ssdm_op_SpecMemCore, i20 %GELU_DELTA_TABLE_V, i64 666, i64 215, i64 18446744073709551615" [Deit_cpp/src/gelu.cpp:196]   --->   Operation 40 'specmemcore' 'specmemcore_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i31 %relu_V" [Deit_cpp/src/gelu.cpp:198]   --->   Operation 41 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i22 %tmp_s"   --->   Operation 42 'zext' 'zext_ln813' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.00ns)   --->   "%sub_ln813 = sub i32 %zext_ln198, i32 %zext_ln813"   --->   Operation 43 'sub' 'sub_ln813' <Predicate = (!icmp_ln1651)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.44ns)   --->   "%select_ln1651 = select i1 %icmp_ln1651, i32 %zext_ln198, i32 %sub_ln813"   --->   Operation 44 'select' 'select_ln1651' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln212 = ret i32 %select_ln1651" [Deit_cpp/src/gelu.cpp:212]   --->   Operation 45 'ret' 'ret_ln212' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GELU_DELTA_TABLE_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                    (read          ) [ 0000]
trunc_ln195               (trunc         ) [ 0000]
p_Result_s                (bitselect     ) [ 0000]
relu_V                    (select        ) [ 0111]
x_abs_V                   (sub           ) [ 0000]
x_abs_V_1                 (select        ) [ 0000]
icmp_ln1651               (icmp          ) [ 0111]
t                         (bitconcatenate) [ 0000]
trunc_ln813               (trunc         ) [ 0000]
t_V                       (bitconcatenate) [ 0110]
trunc_ln                  (partselect    ) [ 0000]
p_Result_79               (icmp          ) [ 0000]
icmp_ln1003               (icmp          ) [ 0000]
ret_V                     (add           ) [ 0000]
select_ln1002             (select        ) [ 0000]
ret_V_250                 (select        ) [ 0000]
zext_ln541                (zext          ) [ 0000]
GELU_DELTA_TABLE_V_addr   (getelementptr ) [ 0110]
ret_V_247                 (add           ) [ 0000]
zext_ln541_1              (zext          ) [ 0000]
GELU_DELTA_TABLE_V_addr_1 (getelementptr ) [ 0110]
a_V                       (load          ) [ 0000]
b_V                       (load          ) [ 0000]
zext_ln1348               (zext          ) [ 0000]
zext_ln1348_1             (zext          ) [ 0000]
ret_V_248                 (sub           ) [ 0000]
zext_ln1270               (zext          ) [ 0000]
sext_ln1273               (sext          ) [ 0000]
r_V_543                   (mul           ) [ 0000]
lhs_V_8                   (bitconcatenate) [ 0000]
zext_ln1347               (zext          ) [ 0000]
sext_ln813                (sext          ) [ 0000]
ret_V_249                 (add           ) [ 0000]
tmp_s                     (partselect    ) [ 0101]
specmemcore_ln196         (specmemcore   ) [ 0000]
zext_ln198                (zext          ) [ 0000]
zext_ln813                (zext          ) [ 0000]
sub_ln813                 (sub           ) [ 0000]
select_ln1651             (select        ) [ 0000]
ret_ln212                 (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GELU_DELTA_TABLE_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GELU_DELTA_TABLE_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i32.i22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i17.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i20.i22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="GELU_DELTA_TABLE_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="20" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GELU_DELTA_TABLE_V_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="20" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="20" slack="0"/>
<pin id="73" dir="1" index="7" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V/1 b_V/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="GELU_DELTA_TABLE_V_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="20" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GELU_DELTA_TABLE_V_addr_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="trunc_ln195_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_Result_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="relu_V_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="31" slack="0"/>
<pin id="99" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="relu_V/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="x_abs_V_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_abs_V/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="x_abs_V_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_abs_V_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln1651_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="26" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="t_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="54" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln813_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="t_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="22" slack="0"/>
<pin id="137" dir="0" index="1" bw="17" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="6" slack="0"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_Result_79_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="54" slack="0"/>
<pin id="155" dir="0" index="1" bw="18" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_79/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln1003_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="22" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="ret_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln1002_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1002/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="ret_V_250_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_250/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln541_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ret_V_247_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_247/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln541_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln1348_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="20" slack="0"/>
<pin id="205" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln1348_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="0"/>
<pin id="209" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="ret_V_248_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="20" slack="0"/>
<pin id="213" dir="0" index="1" bw="20" slack="0"/>
<pin id="214" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_248/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln1270_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="22" slack="1"/>
<pin id="219" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1273_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="21" slack="0"/>
<pin id="222" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="r_V_543_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="22" slack="0"/>
<pin id="226" dir="0" index="1" bw="21" slack="0"/>
<pin id="227" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_543/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="lhs_V_8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="42" slack="0"/>
<pin id="232" dir="0" index="1" bw="20" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_8/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln1347_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="42" slack="0"/>
<pin id="240" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln813_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="43" slack="0"/>
<pin id="244" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="ret_V_249_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="43" slack="0"/>
<pin id="248" dir="0" index="1" bw="42" slack="0"/>
<pin id="249" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_249/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="0"/>
<pin id="254" dir="0" index="1" bw="44" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln198_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="2"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln813_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="22" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln813_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="22" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln813/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln1651_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="2"/>
<pin id="276" dir="0" index="1" bw="31" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1651/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="relu_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="2"/>
<pin id="283" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="relu_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln1651_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1651 "/>
</bind>
</comp>

<comp id="291" class="1005" name="t_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="22" slack="1"/>
<pin id="293" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="GELU_DELTA_TABLE_V_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="GELU_DELTA_TABLE_V_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="GELU_DELTA_TABLE_V_addr_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="GELU_DELTA_TABLE_V_addr_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_s_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="22" slack="1"/>
<pin id="308" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="86"><net_src comp="52" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="52" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="100"><net_src comp="87" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="83" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="52" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="87" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="103" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="52" pin="2"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="109" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="109" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="109" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="123" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="135" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="143" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="159" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="143" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="165" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="153" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="171" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="143" pin="4"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="196"><net_src comp="179" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="206"><net_src comp="65" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="65" pin="7"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="217" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="65" pin="7"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="224" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="238" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="262" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="268" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="95" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="289"><net_src comp="117" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="294"><net_src comp="135" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="299"><net_src comp="58" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="304"><net_src comp="75" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="309"><net_src comp="252" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gelu : x | {1 }
	Port: gelu : GELU_DELTA_TABLE_V | {1 2 }
  - Chain level:
	State 1
		relu_V : 1
		x_abs_V_1 : 1
		icmp_ln1651 : 2
		t : 2
		trunc_ln813 : 2
		t_V : 3
		trunc_ln : 2
		p_Result_79 : 3
		icmp_ln1003 : 4
		ret_V : 3
		select_ln1002 : 5
		ret_V_250 : 6
		zext_ln541 : 7
		GELU_DELTA_TABLE_V_addr : 8
		a_V : 9
		ret_V_247 : 7
		zext_ln541_1 : 8
		GELU_DELTA_TABLE_V_addr_1 : 9
		b_V : 10
	State 2
		zext_ln1348 : 1
		zext_ln1348_1 : 1
		ret_V_248 : 2
		sext_ln1273 : 3
		r_V_543 : 4
		lhs_V_8 : 1
		zext_ln1347 : 2
		sext_ln813 : 5
		ret_V_249 : 6
		tmp_s : 7
	State 3
		sub_ln813 : 1
		select_ln1651 : 2
		ret_ln212 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     relu_V_fu_95     |    0    |    0    |    31   |
|          |   x_abs_V_1_fu_109   |    0    |    0    |    32   |
|  select  | select_ln1002_fu_171 |    0    |    0    |    8    |
|          |   ret_V_250_fu_179   |    0    |    0    |    8    |
|          | select_ln1651_fu_274 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    x_abs_V_fu_103    |    0    |    0    |    39   |
|    sub   |   ret_V_248_fu_211   |    0    |    0    |    27   |
|          |   sub_ln813_fu_268   |    0    |    0    |    38   |
|----------|----------------------|---------|---------|---------|
|          |     ret_V_fu_165     |    0    |    0    |    15   |
|    add   |   ret_V_247_fu_192   |    0    |    0    |    15   |
|          |   ret_V_249_fu_246   |    0    |    0    |    50   |
|----------|----------------------|---------|---------|---------|
|          |  icmp_ln1651_fu_117  |    0    |    0    |    20   |
|   icmp   |  p_Result_79_fu_153  |    0    |    0    |    25   |
|          |  icmp_ln1003_fu_159  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |    r_V_543_fu_224    |    2    |    0    |    22   |
|----------|----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_52  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln195_fu_83  |    0    |    0    |    0    |
|          |  trunc_ln813_fu_131  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|   p_Result_s_fu_87   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |       t_fu_123       |    0    |    0    |    0    |
|bitconcatenate|      t_V_fu_135      |    0    |    0    |    0    |
|          |    lhs_V_8_fu_230    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_143   |    0    |    0    |    0    |
|          |     tmp_s_fu_252     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln541_fu_187  |    0    |    0    |    0    |
|          |  zext_ln541_1_fu_198 |    0    |    0    |    0    |
|          |  zext_ln1348_fu_203  |    0    |    0    |    0    |
|   zext   | zext_ln1348_1_fu_207 |    0    |    0    |    0    |
|          |  zext_ln1270_fu_217  |    0    |    0    |    0    |
|          |  zext_ln1347_fu_238  |    0    |    0    |    0    |
|          |   zext_ln198_fu_262  |    0    |    0    |    0    |
|          |   zext_ln813_fu_265  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |  sext_ln1273_fu_220  |    0    |    0    |    0    |
|          |   sext_ln813_fu_242  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   377   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|GELU_DELTA_TABLE_V_addr_1_reg_301|    8   |
| GELU_DELTA_TABLE_V_addr_reg_296 |    8   |
|       icmp_ln1651_reg_286       |    1   |
|          relu_V_reg_281         |   31   |
|           t_V_reg_291           |   22   |
|          tmp_s_reg_306          |   22   |
+---------------------------------+--------+
|              Total              |   92   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   377  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   92   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   92   |   395  |
+-----------+--------+--------+--------+--------+
