# 16-Bit-Accumulator
Verilog program on Xilinx ISE to synthesize and simulate a 16-bit accumulator, with three inputs (Clock,  reset, and 16-bit input), and one 21-bit output
