// Seed: 1869509858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout tri0 id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_13 = 1;
  if (-1) assign id_3 = id_8;
  assign id_12 = id_5 == -1 & 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  input wire _id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_9,
      id_9,
      id_9,
      id_1,
      id_2,
      id_4,
      id_1,
      id_9,
      id_3,
      id_2
  );
  input logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  inout tri1 id_2;
  input wire id_1;
  logic [(  -1  ) : -1] id_12;
  assign id_2 = 1;
  assign id_12[-1] = id_10[-1 : id_7] * (id_5[-1]);
endmodule
