{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646330971618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646330971619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:09:31 2022 " "Processing started: Thu Mar 03 19:09:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646330971619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646330971619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646330971619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1646330972519 ""}
{ "Error" "EQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Functional simulation is off but it is the only supported netlist type for this device." {  } {  } 0 20268 "Functional simulation is off but it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1646330972654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NNFPGA_CL10LP.vho C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/simulation/modelsim/ simulation " "Generated file NNFPGA_CL10LP.vho in folder \"C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1646330976318 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 1  1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646330976559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 03 19:09:36 2022 " "Processing ended: Thu Mar 03 19:09:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646330976559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646330976559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646330976559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1646330976559 ""}
