

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Fri Nov  9 19:29:27 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    17.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  393271|  393271|  393271|  393271|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                                |                     |  Latency  |  Interval | Pipeline |
        |            Instance            |        Module       | min | max | min | max |   Type   |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |grp_sin_or_cos_double_s_fu_152  |sin_or_cos_double_s  |   26|   26|    1|    1| function |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- loop_out_loop_in  |  393269|  393269|        60|          6|          1|  65536|    yes   |
        +--------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    246|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|    103|    7279|   9749|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    329|
|Register         |        4|      -|    1171|     98|
+-----------------+---------+-------+--------+-------+
|Total            |       20|    103|    8450|  10422|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|     46|       7|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |dft_dadddsub_64nsrcU_U33        |dft_dadddsub_64nsrcU  |        0|      3|   445|  1149|
    |dft_dmul_64ns_64nsc4_U34        |dft_dmul_64ns_64nsc4  |        0|     11|   317|   578|
    |dft_fmul_32ns_32nncg_U29        |dft_fmul_32ns_32nncg  |        0|      3|   143|   321|
    |dft_fpext_32ns_64qcK_U32        |dft_fpext_32ns_64qcK  |        0|      0|   100|   138|
    |dft_fptrunc_64ns_pcA_U31        |dft_fptrunc_64ns_pcA  |        0|      0|   128|   277|
    |dft_sitofp_32ns_3ocq_U30        |dft_sitofp_32ns_3ocq  |        0|      0|   340|   554|
    |grp_sin_or_cos_double_s_fu_152  |sin_or_cos_double_s   |       16|     86|  5806|  6732|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |       16|    103|  7279|  9749|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_8_fu_287_p2                 |     *    |      0|  0|  51|           9|           9|
    |tmp_s_fu_274_p2                 |     *    |      0|  0|  51|           9|           9|
    |indvar_flatten_next_fu_212_p2   |     +    |      0|  0|  24|          17|           1|
    |n_1_fu_296_p2                   |     +    |      0|  0|  15|           9|           1|
    |w_s_fu_232_p2                   |     +    |      0|  0|  15|           9|           1|
    |tmp_24_fu_256_p2                |     -    |      0|  0|  15|           1|           9|
    |ap_condition_397                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_401                |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_206_p2      |   icmp   |      0|  0|  18|          17|          18|
    |exitcond_fu_218_p2              |   icmp   |      0|  0|  13|           9|          10|
    |n_mid2_fu_224_p3                |  select  |      0|  0|   9|           1|           1|
    |tmp_10_cast_cast_mid_fu_262_p3  |  select  |      0|  0|   9|           1|           9|
    |w_cast5_mid2_v_fu_238_p3        |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |tmp_1_mid1_fu_250_p2            |    xor   |      0|  0|   9|           9|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 246|          97|          84|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_123_p4  |   9|          2|   17|         34|
    |ap_phi_mux_n_phi_fu_145_p4               |   9|          2|    9|         18|
    |ap_phi_mux_w_phi_fu_134_p4               |   9|          2|    9|         18|
    |dft_imag_address0                        |  15|          3|    8|         24|
    |dft_real_address0                        |  15|          3|    8|         24|
    |grp_fu_172_p0                            |  15|          3|   32|         96|
    |grp_fu_177_p0                            |  15|          3|   32|         96|
    |grp_fu_185_p0                            |  33|          6|   32|        192|
    |grp_fu_191_opcode                        |  15|          3|    2|          6|
    |grp_fu_191_p0                            |  21|          4|   64|        256|
    |grp_fu_191_p1                            |  27|          5|   64|        320|
    |grp_fu_197_p0                            |  15|          3|   64|        192|
    |grp_fu_197_p1                            |  27|          5|   64|        320|
    |grp_sin_or_cos_double_s_fu_152_do_cos    |  15|          3|    1|          3|
    |indvar_flatten_reg_119                   |   9|          2|   17|         34|
    |n_reg_141                                |   9|          2|    9|         18|
    |w_reg_130                                |   9|          2|    9|         18|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 329|         66|  444|       1682|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |dft_imag_addr_reg_452                        |   8|   0|    8|          0|
    |dft_imag_addr_reg_452_pp0_iter9_reg          |   8|   0|    8|          0|
    |dft_real_addr_reg_442                        |   8|   0|    8|          0|
    |exitcond_flatten_reg_311                     |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |imag_sample_load_reg_392                     |  32|   0|   32|          0|
    |indvar_flatten_next_reg_315                  |  17|   0|   17|          0|
    |indvar_flatten_reg_119                       |  17|   0|   17|          0|
    |n_1_reg_362                                  |   9|   0|    9|          0|
    |n_cast3_cast_reg_337                         |   9|   0|   18|          9|
    |n_mid2_reg_320                               |   9|   0|    9|          0|
    |n_reg_141                                    |   9|   0|    9|          0|
    |real_sample_load_reg_387                     |  32|   0|   32|          0|
    |reg_201                                      |  32|   0|   32|          0|
    |tmp_10_cast_cast_mid_reg_332                 |   9|   0|    9|          0|
    |tmp_10_reg_372                               |  32|   0|   32|          0|
    |tmp_12_reg_402                               |  64|   0|   64|          0|
    |tmp_13_reg_422                               |  64|   0|   64|          0|
    |tmp_14_reg_437                               |  64|   0|   64|          0|
    |tmp_18_reg_427                               |  64|   0|   64|          0|
    |tmp_19_reg_432                               |  64|   0|   64|          0|
    |tmp_20_reg_447                               |  64|   0|   64|          0|
    |tmp_3_reg_367                                |  32|   0|   32|          0|
    |tmp_6_reg_397                                |  64|   0|   64|          0|
    |tmp_7_reg_417                                |  64|   0|   64|          0|
    |tmp_8_reg_352                                |  18|   0|   18|          0|
    |tmp_i_i1_reg_412                             |  64|   0|   64|          0|
    |tmp_i_i_reg_407                              |  64|   0|   64|          0|
    |tmp_s_reg_342                                |  18|   0|   18|          0|
    |w_cast5_mid2_v_reg_326                       |   9|   0|    9|          0|
    |w_reg_130                                    |   9|   0|    9|          0|
    |exitcond_flatten_reg_311                     |  64|  32|    1|          0|
    |n_mid2_reg_320                               |  64|  32|    9|          0|
    |tmp_12_reg_402                               |   1|   1|   64|          0|
    |tmp_6_reg_397                                |   1|   1|   64|          0|
    |w_cast5_mid2_v_reg_326                       |  64|  32|    9|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1171|  98| 1133|          9|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_q0        |  in |   32|  ap_memory |  imag_sample |     array    |
|dft_real_address0     | out |    8|  ap_memory |   dft_real   |     array    |
|dft_real_ce0          | out |    1|  ap_memory |   dft_real   |     array    |
|dft_real_we0          | out |    1|  ap_memory |   dft_real   |     array    |
|dft_real_d0           | out |   32|  ap_memory |   dft_real   |     array    |
|dft_real_q0           |  in |   32|  ap_memory |   dft_real   |     array    |
|dft_imag_address0     | out |    8|  ap_memory |   dft_imag   |     array    |
|dft_imag_ce0          | out |    1|  ap_memory |   dft_imag   |     array    |
|dft_imag_we0          | out |    1|  ap_memory |   dft_imag   |     array    |
|dft_imag_d0           | out |   32|  ap_memory |   dft_imag   |     array    |
|dft_imag_q0           |  in |   32|  ap_memory |   dft_imag   |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

