"""Cover the CUDA staging-copy definition: direction, dtype, shape, and the call.

The op names no tier, so what the emitted line shows is the one entry plus the
barrier as its own address -- the byte count is the entry's to state on the
instruction that delivers it.

See [tir §2.3](docs/spec/tir.md#23-tir-ops).
"""

from __future__ import annotations

import re

import pytest
import torch

import tilefoundry
import tilefoundry.codegen.cuda  # noqa: F401 -- trigger emitter autodiscovery
from tilefoundry import module, prim_func
from tilefoundry.dsl import T, Tensor
from tilefoundry.ir.core import Var, VerifyError
from tilefoundry.ir.tir.cuda.memory.tma import TmaCopy
from tilefoundry.ir.tir.prim_function import PrimFunction
from tilefoundry.ir.tir.stmts import Evaluate, Return, Sequential
from tilefoundry.ir.tir.verify import verify_prim_function
from tilefoundry.ir.types import DType, TensorType, make_tensor_type
from tilefoundry.ir.types.shard import Layout, Mesh, ShardLayout, Topology
from tilefoundry.ir.types.shard.shard_layout import Broadcast
from tilefoundry.ir.types.storage import StorageKind
from tilefoundry.target import CpuTarget, CudaTarget

_BAR = make_tensor_type((1,), DType.i64, storage="smem")


def _pf(src, dst, bar=_BAR) -> PrimFunction:
    args = tuple(
        Var(type=t, name=n) for t, n in ((src, "src"), (dst, "dst"), (bar, "bar"))
    )
    return PrimFunction(
        name="fn",
        params=args,
        body=Sequential(body=(Evaluate(callable=TmaCopy(), args=args), Return())),
    )


def _ty(n, dtype=DType.f32, storage="gmem"):
    return make_tensor_type((n,), dtype, storage=storage)


def test_accepts_a_whole_grain_gmem_to_smem_run() -> None:
    """The shape this op is built for: a gmem run into a shared tile."""
    verify_prim_function(_pf(_ty(8), _ty(8, storage="smem")))


def test_refuses_the_wrong_direction() -> None:
    """Only gmem into smem is this instruction.

    This stages global into shared; the reverse is a different instruction, not
    this one with its operands swapped.
    """
    with pytest.raises(VerifyError, match="source must be gmem"):
        verify_prim_function(_pf(_ty(8, storage="smem"), _ty(8, storage="smem")))
    with pytest.raises(VerifyError, match="destination must be smem"):
        verify_prim_function(_pf(_ty(8), _ty(8, storage="gmem")))


def test_refuses_a_barrier_outside_shared_memory() -> None:
    with pytest.raises(VerifyError, match="barrier must be smem"):
        verify_prim_function(
            _pf(
                _ty(8),
                _ty(8, storage="smem"),
                make_tensor_type((1,), DType.i64, storage="gmem"),
            )
        )


def test_refuses_a_dtype_change() -> None:
    """A staging copy moves bytes; it does not convert them."""
    with pytest.raises(VerifyError, match="dtype mismatch"):
        verify_prim_function(_pf(_ty(8), _ty(8, DType.bf16, storage="smem")))


def test_refuses_a_shape_change() -> None:
    with pytest.raises(VerifyError, match="shape mismatch"):
        verify_prim_function(_pf(_ty(8), _ty(4, storage="smem")))


@pytest.mark.parametrize(("n", "dtype"), [(5, DType.f32), (1, DType.f32), (7, DType.bf16)])
def test_admits_a_transfer_off_the_sixteen_byte_grain(n, dtype) -> None:
    """The grain belongs to one instruction, and the op does not name one.

    20 bytes cannot be a ``cp.async.bulk``, but it is a perfectly good staging
    copy on the element path. Rejecting it here would be the definition layer
    carrying a tier that [runtime §3](docs/spec/runtime.md#3-runtime-ops) puts
    behind the entry.
    """
    verify_prim_function(_pf(_ty(n, dtype), _ty(n, dtype, storage="smem")))


@module(entry="tma_tiers_host")
class TmaTiers:
    """Both staging tiers in one device function, one operand pair each.

    Same layouts on both pairs -- a broadcast contiguous run into a broadcast
    contiguous tile, which is what ``bulk_eligible_v`` reads -- and only the
    projected extent differs: 256 floats is a whole number of 16-byte grains
    and 5 floats is not. That extent is the one thing the bulk tier checks at
    run time rather than in a type, so it is what splits the two here.
    """

    @prim_func(target=CudaTarget("nvidia.h200_sxm"))
    def tma_tiers_device(
        bulk_a: Tensor[(256,), "f32"],
        bulk_b: Tensor[(256,), "f32"],
        odd_a: Tensor[(5,), "f32"],
        odd_b: Tensor[(5,), "f32"],
    ):
        with Mesh((Topology("thread", 128),), Layout(shape=(128,), strides=(1,)), ("t",)) as m:
            bulk_view = T.tensor_view(
                bulk_a,
                layout=ShardLayout(
                    layout=Layout(shape=(256,), strides=(1,)), attrs=(Broadcast(),), mesh=m
                ),
            )
            bulk_stage = T.alloc_tensor(
                TensorType(
                    shape=(256,),
                    dtype=DType.f32,
                    layout=ShardLayout(
                        layout=Layout(shape=(256,), strides=(1,)),
                        attrs=(Broadcast(),),
                        mesh=m,
                    ),
                    storage=StorageKind.SMEM,
                )
            )
            bulk_bar = T.alloc_tensor(
                TensorType(shape=(1,), dtype=DType.i64, layout=None, storage=StorageKind.SMEM)
            )
            T.mbarrier_init(bulk_bar, arrive_count=1)
            T.sync(m)
            T.tma_copy(bulk_view, bulk_stage, bulk_bar)
            T.mbarrier_wait_parity(bulk_bar, 0)
            T.copy(bulk_stage, bulk_b)
        with Mesh((Topology("thread", 128),), Layout(shape=(128,), strides=(1,)), ("t",)) as mo:
            odd_view = T.tensor_view(
                odd_a,
                layout=ShardLayout(
                    layout=Layout(shape=(5,), strides=(1,)), attrs=(Broadcast(),), mesh=mo
                ),
            )
            odd_stage = T.alloc_tensor(
                TensorType(
                    shape=(5,),
                    dtype=DType.f32,
                    layout=ShardLayout(
                        layout=Layout(shape=(5,), strides=(1,)),
                        attrs=(Broadcast(),),
                        mesh=mo,
                    ),
                    storage=StorageKind.SMEM,
                )
            )
            odd_bar = T.alloc_tensor(
                TensorType(shape=(1,), dtype=DType.i64, layout=None, storage=StorageKind.SMEM)
            )
            T.mbarrier_init(odd_bar, arrive_count=1)
            T.sync(mo)
            T.tma_copy(odd_view, odd_stage, odd_bar)
            T.mbarrier_wait_parity(odd_bar, 0)
            T.copy(odd_stage, odd_b)

    @prim_func(target=CpuTarget())
    def tma_tiers_host(
        bulk_a: Tensor[(256,), "f32"],
        bulk_b: Tensor[(256,), "f32"],
        odd_a: Tensor[(5,), "f32"],
        odd_b: Tensor[(5,), "f32"],
    ):
        launch(  # noqa: F821
            tma_tiers_device,  # noqa: F821
            bulk_a,
            bulk_b,
            odd_a,
            odd_b,
            grid=(1, 1, 1),
            block=(128, 1, 1),
        )


def test_tma_copy_emits_the_one_entry_and_the_barrier_word() -> None:
    """Three arguments: the two tiles, and the address of the barrier itself.

    The barrier is a 64-bit word to the runtime rather than a tensor, so the
    emitted line hands over its address; nothing about the transfer size or the
    instruction appears on either pair's line, which is what keeps the declared
    and delivered byte counts one expression inside the entry, and what leaves
    the two tiers indistinguishable until run time.
    """
    from tilefoundry.codegen.cuda.module import emit_cuda_module  # noqa: PLC0415
    from tilefoundry.codegen.registry import group_functions_by_target  # noqa: PLC0415

    lowered = tilefoundry.lower(TmaTiers, target=CudaTarget("nvidia.h200_sxm"))
    groups = group_functions_by_target(lowered)
    target, functions = next(iter(groups.items()))
    src = emit_cuda_module(lowered, functions, target).source
    for stem in ("bulk", "odd"):
        assert re.search(
            rf"tilefoundry::ops::tma_copy\({stem}_view_\d+, {stem}_stage_\d+, "
            rf"reinterpret_cast<uint64_t \*>\(&{stem}_bar_\d+\(0\)\)\);",
            src,
        ), stem
    assert "cp.async.bulk" not in src
    assert "expect_tx" not in src


@pytest.mark.skipif(not torch.cuda.is_available(), reason="requires CUDA")
def test_both_tiers_stage_the_input_unchanged() -> None:
    """One compile behind two assertions, each naming the tier that failed.

    Separate pairs and separate destinations, so a wrong byte is read back from
    the tier that moved it rather than from the pair of them.
    """
    rm = tilefoundry.compile(TmaTiers, target=CudaTarget("nvidia.h200_sxm"))
    torch.manual_seed(0)
    bulk_a = torch.randn(256, dtype=torch.float32, device="cuda")
    bulk_b = torch.zeros(256, dtype=torch.float32, device="cuda")
    odd_a = torch.randn(5, dtype=torch.float32, device="cuda")
    odd_b = torch.zeros(5, dtype=torch.float32, device="cuda")
    rm(bulk_a, bulk_b, odd_a, odd_b)
    torch.cuda.synchronize()
    assert torch.equal(bulk_b, bulk_a), (
        "bulk tier (two contiguous runs of the same element type): one_run_v is "
        "cosize == size on the projected view, and a broadcast operand's "
        "projection is the allocation's own layout, so bulk_eligible_v is true "
        "at compile time. 256 floats is 1024 bytes, a whole number of grains, so "
        "the elected lane issues the instruction and the block waits on the phase"
    )
    assert torch.equal(odd_b, odd_a), (
        "strided tier (a byte count the bulk instruction refuses): five floats "
        "is 20 bytes and bytes & 15 is not zero, which is the check Bulk makes "
        "before issuing and now the only route into Strided by construction, "
        "the static tier having been retired -- every instance of the "
        "destination mesh strides the run, then one arrival says the tile is "
        "readable. Same entry, same barrier, same answer"
    )
