{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733809091491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733809091491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 13:38:09 2024 " "Processing started: Tue Dec 10 13:38:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733809091491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809091491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flood -c flood " "Command: quartus_map --read_settings_files=on --write_settings_files=off flood -c flood" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809091491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733809091878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733809091878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flood.v 1 1 " "Found 1 design units, including 1 entities, in source file flood.v" { { "Info" "ISGN_ENTITY_NAME" "1 flood " "Found entity 1: flood" {  } { { "flood.v" "" { Text "D:/project(experiment)/flood(test)/flood.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay " "Found entity 1: DotMatrixDisplay" {  } { { "DotMatrixDisplay.v" "" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waterlevelinput.v 1 1 " "Found 1 design units, including 1 entities, in source file waterlevelinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaterLevelInput " "Found entity 1: WaterLevelInput" {  } { { "WaterLevelInput.v" "" { Text "D:/project(experiment)/flood(test)/WaterLevelInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project(experiment)/flood/clk2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file /project(experiment)/flood/clk2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk2hz " "Found entity 1: clk2hz" {  } { { "../flood/clk2hz.v" "" { Text "D:/project(experiment)/flood/clk2hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_2hz " "Found entity 1: clk_2hz" {  } { { "clk2hz.v" "" { Text "D:/project(experiment)/flood(test)/clk2hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key1_filter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key1_filter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 key1_filter_module " "Found entity 1: key1_filter_module" {  } { { "key1_filter_module.v" "" { Text "D:/project(experiment)/flood(test)/key1_filter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Found entity 1: clk_1hz" {  } { { "clk1hz.v" "" { Text "D:/project(experiment)/flood(test)/clk1hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay1.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay1 " "Found entity 1: DotMatrixDisplay1" {  } { { "DotMatrixDisplay1.v" "" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file waterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 water_level " "Found entity 1: water_level" {  } { { "waterlevel.v" "" { Text "D:/project(experiment)/flood(test)/waterlevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ctr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_control " "Found entity 1: ctr_control" {  } { { "ctr_control.v" "" { Text "D:/project(experiment)/flood(test)/ctr_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key1_filter_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file key1_filter_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key1_filter_tb " "Found entity 1: key1_filter_tb" {  } { { "key1_filter_module_tb.v" "" { Text "D:/project(experiment)/flood(test)/key1_filter_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dotmatrixdisplay1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dotmatrixdisplay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DotMatrixDisplay1 " "Found entity 1: tb_DotMatrixDisplay1" {  } { { "tb_DotMatrixDisplay1.v" "" { Text "D:/project(experiment)/flood(test)/tb_DotMatrixDisplay1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flood_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flood_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flood_tb " "Found entity 1: flood_tb" {  } { { "flood_tb.v" "" { Text "D:/project(experiment)/flood(test)/flood_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809103686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flood " "Elaborating entity \"flood\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733809103744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaterLevelInput WaterLevelInput:u_WaterLevelInput " "Elaborating entity \"WaterLevelInput\" for hierarchy \"WaterLevelInput:u_WaterLevelInput\"" {  } { { "flood.v" "u_WaterLevelInput" { Text "D:/project(experiment)/flood(test)/flood.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:u_DotMatrixDisplay " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:u_DotMatrixDisplay\"" {  } { { "flood.v" "u_DotMatrixDisplay" { Text "D:/project(experiment)/flood(test)/flood.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_2hz DotMatrixDisplay:u_DotMatrixDisplay\|clk_2hz:u_clk_2hz " "Elaborating entity \"clk_2hz\" for hierarchy \"DotMatrixDisplay:u_DotMatrixDisplay\|clk_2hz:u_clk_2hz\"" {  } { { "DotMatrixDisplay.v" "u_clk_2hz" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clk2hz.v(17) " "Verilog HDL assignment warning at clk2hz.v(17): truncated value with size 32 to match size of target (9)" {  } { { "clk2hz.v" "" { Text "D:/project(experiment)/flood(test)/clk2hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103749 "|flood|DotMatrixDisplay:u_DotMatrixDisplay|clk_2hz:u_clk_2hz"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "show_math.v(58) " "Verilog HDL information at show_math.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733809103760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "show_math.v 1 1 " "Using design file show_math.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 show_math " "Found entity 1: show_math" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733809103761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show_math show_math:u_show_math " "Elaborating entity \"show_math\" for hierarchy \"show_math:u_show_math\"" {  } { { "flood.v" "u_show_math" { Text "D:/project(experiment)/flood(test)/flood.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(66) " "Verilog HDL assignment warning at show_math.v(66): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103764 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(67) " "Verilog HDL assignment warning at show_math.v(67): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103764 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(74) " "Verilog HDL assignment warning at show_math.v(74): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103764 "|flood|show_math:u_show_math"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 show_math.v(75) " "Verilog HDL assignment warning at show_math.v(75): truncated value with size 32 to match size of target (4)" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103764 "|flood|show_math:u_show_math"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz show_math:u_show_math\|clk_1hz:u_clk_1hz " "Elaborating entity \"clk_1hz\" for hierarchy \"show_math:u_show_math\|clk_1hz:u_clk_1hz\"" {  } { { "show_math.v" "u_clk_1hz" { Text "D:/project(experiment)/flood(test)/show_math.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clk1hz.v(18) " "Verilog HDL assignment warning at clk1hz.v(18): truncated value with size 32 to match size of target (11)" {  } { { "clk1hz.v" "" { Text "D:/project(experiment)/flood(test)/clk1hz.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103784 "|flood|DotMatrixDisplay1:u_DotMatrixDisplay1|clk_1hz:u_clk_1hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "water_level show_math:u_show_math\|water_level:u_waterlevel " "Elaborating entity \"water_level\" for hierarchy \"show_math:u_show_math\|water_level:u_waterlevel\"" {  } { { "show_math.v" "u_waterlevel" { Text "D:/project(experiment)/flood(test)/show_math.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key1_filter_module show_math:u_show_math\|water_level:u_waterlevel\|key1_filter_module:m_key1_filter_module " "Elaborating entity \"key1_filter_module\" for hierarchy \"show_math:u_show_math\|water_level:u_waterlevel\|key1_filter_module:m_key1_filter_module\"" {  } { { "waterlevel.v" "m_key1_filter_module" { Text "D:/project(experiment)/flood(test)/waterlevel.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr_control show_math:u_show_math\|ctr_control:u_ctr_control " "Elaborating entity \"ctr_control\" for hierarchy \"show_math:u_show_math\|ctr_control:u_ctr_control\"" {  } { { "show_math.v" "u_ctr_control" { Text "D:/project(experiment)/flood(test)/show_math.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pump_speed_control.v 1 1 " "Using design file pump_speed_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pump_speed_control " "Found entity 1: pump_speed_control" {  } { { "pump_speed_control.v" "" { Text "D:/project(experiment)/flood(test)/pump_speed_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733809103808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pump_speed_control show_math:u_show_math\|ctr_control:u_ctr_control\|pump_speed_control:e_pump_speed_control " "Elaborating entity \"pump_speed_control\" for hierarchy \"show_math:u_show_math\|ctr_control:u_ctr_control\|pump_speed_control:e_pump_speed_control\"" {  } { { "ctr_control.v" "e_pump_speed_control" { Text "D:/project(experiment)/flood(test)/ctr_control.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pump_speed_control.v(24) " "Verilog HDL assignment warning at pump_speed_control.v(24): truncated value with size 32 to match size of target (2)" {  } { { "pump_speed_control.v" "" { Text "D:/project(experiment)/flood(test)/pump_speed_control.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103810 "|flood|show_math:u_show_math|pump_speed_control:u_pump_speed_control"}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer.v 1 1 " "Using design file buzzer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer " "Found entity 1: Buzzer" {  } { { "buzzer.v" "" { Text "D:/project(experiment)/flood(test)/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733809103821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:u_Buzzer " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:u_Buzzer\"" {  } { { "flood.v" "u_Buzzer" { Text "D:/project(experiment)/flood(test)/flood.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk100hz.v 1 1 " "Using design file clk100hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk100hz " "Found entity 1: clk100hz" {  } { { "clk100hz.v" "" { Text "D:/project(experiment)/flood(test)/clk100hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733809103834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk100hz Buzzer:u_Buzzer\|clk100hz:u_clk_100hz " "Elaborating entity \"clk100hz\" for hierarchy \"Buzzer:u_Buzzer\|clk100hz:u_clk_100hz\"" {  } { { "buzzer.v" "u_clk_100hz" { Text "D:/project(experiment)/flood(test)/buzzer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clk100hz.v(17) " "Verilog HDL assignment warning at clk100hz.v(17): truncated value with size 32 to match size of target (4)" {  } { { "clk100hz.v" "" { Text "D:/project(experiment)/flood(test)/clk100hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103835 "|flood|Buzzer:u_Buzzer|clk100hz:u_clk_100hz"}
{ "Warning" "WSGN_SEARCH_FILE" "clk250hz.v 1 1 " "Using design file clk250hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk250hz " "Found entity 1: clk250hz" {  } { { "clk250hz.v" "" { Text "D:/project(experiment)/flood(test)/clk250hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733809103846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk250hz Buzzer:u_Buzzer\|clk250hz:u_clk_250hz " "Elaborating entity \"clk250hz\" for hierarchy \"Buzzer:u_Buzzer\|clk250hz:u_clk_250hz\"" {  } { { "buzzer.v" "u_clk_250hz" { Text "D:/project(experiment)/flood(test)/buzzer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk250hz.v(17) " "Verilog HDL assignment warning at clk250hz.v(17): truncated value with size 32 to match size of target (3)" {  } { { "clk250hz.v" "" { Text "D:/project(experiment)/flood(test)/clk250hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103847 "|flood|Buzzer:u_Buzzer|clk250hz:u_clk_250hz"}
{ "Warning" "WSGN_SEARCH_FILE" "clk500hz.v 1 1 " "Using design file clk500hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk500hz " "Found entity 1: clk500hz" {  } { { "clk500hz.v" "" { Text "D:/project(experiment)/flood(test)/clk500hz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809103858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733809103858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk500hz Buzzer:u_Buzzer\|clk500hz:u_clk_500hz " "Elaborating entity \"clk500hz\" for hierarchy \"Buzzer:u_Buzzer\|clk500hz:u_clk_500hz\"" {  } { { "buzzer.v" "u_clk_500hz" { Text "D:/project(experiment)/flood(test)/buzzer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk500hz.v(17) " "Verilog HDL assignment warning at clk500hz.v(17): truncated value with size 32 to match size of target (2)" {  } { { "clk500hz.v" "" { Text "D:/project(experiment)/flood(test)/clk500hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103860 "|flood|Buzzer:u_Buzzer|clk500hz:u_clk_500hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay1 DotMatrixDisplay1:u_DotMatrixDisplay1 " "Elaborating entity \"DotMatrixDisplay1\" for hierarchy \"DotMatrixDisplay1:u_DotMatrixDisplay1\"" {  } { { "flood.v" "u_DotMatrixDisplay1" { Text "D:/project(experiment)/flood(test)/flood.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809103860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixDisplay1.v(183) " "Verilog HDL assignment warning at DotMatrixDisplay1.v(183): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixDisplay1.v" "" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay1.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103862 "|flood|DotMatrixDisplay1:u_DotMatrixDisplay1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DotMatrixDisplay1.v(192) " "Verilog HDL assignment warning at DotMatrixDisplay1.v(192): truncated value with size 32 to match size of target (8)" {  } { { "DotMatrixDisplay1.v" "" { Text "D:/project(experiment)/flood(test)/DotMatrixDisplay1.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733809103862 "|flood|DotMatrixDisplay1:u_DotMatrixDisplay1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "red_frames " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"red_frames\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733809103862 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "green_frames " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"green_frames\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733809103862 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "show_math:u_show_math\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"show_math:u_show_math\|Mod1\"" {  } { { "show_math.v" "Mod1" { Text "D:/project(experiment)/flood(test)/show_math.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733809104286 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "show_math:u_show_math\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"show_math:u_show_math\|Mod0\"" {  } { { "show_math.v" "Mod0" { Text "D:/project(experiment)/flood(test)/show_math.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733809104286 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "show_math:u_show_math\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"show_math:u_show_math\|Div1\"" {  } { { "show_math.v" "Div1" { Text "D:/project(experiment)/flood(test)/show_math.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733809104286 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "show_math:u_show_math\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"show_math:u_show_math\|Div0\"" {  } { { "show_math.v" "Div0" { Text "D:/project(experiment)/flood(test)/show_math.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733809104286 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733809104286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "show_math:u_show_math\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"show_math:u_show_math\|lpm_divide:Mod1\"" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809104352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "show_math:u_show_math\|lpm_divide:Mod1 " "Instantiated megafunction \"show_math:u_show_math\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104353 ""}  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733809104353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pnl " "Found entity 1: lpm_divide_pnl" {  } { { "db/lpm_divide_pnl.tdf" "" { Text "D:/project(experiment)/flood(test)/db/lpm_divide_pnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/project(experiment)/flood(test)/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9ie " "Found entity 1: alt_u_div_9ie" {  } { { "db/alt_u_div_9ie.tdf" "" { Text "D:/project(experiment)/flood(test)/db/alt_u_div_9ie.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/project(experiment)/flood(test)/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/project(experiment)/flood(test)/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/project(experiment)/flood(test)/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/project(experiment)/flood(test)/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "show_math:u_show_math\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"show_math:u_show_math\|lpm_divide:Div1\"" {  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733809104726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "show_math:u_show_math\|lpm_divide:Div1 " "Instantiated megafunction \"show_math:u_show_math\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733809104726 ""}  } { { "show_math.v" "" { Text "D:/project(experiment)/flood(test)/show_math.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733809104726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mvl " "Found entity 1: lpm_divide_mvl" {  } { { "db/lpm_divide_mvl.tdf" "" { Text "D:/project(experiment)/flood(test)/db/lpm_divide_mvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733809104782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809104782 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733809104887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[3\] VCC " "Pin \"cat\[3\]\" is stuck at VCC" {  } { { "flood.v" "" { Text "D:/project(experiment)/flood(test)/flood.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733809105009 "|flood|cat[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[4\] VCC " "Pin \"cat\[4\]\" is stuck at VCC" {  } { { "flood.v" "" { Text "D:/project(experiment)/flood(test)/flood.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733809105009 "|flood|cat[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[5\] VCC " "Pin \"cat\[5\]\" is stuck at VCC" {  } { { "flood.v" "" { Text "D:/project(experiment)/flood(test)/flood.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733809105009 "|flood|cat[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[6\] VCC " "Pin \"cat\[6\]\" is stuck at VCC" {  } { { "flood.v" "" { Text "D:/project(experiment)/flood(test)/flood.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733809105009 "|flood|cat[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733809105009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733809105344 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733809105344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733809105344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733809105344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project(experiment)/flood(test)/output_files/flood.map.smsg " "Generated suppressed messages file D:/project(experiment)/flood(test)/output_files/flood.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809105440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733809105461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 13:38:25 2024 " "Processing ended: Tue Dec 10 13:38:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733809105461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733809105461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733809105461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733809105461 ""}
