`timescale 1ns / 1ps 
//****************************************VSCODE PLUG-IN**********************************// 
//---------------------------------------------------------------------------------------- 
// IDE :                   VSCODE      
// VSCODE plug-in version: Verilog-Hdl-Format-2.4.20240526
// VSCODE plug-in author : Jiang Percy 
//---------------------------------------------------------------------------------------- 
//****************************************Copyright (c)***********************************// 
// Copyright(C)            COMPANY_NAME
// All rights reserved      
// File name:               
// Last modified Date:     2025/04/25 15:41:01 
// Last Version:           V1.0 
// Descriptions:            
//---------------------------------------------------------------------------------------- 
// Created by:             tjs
// Created date:           2025/04/25 15:41:01 
// Version:                V1.1 
// TEXT NAME:              r.v 
// PATH:                   D:\Project\C20F_haikang\C200_FPGA\rtl_tjs\r.v 
// Descriptions:            
//    		2025/4/25	 Newly added modules statistics_cycle                      
//---------------------------------------------------------------------------------------- 
//****************************************************************************************// 

module rotating_module_1
(
	input			i_clk_50m		,
	input			i_rst_n			,
	
	input			i_opto_switch	,//ç ç›˜ä¿¡å·è¾“å…¥
	input	[7:0]	i_config_mode 	,//0:æ ‡å®šæ¨¡å¼æ ‡å¿— 1 = æ ‡å®šæ¨¡å¼ 0 = æ™®é€šæ¨¡å¼2:1:è½¬é€Ÿæ¨¡å¼æ ‡å¿1 = 25Hz 0 = 15hz 4:3:åˆ†è¾¨ç‡æ¨¡å¼æ ‡å¿3 = 0.5 2 = 0.33 1 = 0.25 0 = 0.2  5:å‡ºå…‰æ¨¡å¼æ ‡å¿—ä½1 = å‡ºå…‰æ¨¡å¼ 0 = ä¸å‡ºå…‰æ¨¡å¼6:æµ‹è·æ¨¡å¼ 1ï¼šæµ‹è·æ¨¡å¼0ï¼šä¼‘çœ æ¨¡å¼
	input	[15:0]	i_pwm_value_0	,//ç”µæœºè½¬é€Ÿåˆå§‹å€
	input	[15:0]	i_angle_offset	,
	
	
	output			o_encoder_right ,
	output			o_motor_state	,//1 = è°ƒé€Ÿå®Œæˆ0 = è°ƒé€Ÿæœªå®Œæˆ
	output	[15:0]	o_pwm_value  	,//å½“å‰ç”µæœºPWMå€
	output			o_motor_pwm  	,//ç”µæœºPWMè¾“å‡º
	output	[15:0]	o_code_angle 	,//è§’åº¦å€
	output	[15:0]	o_zero_angle	,
	output			o_zero_sign		,
	output			o_angle_sync 	,//ç ç›˜ä¿¡å·æ ‡å¿—ï¼Œç”¨ä»¥æ ‡å¿—å……ç”µä¸å‡ºå…‰

    input   [5:0]   i_ram_raddr     ,
    output  [31:0]  o_ram_rdata     
);

	wire			w_cal_mode;
	wire	[1:0]	w_freq_mode;
	wire	[1:0]	w_reso_mode;
	wire			w_laser_mode;
	wire			w_measure_mode;
	
	assign	w_cal_mode		= i_config_mode[0];
	assign	w_freq_mode		= i_config_mode[2:1];
	assign	w_reso_mode		= i_config_mode[4:3];
	assign	w_laser_mode	= i_config_mode[5];
	assign	w_measure_mode	= i_config_mode[6];

	wire			w_opto_switch;
	opto_switch_filter U1
	(
		.i_clk_50m    		(i_clk_50m)		,
		.i_rst_n      		(i_rst_n)		,
		
		.i_opto_switch		(i_opto_switch)	,//ç ç›˜ä¿¡å·è¾“å…¥
		
		.o_opto_switch		(w_opto_switch)	 //ç ç›˜ä¿¡å·è¾“å‡º
	);
	
	motor_control U2
	(
		.i_clk_50m    		(i_clk_50m)		,
		.i_rst_n      		(i_rst_n)		,
		
		.i_cal_mode   		(w_cal_mode)	,//æ ‡å®šæ¨¡å¼æ ‡å¿— 1 = æ ‡å®šæ¨¡å¼ 0 = æ™®é€šæ¨¡å¼
		.i_freq_mode  		(w_freq_mode)	,//1 = 25Hz    0 = 15Hz
		.i_measure_mode		(w_measure_mode),
		.i_opto_switch		(i_opto_switch)	,//ç ç›˜ä¿¡å·è¾“å…¥
		.i_pwm_value_0		(i_pwm_value_0)	,
	
		.o_motor_state		(o_motor_state)	,//1 = è°ƒé€Ÿå®Œæˆ0 = è°ƒé€Ÿæœªå®Œæˆ
		.o_pwm_value  		(o_pwm_value)	,
		.o_motor_pwm  		(o_motor_pwm)	 //ç”µæœºPWMè¾“å‡º
	);
	
	encoder_generate U3
	(
		.i_clk_50m    		(i_clk_50m)		,
		.i_rst_n      		(i_rst_n)		,
		
		.i_opto_switch		(w_opto_switch)	,//ç ç›˜ä¿¡å·è¾“å…¥
		.i_motor_state		(o_motor_state)	,//1 = è°ƒé€Ÿå®Œæˆ0 = è°ƒé€Ÿæœªå®Œæˆ
		.i_cal_mode   		(w_cal_mode)	,//æ ‡å®šæ¨¡å¼æ ‡å¿— 1 = æ ‡å®šæ¨¡å¼ 0 = æ™®é€šæ¨¡å¼
		.i_reso_mode  		(w_reso_mode)	,//1 = 0.33åº 0 = 0.2åº
		.i_freq_mode  		(w_freq_mode)	,//1 = 25Hz    0 = 15Hz
		.i_laser_mode 		(w_laser_mode)	,
		.i_angle_offset		(i_angle_offset),
		
		.o_encoder_right	(o_encoder_right),
		.o_zero_sign		(o_zero_sign)	,
		.o_code_angle 		(o_code_angle)	,//è§’åº¦å€
		.o_zero_angle		(o_zero_angle)	,
		.o_angle_sync 		(o_angle_sync) 	 //ç ç›˜ä¿¡å·æ ‡å¿—ï¼Œç”¨ä»¥æ ‡å¿—å……ç”µä¸å‡ºå…‰
	);
    statistics_cycle u4( 
        .i_clk_50m          (i_clk_50m  ),// input			i_clk_50m    		,
        .i_rst_n            (i_rst_n    ),//input			i_rst_n      		,

        /*Statistics signal*/
        .i_opto_switch      (w_opto_switch  ),//input			i_opto_switch		,//ç ç›˜ä¿¡å·è¾“å…¥
        .i_zero_sign        (o_zero_sign  ),//input           i_zero_sign         ,//é›¶ç‚¹ä¿¡å·
        .i_motor_state      (i_motor_state    ),//input           i_motor_state       ,//è°ƒé€Ÿå®Œï¿
        /*ram read*/
        .i_ram_raddr        (i_ram_raddr    ),//input   [5:0]   i_ram_raddr         ,// ram read data addr
        .i_ram_ren          (1'b1           ),//input           i_ram_ren           ,// ram read enable
        .o_ram_rdata        (o_ram_rdata    )//output  [31:0]  o_ram_rdata         // ram read data                                                           
);
endmodule                                                          
