Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Wed Jul  1 09:21:36 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CLA_Adder_Wrapper_level2_timing_summary_routed.rpt -pb CLA_Adder_Wrapper_level2_timing_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_Adder_Wrapper_level2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Clock_En_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.409        0.000                      0                  242        0.139        0.000                      0                  242       19.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        26.409        0.000                      0                  242        0.139        0.000                      0                  242       19.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       26.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.409ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[37]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 4.101ns (63.927%)  route 2.314ns (36.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620     5.141    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y23          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[37]/Q
                         net (fo=1, routed)           2.314     7.874    data_out_from_R0_OBUF[37]
    K19                  OBUF (Prop_obuf_I_O)         3.682    11.556 r  data_out_from_R0_OBUF[37]_inst/O
                         net (fo=0)                   0.000    11.556    data_out_from_R0[37]
    K19                                                               r  data_out_from_R0[37] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                 26.409    

Slack (MET) :             26.529ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[36]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 4.118ns (65.419%)  route 2.177ns (34.581%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620     5.141    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y23          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[36]/Q
                         net (fo=1, routed)           2.177     7.737    data_out_from_R0_OBUF[36]
    J19                  OBUF (Prop_obuf_I_O)         3.699    11.436 r  data_out_from_R0_OBUF[36]_inst/O
                         net (fo=0)                   0.000    11.436    data_out_from_R0[36]
    J19                                                               r  data_out_from_R0[36] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 26.529    

Slack (MET) :             26.567ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[38]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 4.121ns (65.875%)  route 2.135ns (34.125%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620     5.141    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y23          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[38]/Q
                         net (fo=1, routed)           2.135     7.695    data_out_from_R0_OBUF[38]
    G17                  OBUF (Prop_obuf_I_O)         3.702    11.397 r  data_out_from_R0_OBUF[38]_inst/O
                         net (fo=0)                   0.000    11.397    data_out_from_R0[38]
    G17                                                               r  data_out_from_R0[38] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                 26.567    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[39]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 4.099ns (65.589%)  route 2.151ns (34.411%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620     5.141    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y23          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[39]/Q
                         net (fo=1, routed)           2.151     7.711    data_out_from_R0_OBUF[39]
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.392 r  data_out_from_R0_OBUF[39]_inst/O
                         net (fo=0)                   0.000    11.392    data_out_from_R0[39]
    H17                                                               r  data_out_from_R0[39] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.603ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[32]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 4.110ns (66.044%)  route 2.113ns (33.956%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.618     5.139    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y24          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[32]/Q
                         net (fo=1, routed)           2.113     7.671    data_out_from_R0_OBUF[32]
    K18                  OBUF (Prop_obuf_I_O)         3.691    11.362 r  data_out_from_R0_OBUF[32]_inst/O
                         net (fo=0)                   0.000    11.362    data_out_from_R0[32]
    K18                                                               r  data_out_from_R0[32] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                 26.603    

Slack (MET) :             26.631ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 4.098ns (66.301%)  route 2.083ns (33.699%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.631     5.152    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X1Y15          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[2]/Q
                         net (fo=1, routed)           2.083     7.654    data_out_from_R0_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         3.679    11.333 r  data_out_from_R0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.333    data_out_from_R0[2]
    V13                                                               r  data_out_from_R0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 26.631    

Slack (MET) :             26.635ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.957ns (64.046%)  route 2.221ns (35.954%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.631     5.152    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X1Y15          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[1]/Q
                         net (fo=1, routed)           2.221     7.829    data_out_from_R0_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.330 r  data_out_from_R0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.330    data_out_from_R0[1]
    V14                                                               r  data_out_from_R0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                 26.635    

Slack (MET) :             26.751ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[35]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 3.977ns (65.486%)  route 2.096ns (34.514%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620     5.141    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y23          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[35]/Q
                         net (fo=1, routed)           2.096     7.693    data_out_from_R0_OBUF[35]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.214 r  data_out_from_R0_OBUF[35]_inst/O
                         net (fo=0)                   0.000    11.214    data_out_from_R0[35]
    J17                                                               r  data_out_from_R0[35] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 26.751    

Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[34]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 4.119ns (67.814%)  route 1.955ns (32.186%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.618     5.139    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y24          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[34]/Q
                         net (fo=1, routed)           1.955     7.513    data_out_from_R0_OBUF[34]
    J18                  OBUF (Prop_obuf_I_O)         3.700    11.213 r  data_out_from_R0_OBUF[34]_inst/O
                         net (fo=0)                   0.000    11.213    data_out_from_R0[34]
    J18                                                               r  data_out_from_R0[34] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.754ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_out_from_R0[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 3.961ns (65.396%)  route 2.096ns (34.604%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.633     5.154    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y14          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[3]/Q
                         net (fo=1, routed)           2.096     7.706    data_out_from_R0_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.211 r  data_out_from_R0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.211    data_out_from_R0[3]
    U16                                                               r  data_out_from_R0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -2.000    37.965    
  -------------------------------------------------------------------
                         required time                         37.965    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                 26.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.582     1.465    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/clock
    SLICE_X1Y24          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[3]/Q
                         net (fo=1, routed)           0.058     1.664    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[5][3]
    SLICE_X0Y24          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.850     1.977    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y24          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[28]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.047     1.525    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.468    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X1Y22          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][2]/Q
                         net (fo=2, routed)           0.070     1.680    instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/genblk1[2].full_adder_inst/i_bit1
    SLICE_X0Y22          LUT3 (Prop_lut3_I1_O)        0.045     1.725 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/genblk1[2].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     1.725    instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/p_5_out
    SLICE_X0Y22          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.853     1.980    instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/clock
    SLICE_X0Y22          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/R_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.092     1.573    instance_wrapper_level1/CLA_Adder_Top_instance/adder[6].adder/R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/adder[4].adder/R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.468    instance_wrapper_level1/CLA_Adder_Top_instance/adder[4].adder/clock
    SLICE_X1Y21          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[4].adder/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[4].adder/R_reg[0]/Q
                         net (fo=1, routed)           0.101     1.710    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[4][0]
    SLICE_X3Y21          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.854     1.981    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X3Y21          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[20]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.070     1.552    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].adder/R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.649%)  route 0.122ns (46.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.468    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].adder/clock
    SLICE_X4Y19          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].adder/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].adder/R_reg[4]/Q
                         net (fo=1, routed)           0.122     1.731    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[3][4]
    SLICE_X0Y19          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.856     1.983    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y19          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[19]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.066     1.571    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].adder/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.583     1.466    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].adder/clock
    SLICE_X1Y23          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].adder/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].adder/R_reg[3]/Q
                         net (fo=1, routed)           0.116     1.723    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[7][3]
    SLICE_X0Y23          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.978    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y23          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[38]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.076     1.555    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].adder/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].adder/clock
    SLICE_X0Y15          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].adder/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[1].adder/R_reg[3]/Q
                         net (fo=1, routed)           0.115     1.730    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[1][3]
    SLICE_X0Y14          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     1.988    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X0Y14          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[8]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.070     1.559    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/clock
    SLICE_X3Y15          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]/Q
                         net (fo=1, routed)           0.096     1.711    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_in_from_mem[2][2]
    SLICE_X1Y15          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/clock
    SLICE_X1Y15          FDRE                                         r  instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[12]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.046     1.534    instance_wrapper_level1/output_buffer_to_R0/output_mem_to_R0/data_out_for_R0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.473    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X1Y16          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][3]/Q
                         net (fo=2, routed)           0.109     1.723    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/genblk1[3].full_adder_inst/i_bit1
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.768 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/genblk1[3].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     1.768    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/p_2_out
    SLICE_X0Y16          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.859     1.986    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/clock
    SLICE_X0Y16          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.092     1.578    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.473    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X1Y16          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][3]/Q
                         net (fo=2, routed)           0.108     1.722    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/q0[3]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/data_out[4]
    SLICE_X0Y16          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.859     1.986    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/clock
    SLICE_X0Y16          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X2Y15          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[2][2]/Q
                         net (fo=2, routed)           0.095     1.733    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/genblk1[2].full_adder_inst/i_bit1
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.045     1.778 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/genblk1[2].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000     1.778    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/p_5_out
    SLICE_X3Y15          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/clock
    SLICE_X3Y15          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.092     1.579    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X37Y38   Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X37Y38   Clock_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X37Y38   Clock_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X37Y38   Clock_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X36Y38   Clock_En_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X1Y17    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X3Y17    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X3Y17    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y16    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y16    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y16    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y16    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y16    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].adder/R_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y15    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y15    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y15    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y15    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y15    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].adder/R_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y18    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].adder/R_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y23    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y22    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y22    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y24    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y24    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].adder/R_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y22    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].adder/R_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y23    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].adder/R_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y23    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].adder/R_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y22    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y22    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][2]/C



