//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Apr  6 07:42:56 2012 (1333690976)
// Driver 295.40
//

.version 3.0
.target sm_20, texmode_independent
.address_size 32


.entry broadcast(
	.param .u32 .ptr .global .align 4 broadcast_param_0,
	.param .u32 .ptr .global .align 4 broadcast_param_1,
	.param .u32 broadcast_param_2
)
{
	.reg .f32 	%f<10>;
	.reg .pred 	%p<4>;
	.reg .s32 	%r<26>;


	ld.param.u32 	%r3, [broadcast_param_2];
	// inline asm
	mov.u32 	%r9, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r10, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r11, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r12, %tid.x;
	// inline asm
	add.s32 	%r13, %r12, %r9;
	mad.lo.s32 	%r4, %r11, %r10, %r13;
	setp.lt.s32 	%p1, %r4, %r3;
	@%p1 bra 	BB0_2;

	ret;

BB0_2:
	shl.b32 	%r14, %r4, 2;
	ld.param.u32 	%r20, [broadcast_param_0];
	add.s32 	%r15, %r20, %r14;
	ld.global.f32 	%f1, [%r15];
	ld.param.u32 	%r23, [broadcast_param_2];
	setp.gt.s32 	%p2, %r23, 0;
	@%p2 bra 	BB0_4;

	mov.f32 	%f9, 0f00000000;
	bra.uni 	BB0_6;

BB0_4:
	mov.f32 	%f9, 0f00000000;
	mov.u32 	%r25, 0;
	ld.param.u32 	%r24, [broadcast_param_0];

BB0_5:
	ld.global.f32 	%f7, [%r24];
	sub.f32 	%f8, %f1, %f7;
	add.f32 	%f9, %f9, %f8;
	add.s32 	%r24, %r24, 4;
	add.s32 	%r25, %r25, 1;
	ld.param.u32 	%r22, [broadcast_param_2];
	setp.lt.s32 	%p3, %r25, %r22;
	@%p3 bra 	BB0_5;

BB0_6:
	ld.param.u32 	%r21, [broadcast_param_1];
	add.s32 	%r18, %r21, %r14;
	st.global.f32 	[%r18], %f9;
	ret;
}

.entry broadcast_lm(
	.param .u32 .ptr .global .align 4 broadcast_lm_param_0,
	.param .u32 .ptr .global .align 4 broadcast_lm_param_1,
	.param .u32 broadcast_lm_param_2,
	.param .u32 .ptr .shared .align 4 broadcast_lm_param_3
)
{
	.reg .f32 	%f<13>;
	.reg .pred 	%p<6>;
	.reg .s32 	%r<42>;


	ld.param.u32 	%r3, [broadcast_lm_param_2];
	// inline asm
	mov.u32 	%r15, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r16, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r17, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r18, %tid.x;
	// inline asm
	add.s32 	%r21, %r18, %r15;
	mad.lo.s32 	%r5, %r17, %r16, %r21;
	// inline asm
	mov.u32 	%r19, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r20, %ntid.x;
	// inline asm
	setp.lt.s32 	%p2, %r5, %r3;
	@%p2 bra 	BB1_2;

	ret;

BB1_2:
	shl.b32 	%r22, %r5, 2;
	ld.param.u32 	%r33, [broadcast_lm_param_0];
	add.s32 	%r23, %r33, %r22;
	ld.global.f32 	%f1, [%r23];
	ld.param.u32 	%r36, [broadcast_lm_param_2];
	setp.gt.s32 	%p3, %r36, 0;
	@%p3 bra 	BB1_4;

	mov.f32 	%f12, 0f00000000;
	bra.uni 	BB1_9;

BB1_4:
	shl.b32 	%r25, %r19, 2;
	ld.param.u32 	%r38, [broadcast_lm_param_3];
	add.s32 	%r8, %r38, %r25;
	setp.gt.s32 	%p1, %r20, 0;
	mov.u32 	%r39, 0;
	mov.f32 	%f12, 0f00000000;

BB1_5:
	add.s32 	%r26, %r39, %r19;
	shl.b32 	%r27, %r26, 2;
	ld.param.u32 	%r32, [broadcast_lm_param_0];
	add.s32 	%r28, %r32, %r27;
	ld.global.f32 	%f9, [%r28];
	st.shared.f32 	[%r8], %f9;
	bar.sync 	0;
	@%p1 bra 	BB1_6;
	bra.uni 	BB1_8;

BB1_6:
	mov.u32 	%r41, 0;
	ld.param.u32 	%r40, [broadcast_lm_param_3];

BB1_7:
	ld.shared.f32 	%f10, [%r40];
	sub.f32 	%f11, %f1, %f10;
	add.f32 	%f12, %f12, %f11;
	add.s32 	%r40, %r40, 4;
	add.s32 	%r41, %r41, 1;
	setp.lt.s32 	%p4, %r41, %r20;
	@%p4 bra 	BB1_7;

BB1_8:
	bar.sync 	0;
	add.s32 	%r39, %r39, %r20;
	ld.param.u32 	%r35, [broadcast_lm_param_2];
	setp.lt.s32 	%p5, %r39, %r35;
	@%p5 bra 	BB1_5;

BB1_9:
	ld.param.u32 	%r34, [broadcast_lm_param_1];
	add.s32 	%r31, %r34, %r22;
	st.global.f32 	[%r31], %f12;
	ret;
}


