

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Tue May 27 19:57:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.062 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  26.664 ns|  26.664 ns|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      71|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      72|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       13|     143|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln7_1_fu_109_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln7_fu_121_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln8_fu_204_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln9_1_fu_179_p2     |         +|   0|  0|   4|           3|           3|
    |add_ln9_fu_198_p2       |         +|   0|  0|  10|           3|           3|
    |sub_ln8_fu_169_p2       |         -|   0|  0|   4|           3|           3|
    |icmp_ln7_fu_103_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln8_fu_127_p2      |      icmp|   0|  0|   9|           2|           2|
    |select_ln7_1_fu_141_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln7_fu_133_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  71|          24|          22|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_fu_50                               |   9|          2|    2|          4|
    |indvar_flatten_fu_54                  |   9|          2|    3|          6|
    |j_fu_46                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln9_reg_258          |  3|   0|    3|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_50                  |  2|   0|    2|          0|
    |indvar_flatten_fu_54     |  3|   0|    3|          0|
    |j_fu_46                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|k_Addr_A      |  out|   32|        bram|                                                 k|         array|
|k_EN_A        |  out|    1|        bram|                                                 k|         array|
|k_WEN_A       |  out|    4|        bram|                                                 k|         array|
|k_Din_A       |  out|   32|        bram|                                                 k|         array|
|k_Dout_A      |   in|   32|        bram|                                                 k|         array|
|k_t_address0  |  out|    3|   ap_memory|                                               k_t|         array|
|k_t_ce0       |  out|    1|   ap_memory|                                               k_t|         array|
|k_t_we0       |  out|    1|   ap_memory|                                               k_t|         array|
|k_t_d0        |  out|   32|   ap_memory|                                               k_t|         array|
+--------------+-----+-----+------------+--------------------------------------------------+--------------+

