{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 11:44:28 2025 " "Info: Processing started: Sun Dec 21 11:44:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf " "Info: Using vector source file \"E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[0\] " "Warning: Can't find node \"Q\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[1\] " "Warning: Can't find node \"Q\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[2\] " "Warning: Can't find node \"Q\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[3\] " "Warning: Can't find node \"Q\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[4\] " "Warning: Can't find node \"Q\[4\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[5\] " "Warning: Can't find node \"Q\[5\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[6\] " "Warning: Can't find node \"Q\[6\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "Q\[7\] " "Warning: Can't find node \"Q\[7\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "Q\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "aD0 " "Warning: Can't find node \"aD0\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "aD0" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "aD1 " "Warning: Can't find node \"aD1\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "aD1" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "aD2 " "Warning: Can't find node \"aD2\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "aD2" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "aD3 " "Warning: Can't find node \"aD3\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "aD3" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "AL " "Warning: Can't find node \"AL\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "AL" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "BL " "Warning: Can't find node \"BL\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "BL" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "EL " "Warning: Can't find node \"EL\" for functional simulation. Ignored vector source file node." {  } { { "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "" { Waveform "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf" "EL" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     61.17 % " "Info: Simulation coverage is      61.17 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "2112 " "Info: Number of transitions in simulation is 2112" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 15 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 11:44:28 2025 " "Info: Processing ended: Sun Dec 21 11:44:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
