

================================================================
== Vitis HLS Report for 'aes_table'
================================================================
* Date:           Sat May 17 12:36:16 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        aes_table
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.629 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i32 %rk, i64 0, i64 52" [aes_table_fast.c:110]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.69ns)   --->   "%rk_load = load i6 %rk_addr" [aes_table_fast.c:110]   --->   Operation 13 'load' 'rk_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr_1 = getelementptr i32 %rk, i64 0, i64 53" [aes_table_fast.c:115]   --->   Operation 14 'getelementptr' 'rk_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.69ns)   --->   "%rk_load_1 = load i6 %rk_addr_1" [aes_table_fast.c:115]   --->   Operation 15 'load' 'rk_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 16 [1/2] (0.69ns)   --->   "%rk_load = load i6 %rk_addr" [aes_table_fast.c:110]   --->   Operation 16 'load' 'rk_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %rk_load" [aes_table_fast.c:115]   --->   Operation 17 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.69ns)   --->   "%rk_load_1 = load i6 %rk_addr_1" [aes_table_fast.c:115]   --->   Operation 18 'load' 'rk_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %rk_load_1" [aes_table_fast.c:120]   --->   Operation 19 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rk_addr_2 = getelementptr i32 %rk, i64 0, i64 54" [aes_table_fast.c:120]   --->   Operation 20 'getelementptr' 'rk_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.69ns)   --->   "%rk_load_2 = load i6 %rk_addr_2" [aes_table_fast.c:120]   --->   Operation 21 'load' 'rk_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%rk_addr_3 = getelementptr i32 %rk, i64 0, i64 55" [aes_table_fast.c:125]   --->   Operation 22 'getelementptr' 'rk_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.69ns)   --->   "%rk_load_3 = load i6 %rk_addr_3" [aes_table_fast.c:125]   --->   Operation 23 'load' 'rk_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load, i32 24, i32 31" [aes_table_fast.c:132]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_1, i32 16, i32 23" [aes_table_fast.c:133]   --->   Operation 25 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_1, i32 24, i32 31" [aes_table_fast.c:138]   --->   Operation 26 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load, i32 8, i32 15" [aes_table_fast.c:146]   --->   Operation 27 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load, i32 16, i32 23" [aes_table_fast.c:151]   --->   Operation 28 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_1, i32 8, i32 15" [aes_table_fast.c:152]   --->   Operation 29 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 30 [1/2] (0.69ns)   --->   "%rk_load_2 = load i6 %rk_addr_2" [aes_table_fast.c:120]   --->   Operation 30 'load' 'rk_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %rk_load_2" [aes_table_fast.c:125]   --->   Operation 31 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.69ns)   --->   "%rk_load_3 = load i6 %rk_addr_3" [aes_table_fast.c:125]   --->   Operation 32 'load' 'rk_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %rk_load_3" [aes_table_fast.c:132]   --->   Operation 33 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %lshr_ln" [aes_table_fast.c:132]   --->   Operation 34 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%S_addr = getelementptr i8 %S, i64 0, i64 %zext_ln132" [aes_table_fast.c:132]   --->   Operation 35 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.62ns)   --->   "%S_load = load i8 %S_addr" [aes_table_fast.c:132]   --->   Operation 36 'load' 'S_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %trunc_ln1" [aes_table_fast.c:133]   --->   Operation 37 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr i8 %S, i64 0, i64 %zext_ln133" [aes_table_fast.c:133]   --->   Operation 38 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.62ns)   --->   "%S_load_1 = load i8 %S_addr_1" [aes_table_fast.c:133]   --->   Operation 39 'load' 'S_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_2, i32 8, i32 15" [aes_table_fast.c:134]   --->   Operation 40 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %trunc_ln2" [aes_table_fast.c:134]   --->   Operation 41 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%S_addr_2 = getelementptr i8 %S, i64 0, i64 %zext_ln134" [aes_table_fast.c:134]   --->   Operation 42 'getelementptr' 'S_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.62ns)   --->   "%S_load_2 = load i8 %S_addr_2" [aes_table_fast.c:134]   --->   Operation 43 'load' 'S_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %trunc_ln132" [aes_table_fast.c:135]   --->   Operation 44 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%S_addr_3 = getelementptr i8 %S, i64 0, i64 %zext_ln135" [aes_table_fast.c:135]   --->   Operation 45 'getelementptr' 'S_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.62ns)   --->   "%S_load_3 = load i8 %S_addr_3" [aes_table_fast.c:135]   --->   Operation 46 'load' 'S_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%rk_addr_4 = getelementptr i32 %rk, i64 0, i64 56" [aes_table_fast.c:136]   --->   Operation 47 'getelementptr' 'rk_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.69ns)   --->   "%rk_load_4 = load i6 %rk_addr_4" [aes_table_fast.c:136]   --->   Operation 48 'load' 'rk_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_2, i32 16, i32 23" [aes_table_fast.c:139]   --->   Operation 49 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_3, i32 8, i32 15" [aes_table_fast.c:140]   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_2, i32 24, i32 31" [aes_table_fast.c:144]   --->   Operation 51 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_3, i32 16, i32 23" [aes_table_fast.c:145]   --->   Operation 52 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_3, i32 24, i32 31" [aes_table_fast.c:150]   --->   Operation 53 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 54 [1/2] (0.62ns)   --->   "%S_load = load i8 %S_addr" [aes_table_fast.c:132]   --->   Operation 54 'load' 'S_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 55 [1/2] (0.62ns)   --->   "%S_load_1 = load i8 %S_addr_1" [aes_table_fast.c:133]   --->   Operation 55 'load' 'S_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 56 [1/2] (0.62ns)   --->   "%S_load_2 = load i8 %S_addr_2" [aes_table_fast.c:134]   --->   Operation 56 'load' 'S_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 57 [1/2] (0.62ns)   --->   "%S_load_3 = load i8 %S_addr_3" [aes_table_fast.c:135]   --->   Operation 57 'load' 'S_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load, i8 %S_load_1, i8 %S_load_2, i8 %S_load_3" [aes_table_fast.c:135]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.69ns)   --->   "%rk_load_4 = load i6 %rk_addr_4" [aes_table_fast.c:136]   --->   Operation 59 'load' 'rk_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 60 [1/1] (0.21ns)   --->   "%w = xor i32 %rk_load_4, i32 %or_ln" [aes_table_fast.c:136]   --->   Operation 60 'xor' 'w' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (1.72ns)   --->   "%call_ln136 = call void @aes_table_Pipeline_1, i32 %w, i8 %out_r" [aes_table_fast.c:136]   --->   Operation 61 'call' 'call_ln136' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln136 = call void @aes_table_Pipeline_1, i32 %w, i8 %out_r" [aes_table_fast.c:136]   --->   Operation 62 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %lshr_ln1" [aes_table_fast.c:138]   --->   Operation 63 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%S_addr_4 = getelementptr i8 %S, i64 0, i64 %zext_ln138" [aes_table_fast.c:138]   --->   Operation 64 'getelementptr' 'S_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.62ns)   --->   "%S_load_4 = load i8 %S_addr_4" [aes_table_fast.c:138]   --->   Operation 65 'load' 'S_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %trunc_ln3" [aes_table_fast.c:139]   --->   Operation 66 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%S_addr_5 = getelementptr i8 %S, i64 0, i64 %zext_ln139" [aes_table_fast.c:139]   --->   Operation 67 'getelementptr' 'S_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (0.62ns)   --->   "%S_load_5 = load i8 %S_addr_5" [aes_table_fast.c:139]   --->   Operation 68 'load' 'S_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %trunc_ln4" [aes_table_fast.c:140]   --->   Operation 69 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%S_addr_6 = getelementptr i8 %S, i64 0, i64 %zext_ln140" [aes_table_fast.c:140]   --->   Operation 70 'getelementptr' 'S_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (0.62ns)   --->   "%S_load_6 = load i8 %S_addr_6" [aes_table_fast.c:140]   --->   Operation 71 'load' 'S_load_6' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %trunc_ln115" [aes_table_fast.c:141]   --->   Operation 72 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%S_addr_7 = getelementptr i8 %S, i64 0, i64 %zext_ln141" [aes_table_fast.c:141]   --->   Operation 73 'getelementptr' 'S_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (0.62ns)   --->   "%S_load_7 = load i8 %S_addr_7" [aes_table_fast.c:141]   --->   Operation 74 'load' 'S_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%rk_addr_5 = getelementptr i32 %rk, i64 0, i64 57" [aes_table_fast.c:142]   --->   Operation 75 'getelementptr' 'rk_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.69ns)   --->   "%rk_load_5 = load i6 %rk_addr_5" [aes_table_fast.c:142]   --->   Operation 76 'load' 'rk_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 77 [1/2] (0.62ns)   --->   "%S_load_4 = load i8 %S_addr_4" [aes_table_fast.c:138]   --->   Operation 77 'load' 'S_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 78 [1/2] (0.62ns)   --->   "%S_load_5 = load i8 %S_addr_5" [aes_table_fast.c:139]   --->   Operation 78 'load' 'S_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 79 [1/2] (0.62ns)   --->   "%S_load_6 = load i8 %S_addr_6" [aes_table_fast.c:140]   --->   Operation 79 'load' 'S_load_6' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 80 [1/2] (0.62ns)   --->   "%S_load_7 = load i8 %S_addr_7" [aes_table_fast.c:141]   --->   Operation 80 'load' 'S_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load_4, i8 %S_load_5, i8 %S_load_6, i8 %S_load_7" [aes_table_fast.c:141]   --->   Operation 81 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (0.69ns)   --->   "%rk_load_5 = load i6 %rk_addr_5" [aes_table_fast.c:142]   --->   Operation 82 'load' 'rk_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 83 [1/1] (0.21ns)   --->   "%w_1 = xor i32 %rk_load_5, i32 %or_ln1" [aes_table_fast.c:142]   --->   Operation 83 'xor' 'w_1' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [2/2] (1.72ns)   --->   "%call_ln142 = call void @aes_table_Pipeline_2, i32 %w_1, i8 %out_r" [aes_table_fast.c:142]   --->   Operation 84 'call' 'call_ln142' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln142 = call void @aes_table_Pipeline_2, i32 %w_1, i8 %out_r" [aes_table_fast.c:142]   --->   Operation 85 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i8 %lshr_ln2" [aes_table_fast.c:144]   --->   Operation 86 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%S_addr_8 = getelementptr i8 %S, i64 0, i64 %zext_ln144" [aes_table_fast.c:144]   --->   Operation 87 'getelementptr' 'S_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (0.62ns)   --->   "%S_load_8 = load i8 %S_addr_8" [aes_table_fast.c:144]   --->   Operation 88 'load' 'S_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %trunc_ln5" [aes_table_fast.c:145]   --->   Operation 89 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%S_addr_9 = getelementptr i8 %S, i64 0, i64 %zext_ln145" [aes_table_fast.c:145]   --->   Operation 90 'getelementptr' 'S_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (0.62ns)   --->   "%S_load_9 = load i8 %S_addr_9" [aes_table_fast.c:145]   --->   Operation 91 'load' 'S_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i8 %trunc_ln6" [aes_table_fast.c:146]   --->   Operation 92 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%S_addr_10 = getelementptr i8 %S, i64 0, i64 %zext_ln146" [aes_table_fast.c:146]   --->   Operation 93 'getelementptr' 'S_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (0.62ns)   --->   "%S_load_10 = load i8 %S_addr_10" [aes_table_fast.c:146]   --->   Operation 94 'load' 'S_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i8 %trunc_ln120" [aes_table_fast.c:147]   --->   Operation 95 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%S_addr_11 = getelementptr i8 %S, i64 0, i64 %zext_ln147" [aes_table_fast.c:147]   --->   Operation 96 'getelementptr' 'S_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (0.62ns)   --->   "%S_load_11 = load i8 %S_addr_11" [aes_table_fast.c:147]   --->   Operation 97 'load' 'S_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%rk_addr_6 = getelementptr i32 %rk, i64 0, i64 58" [aes_table_fast.c:148]   --->   Operation 98 'getelementptr' 'rk_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.69ns)   --->   "%rk_load_6 = load i6 %rk_addr_6" [aes_table_fast.c:148]   --->   Operation 99 'load' 'rk_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 100 [1/2] (0.62ns)   --->   "%S_load_8 = load i8 %S_addr_8" [aes_table_fast.c:144]   --->   Operation 100 'load' 'S_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 101 [1/2] (0.62ns)   --->   "%S_load_9 = load i8 %S_addr_9" [aes_table_fast.c:145]   --->   Operation 101 'load' 'S_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 102 [1/2] (0.62ns)   --->   "%S_load_10 = load i8 %S_addr_10" [aes_table_fast.c:146]   --->   Operation 102 'load' 'S_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 103 [1/2] (0.62ns)   --->   "%S_load_11 = load i8 %S_addr_11" [aes_table_fast.c:147]   --->   Operation 103 'load' 'S_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load_8, i8 %S_load_9, i8 %S_load_10, i8 %S_load_11" [aes_table_fast.c:147]   --->   Operation 104 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/2] (0.69ns)   --->   "%rk_load_6 = load i6 %rk_addr_6" [aes_table_fast.c:148]   --->   Operation 105 'load' 'rk_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 106 [1/1] (0.21ns)   --->   "%w_2 = xor i32 %rk_load_6, i32 %or_ln2" [aes_table_fast.c:148]   --->   Operation 106 'xor' 'w_2' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/2] (1.72ns)   --->   "%call_ln148 = call void @aes_table_Pipeline_3, i32 %w_2, i8 %out_r" [aes_table_fast.c:148]   --->   Operation 107 'call' 'call_ln148' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln148 = call void @aes_table_Pipeline_3, i32 %w_2, i8 %out_r" [aes_table_fast.c:148]   --->   Operation 108 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %lshr_ln3" [aes_table_fast.c:150]   --->   Operation 109 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%S_addr_12 = getelementptr i8 %S, i64 0, i64 %zext_ln150" [aes_table_fast.c:150]   --->   Operation 110 'getelementptr' 'S_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.62ns)   --->   "%S_load_12 = load i8 %S_addr_12" [aes_table_fast.c:150]   --->   Operation 111 'load' 'S_load_12' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %trunc_ln7" [aes_table_fast.c:151]   --->   Operation 112 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%S_addr_13 = getelementptr i8 %S, i64 0, i64 %zext_ln151" [aes_table_fast.c:151]   --->   Operation 113 'getelementptr' 'S_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (0.62ns)   --->   "%S_load_13 = load i8 %S_addr_13" [aes_table_fast.c:151]   --->   Operation 114 'load' 'S_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %trunc_ln8" [aes_table_fast.c:152]   --->   Operation 115 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%S_addr_14 = getelementptr i8 %S, i64 0, i64 %zext_ln152" [aes_table_fast.c:152]   --->   Operation 116 'getelementptr' 'S_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (0.62ns)   --->   "%S_load_14 = load i8 %S_addr_14" [aes_table_fast.c:152]   --->   Operation 117 'load' 'S_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %trunc_ln125" [aes_table_fast.c:153]   --->   Operation 118 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%S_addr_15 = getelementptr i8 %S, i64 0, i64 %zext_ln153" [aes_table_fast.c:153]   --->   Operation 119 'getelementptr' 'S_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (0.62ns)   --->   "%S_load_15 = load i8 %S_addr_15" [aes_table_fast.c:153]   --->   Operation 120 'load' 'S_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%rk_addr_7 = getelementptr i32 %rk, i64 0, i64 59" [aes_table_fast.c:154]   --->   Operation 121 'getelementptr' 'rk_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (0.69ns)   --->   "%rk_load_7 = load i6 %rk_addr_7" [aes_table_fast.c:154]   --->   Operation 122 'load' 'rk_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 123 [1/2] (0.62ns)   --->   "%S_load_12 = load i8 %S_addr_12" [aes_table_fast.c:150]   --->   Operation 123 'load' 'S_load_12' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 124 [1/2] (0.62ns)   --->   "%S_load_13 = load i8 %S_addr_13" [aes_table_fast.c:151]   --->   Operation 124 'load' 'S_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 125 [1/2] (0.62ns)   --->   "%S_load_14 = load i8 %S_addr_14" [aes_table_fast.c:152]   --->   Operation 125 'load' 'S_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 126 [1/2] (0.62ns)   --->   "%S_load_15 = load i8 %S_addr_15" [aes_table_fast.c:153]   --->   Operation 126 'load' 'S_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load_12, i8 %S_load_13, i8 %S_load_14, i8 %S_load_15" [aes_table_fast.c:153]   --->   Operation 127 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/2] (0.69ns)   --->   "%rk_load_7 = load i6 %rk_addr_7" [aes_table_fast.c:154]   --->   Operation 128 'load' 'rk_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 129 [1/1] (0.21ns)   --->   "%w_3 = xor i32 %rk_load_7, i32 %or_ln3" [aes_table_fast.c:154]   --->   Operation 129 'xor' 'w_3' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [2/2] (1.72ns)   --->   "%call_ln154 = call void @aes_table_Pipeline_4, i32 %w_3, i8 %out_r" [aes_table_fast.c:154]   --->   Operation 130 'call' 'call_ln154' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%spectopmodule_ln91 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [aes_table_fast.c:91]   --->   Operation 131 'spectopmodule' 'spectopmodule_ln91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rk, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rk"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln154 = call void @aes_table_Pipeline_4, i32 %w_3, i8 %out_r" [aes_table_fast.c:154]   --->   Operation 138 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln156 = ret" [aes_table_fast.c:156]   --->   Operation 139 'ret' 'ret_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('rk_addr', aes_table_fast.c:110) [12]  (0 ns)
	'load' operation ('rk_load', aes_table_fast.c:110) on array 'rk' [13]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('rk_load', aes_table_fast.c:110) on array 'rk' [13]  (0.699 ns)

 <State 3>: 1.32ns
The critical path consists of the following:
	'load' operation ('rk_load_2', aes_table_fast.c:120) on array 'rk' [19]  (0.699 ns)
	'getelementptr' operation ('S_addr_2', aes_table_fast.c:134) [34]  (0 ns)
	'load' operation ('S_load_2', aes_table_fast.c:134) on array 'S' [35]  (0.626 ns)

 <State 4>: 2.63ns
The critical path consists of the following:
	'load' operation ('rk_load_4', aes_table_fast.c:136) on array 'rk' [41]  (0.699 ns)
	'xor' operation ('w', aes_table_fast.c:136) [42]  (0.21 ns)
	'call' operation ('call_ln136', aes_table_fast.c:136) to 'aes_table_Pipeline_1' [43]  (1.72 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('rk_addr_5', aes_table_fast.c:142) [60]  (0 ns)
	'load' operation ('rk_load_5', aes_table_fast.c:142) on array 'rk' [61]  (0.699 ns)

 <State 6>: 2.63ns
The critical path consists of the following:
	'load' operation ('rk_load_5', aes_table_fast.c:142) on array 'rk' [61]  (0.699 ns)
	'xor' operation ('w', aes_table_fast.c:142) [62]  (0.21 ns)
	'call' operation ('call_ln142', aes_table_fast.c:142) to 'aes_table_Pipeline_2' [63]  (1.72 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('rk_addr_6', aes_table_fast.c:148) [80]  (0 ns)
	'load' operation ('rk_load_6', aes_table_fast.c:148) on array 'rk' [81]  (0.699 ns)

 <State 8>: 2.63ns
The critical path consists of the following:
	'load' operation ('rk_load_6', aes_table_fast.c:148) on array 'rk' [81]  (0.699 ns)
	'xor' operation ('w', aes_table_fast.c:148) [82]  (0.21 ns)
	'call' operation ('call_ln148', aes_table_fast.c:148) to 'aes_table_Pipeline_3' [83]  (1.72 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('rk_addr_7', aes_table_fast.c:154) [100]  (0 ns)
	'load' operation ('rk_load_7', aes_table_fast.c:154) on array 'rk' [101]  (0.699 ns)

 <State 10>: 2.63ns
The critical path consists of the following:
	'load' operation ('rk_load_7', aes_table_fast.c:154) on array 'rk' [101]  (0.699 ns)
	'xor' operation ('w', aes_table_fast.c:154) [102]  (0.21 ns)
	'call' operation ('call_ln154', aes_table_fast.c:154) to 'aes_table_Pipeline_4' [103]  (1.72 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
