INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/VerilogPractice1/VerilogPractice1.srcs/sources_1/new/rca_16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_16bit_tb
