# Test Vector for Instruction Decoder (Projet PARM)
# Inputs: Opcode[6]
# Outputs: Shift[1] Data_Processing[1] Load_Store[1] SP_Address[1] Conditional[1]
# Note: "Conditional" output handles both Conditional AND Unconditional branches logic.

Opcode[6] Shift[1] Data_Processing[1] Load_Store[1] SP_Address[1] Conditional[1]

# --- 1. SHIFT, ADD, SUB, MOV (00xxxx) ---
# Doc Section 11.1.1. Opcode starts with 00.
# Test with random lower bits (LSL, LSR, ASR, ADD reg...)
000000 1 0 0 0 0
001111 1 0 0 0 0
001010 1 0 0 0 0

# --- 2. DATA PROCESSING (010000) ---
# Doc Section 11.1.2. Strict format 010000.
# (AND, EOR, ADC, SBC, ROR, TST, RSB, CMP, CMN, ORR, MUL, BIC, MVN)
010000 0 1 0 0 0

# Negative Test: 01xxxx where x is not 0
# Should NOT activate Data_Processing (nor Shift because bit 14 is 1)
010001 0 0 0 0 0
011111 0 0 0 0 0

# --- 3. LOAD / STORE (1001xx) ---
# Doc Section 11.1.3. STR/LDR. Opcode 1001xx.
100100 0 0 1 0 0
100101 0 0 1 0 0
100110 0 0 1 0 0
100111 0 0 1 0 0

# --- 4. SP ADDRESS (1011xx) ---
# Doc Section 11.1.4. ADD/SUB SP. Opcode 1011xx.
101100 0 0 0 1 0
101111 0 0 0 1 0

# --- 5. CONDITIONAL BRANCH (1101xx) ---
# Doc Section 11.1.5.1. Opcode 1101xx.
# Logic gate: 1101xx -> AND -> OR -> Conditional
110100 0 0 0 0 1
110111 0 0 0 0 1

# --- 6. UNCONDITIONAL BRANCH (11100x) ---
# Doc Section 11.1.5.2. Opcode 11100x.
# Logic gate: 11100x -> AND -> OR -> Conditional
111000 0 0 0 0 1
111001 0 0 0 0 1

# --- 7. UNDEFINED / UNUSED ---
# Codes not used in this architecture (should output all 0s)
111111 0 0 0 0 0
101000 0 0 0 0 0
100000 0 0 0 0 0