
---------- Begin Simulation Statistics ----------
final_tick                               174332894000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389297                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660128                       # Number of bytes of host memory used
host_op_rate                                   390061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.87                       # Real time elapsed on the host
host_tick_rate                              678672526                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174333                       # Number of seconds simulated
sim_ticks                                174332894000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.743329                       # CPI: cycles per instruction
system.cpu.discardedOps                        191444                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        40876401                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.573615                       # IPC: instructions per cycle
system.cpu.numCycles                        174332894                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133456493                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       192912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        388011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1140017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4052                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2280340                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4066                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486840                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735906                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80987                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104799                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102690                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899800                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65407                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              414                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50899296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50899296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50899930                       # number of overall hits
system.cpu.dcache.overall_hits::total        50899930                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1174601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1174601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1182388                       # number of overall misses
system.cpu.dcache.overall_misses::total       1182388                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55993724000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55993724000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55993724000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55993724000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073897                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47670.420849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47670.420849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47356.471818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47356.471818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1049864                       # number of writebacks
system.cpu.dcache.writebacks::total           1049864                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36701                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36701                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1137900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1137900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1139933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1139933                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50810434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50810434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  51041996000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51041996000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44652.811319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44652.811319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44776.312292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44776.312292                       # average overall mshr miss latency
system.cpu.dcache.replacements                1139804                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40434856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40434856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       689814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        689814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26010645000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26010645000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41124670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41124670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016774                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016774                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37706.751385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37706.751385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       672811                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       672811                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23613501000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23613501000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35096.782009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35096.782009                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10464440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10464440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       484787                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       484787                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29983079000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29983079000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61847.943530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61847.943530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       465089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       465089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27196933000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27196933000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58476.835616                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58476.835616                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          634                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           634                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7787                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7787                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.924712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.924712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         2033                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2033                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    231562000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    231562000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.241420                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.241420                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113901.623217                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113901.623217                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.212326                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52039938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1139932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.651792                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.212326                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53222326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53222326                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42690594                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43480292                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7057286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7057286                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7057286                       # number of overall hits
system.cpu.icache.overall_hits::total         7057286                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            390                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          390                       # number of overall misses
system.cpu.icache.overall_misses::total           390                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38660000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38660000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38660000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38660000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7057676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7057676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7057676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7057676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99128.205128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99128.205128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99128.205128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99128.205128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          213                       # number of writebacks
system.cpu.icache.writebacks::total               213                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37880000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37880000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97128.205128                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97128.205128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97128.205128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97128.205128                       # average overall mshr miss latency
system.cpu.icache.replacements                    213                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7057286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7057286                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38660000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38660000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7057676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7057676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99128.205128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99128.205128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97128.205128                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97128.205128                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           163.813265                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7057676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               390                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18096.605128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   163.813265                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.639896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.639896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7058066                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7058066                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 174332894000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               945081                       # number of demand (read+write) hits
system.l2.demand_hits::total                   945182                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 101                       # number of overall hits
system.l2.overall_hits::.cpu.data              945081                       # number of overall hits
system.l2.overall_hits::total                  945182                       # number of overall hits
system.l2.demand_misses::.cpu.inst                289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             194852                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195141                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               289                       # number of overall misses
system.l2.overall_misses::.cpu.data            194852                       # number of overall misses
system.l2.overall_misses::total                195141                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34154000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25753096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25787250000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34154000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25753096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25787250000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1139933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1140323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1139933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1140323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.741026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.170933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171128                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.741026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.170933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171128                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118179.930796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132167.470696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132146.755423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118179.930796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132167.470696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132146.755423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              159250                       # number of writebacks
system.l2.writebacks::total                    159250                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        194847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       194847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195136                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21855690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21884064000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21855690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21884064000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.741026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.170928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171123                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.741026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.170928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171123                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98179.930796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112168.470646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112147.753362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98179.930796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112168.470646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112147.753362                       # average overall mshr miss latency
system.l2.replacements                         196728                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1049864                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1049864                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1049864                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1049864                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          198                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              198                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          198                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          198                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            332969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                332969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          133472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              133472                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18099523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18099523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        466441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            466441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.286150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.286150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 135605.392891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135605.392891                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       133472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         133472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15430103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15430103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.286150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115605.542736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115605.542736                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          289                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              289                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.741026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.741026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118179.930796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118179.930796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.741026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.741026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98179.930796                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98179.930796                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        612112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            612112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7653573000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7653573000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       673492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        673492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.091137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124691.642229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124691.642229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6425587000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6425587000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.091130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.091130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104693.881874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104693.881874                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2022.730379                       # Cycle average of tags in use
system.l2.tags.total_refs                     2275401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    198776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.447061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.540618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.490288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1992.699472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987661                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4750016                       # Number of tag accesses
system.l2.tags.data_accesses                  4750016                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    636865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    772444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043019909250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33437                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33437                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1134821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             604224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      195136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     159250                       # Number of write requests accepted
system.mem_ctrls.readBursts                    780544                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   637000                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6944                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   135                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                780544                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               637000                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  171242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  172593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  176893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   23611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   22111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  30511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        33437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.135449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.749431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.384354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         33411     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33437                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.045818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.892635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.442972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9055     27.08%     27.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1052      3.15%     30.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3315      9.91%     40.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1581      4.73%     44.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13693     40.95%     85.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              827      2.47%     88.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              484      1.45%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              355      1.06%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             2813      8.41%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              129      0.39%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               65      0.19%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               22      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               41      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33437                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  444416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                49954816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40768000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    286.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  174332849000                       # Total gap between requests
system.mem_ctrls.avgGap                     491929.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        73984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     49436416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     40757440                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 424383.478656644118                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 283574802.584301769733                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 233790875.977771610022                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1156                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       779388                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       637000                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     45432000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  41251021000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3945010517000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39301.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     52927.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6193109.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        73984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     49880576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      49954560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        73984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        73984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     40768000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     40768000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          289                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       194846                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         195135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       159250                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        159250                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       424383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    286122572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        286546955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       424383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       424383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    233851450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       233851450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    233851450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       424383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    286122572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       520398405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               773600                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              636835                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        46601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        45762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        47051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        45833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        49661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        43881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        57086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        55728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        54248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        44631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        53871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        42209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        45283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        54910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        45452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        41393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        37793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        36664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        38652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        36924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        40932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        35296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        48765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        47229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        46403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        37000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        45818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        33332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        36393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        46232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        36828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        32574                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             26791453000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3868000000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41296453000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34632.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53382.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              633757                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             502075                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       274595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   328.721965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   283.898574                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   219.223505                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9879      3.60%      3.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12159      4.43%      8.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       207819     75.68%     83.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2241      0.82%     84.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        16704      6.08%     90.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1110      0.40%     91.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5230      1.90%     92.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          476      0.17%     93.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18977      6.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       274595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              49510400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           40757440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              283.999186                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              233.790876                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       998093460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       530484075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2796045420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1682171100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13761174960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33285725130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38913747360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   91967441505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   527.539235                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 100792206750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5821140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67719547250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       962571960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       511603950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2727458580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1642107600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13761174960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33168067440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  39012827520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   91785812010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   526.497380                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 101048662250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5821140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67463091750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       159250                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33625                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133472                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61664                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       583146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 583146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     90722560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                90722560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            195136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  195136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              195136                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2936011000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3410936500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            673882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1209114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          127418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           466441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          466440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       673492                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3419669                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3420662                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    560587776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              560742144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          196728                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40768000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1337051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1328265     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8772      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1337051                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 174332894000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10680956000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10259392995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
