
tmp102.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003ad0  08003ad0  00013ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b50  08003b50  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003b50  08003b50  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b50  08003b50  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b50  08003b50  00013b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b54  08003b54  00013b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003b58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000070  08003bc8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08003bc8  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e68  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000151f  00000000  00000000  00027f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  00029420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000868  00000000  00000000  00029ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171e4  00000000  00000000  0002a550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a264  00000000  00000000  00041734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084978  00000000  00000000  0004b998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0310  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002940  00000000  00000000  000d0360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ab8 	.word	0x08003ab8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003ab8 	.word	0x08003ab8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_dmul>:
 800015c:	b570      	push	{r4, r5, r6, lr}
 800015e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000162:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000166:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016a:	bf1d      	ittte	ne
 800016c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000170:	ea94 0f0c 	teqne	r4, ip
 8000174:	ea95 0f0c 	teqne	r5, ip
 8000178:	f000 f8de 	bleq	8000338 <__aeabi_dmul+0x1dc>
 800017c:	442c      	add	r4, r5
 800017e:	ea81 0603 	eor.w	r6, r1, r3
 8000182:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000186:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800018e:	bf18      	it	ne
 8000190:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000194:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000198:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800019c:	d038      	beq.n	8000210 <__aeabi_dmul+0xb4>
 800019e:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a2:	f04f 0500 	mov.w	r5, #0
 80001a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b2:	f04f 0600 	mov.w	r6, #0
 80001b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ba:	f09c 0f00 	teq	ip, #0
 80001be:	bf18      	it	ne
 80001c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001d0:	d204      	bcs.n	80001dc <__aeabi_dmul+0x80>
 80001d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001d6:	416d      	adcs	r5, r5
 80001d8:	eb46 0606 	adc.w	r6, r6, r6
 80001dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001f4:	bf88      	it	hi
 80001f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001fa:	d81e      	bhi.n	800023a <__aeabi_dmul+0xde>
 80001fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000200:	bf08      	it	eq
 8000202:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000206:	f150 0000 	adcs.w	r0, r0, #0
 800020a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800020e:	bd70      	pop	{r4, r5, r6, pc}
 8000210:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000214:	ea46 0101 	orr.w	r1, r6, r1
 8000218:	ea40 0002 	orr.w	r0, r0, r2
 800021c:	ea81 0103 	eor.w	r1, r1, r3
 8000220:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000224:	bfc2      	ittt	gt
 8000226:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800022e:	bd70      	popgt	{r4, r5, r6, pc}
 8000230:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000234:	f04f 0e00 	mov.w	lr, #0
 8000238:	3c01      	subs	r4, #1
 800023a:	f300 80ab 	bgt.w	8000394 <__aeabi_dmul+0x238>
 800023e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000242:	bfde      	ittt	le
 8000244:	2000      	movle	r0, #0
 8000246:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800024a:	bd70      	pople	{r4, r5, r6, pc}
 800024c:	f1c4 0400 	rsb	r4, r4, #0
 8000250:	3c20      	subs	r4, #32
 8000252:	da35      	bge.n	80002c0 <__aeabi_dmul+0x164>
 8000254:	340c      	adds	r4, #12
 8000256:	dc1b      	bgt.n	8000290 <__aeabi_dmul+0x134>
 8000258:	f104 0414 	add.w	r4, r4, #20
 800025c:	f1c4 0520 	rsb	r5, r4, #32
 8000260:	fa00 f305 	lsl.w	r3, r0, r5
 8000264:	fa20 f004 	lsr.w	r0, r0, r4
 8000268:	fa01 f205 	lsl.w	r2, r1, r5
 800026c:	ea40 0002 	orr.w	r0, r0, r2
 8000270:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000274:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000278:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800027c:	fa21 f604 	lsr.w	r6, r1, r4
 8000280:	eb42 0106 	adc.w	r1, r2, r6
 8000284:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000288:	bf08      	it	eq
 800028a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800028e:	bd70      	pop	{r4, r5, r6, pc}
 8000290:	f1c4 040c 	rsb	r4, r4, #12
 8000294:	f1c4 0520 	rsb	r5, r4, #32
 8000298:	fa00 f304 	lsl.w	r3, r0, r4
 800029c:	fa20 f005 	lsr.w	r0, r0, r5
 80002a0:	fa01 f204 	lsl.w	r2, r1, r4
 80002a4:	ea40 0002 	orr.w	r0, r0, r2
 80002a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b0:	f141 0100 	adc.w	r1, r1, #0
 80002b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002b8:	bf08      	it	eq
 80002ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002be:	bd70      	pop	{r4, r5, r6, pc}
 80002c0:	f1c4 0520 	rsb	r5, r4, #32
 80002c4:	fa00 f205 	lsl.w	r2, r0, r5
 80002c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80002cc:	fa20 f304 	lsr.w	r3, r0, r4
 80002d0:	fa01 f205 	lsl.w	r2, r1, r5
 80002d4:	ea43 0302 	orr.w	r3, r3, r2
 80002d8:	fa21 f004 	lsr.w	r0, r1, r4
 80002dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002e0:	fa21 f204 	lsr.w	r2, r1, r4
 80002e4:	ea20 0002 	bic.w	r0, r0, r2
 80002e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f0:	bf08      	it	eq
 80002f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002f6:	bd70      	pop	{r4, r5, r6, pc}
 80002f8:	f094 0f00 	teq	r4, #0
 80002fc:	d10f      	bne.n	800031e <__aeabi_dmul+0x1c2>
 80002fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000302:	0040      	lsls	r0, r0, #1
 8000304:	eb41 0101 	adc.w	r1, r1, r1
 8000308:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030c:	bf08      	it	eq
 800030e:	3c01      	subeq	r4, #1
 8000310:	d0f7      	beq.n	8000302 <__aeabi_dmul+0x1a6>
 8000312:	ea41 0106 	orr.w	r1, r1, r6
 8000316:	f095 0f00 	teq	r5, #0
 800031a:	bf18      	it	ne
 800031c:	4770      	bxne	lr
 800031e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000322:	0052      	lsls	r2, r2, #1
 8000324:	eb43 0303 	adc.w	r3, r3, r3
 8000328:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800032c:	bf08      	it	eq
 800032e:	3d01      	subeq	r5, #1
 8000330:	d0f7      	beq.n	8000322 <__aeabi_dmul+0x1c6>
 8000332:	ea43 0306 	orr.w	r3, r3, r6
 8000336:	4770      	bx	lr
 8000338:	ea94 0f0c 	teq	r4, ip
 800033c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000340:	bf18      	it	ne
 8000342:	ea95 0f0c 	teqne	r5, ip
 8000346:	d00c      	beq.n	8000362 <__aeabi_dmul+0x206>
 8000348:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800034c:	bf18      	it	ne
 800034e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000352:	d1d1      	bne.n	80002f8 <__aeabi_dmul+0x19c>
 8000354:	ea81 0103 	eor.w	r1, r1, r3
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	f04f 0000 	mov.w	r0, #0
 8000360:	bd70      	pop	{r4, r5, r6, pc}
 8000362:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000366:	bf06      	itte	eq
 8000368:	4610      	moveq	r0, r2
 800036a:	4619      	moveq	r1, r3
 800036c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000370:	d019      	beq.n	80003a6 <__aeabi_dmul+0x24a>
 8000372:	ea94 0f0c 	teq	r4, ip
 8000376:	d102      	bne.n	800037e <__aeabi_dmul+0x222>
 8000378:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800037c:	d113      	bne.n	80003a6 <__aeabi_dmul+0x24a>
 800037e:	ea95 0f0c 	teq	r5, ip
 8000382:	d105      	bne.n	8000390 <__aeabi_dmul+0x234>
 8000384:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000388:	bf1c      	itt	ne
 800038a:	4610      	movne	r0, r2
 800038c:	4619      	movne	r1, r3
 800038e:	d10a      	bne.n	80003a6 <__aeabi_dmul+0x24a>
 8000390:	ea81 0103 	eor.w	r1, r1, r3
 8000394:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000398:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd70      	pop	{r4, r5, r6, pc}
 80003a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003ae:	bd70      	pop	{r4, r5, r6, pc}

080003b0 <__aeabi_fmul>:
 80003b0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80003b4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003b8:	bf1e      	ittt	ne
 80003ba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003be:	ea92 0f0c 	teqne	r2, ip
 80003c2:	ea93 0f0c 	teqne	r3, ip
 80003c6:	d06f      	beq.n	80004a8 <__aeabi_fmul+0xf8>
 80003c8:	441a      	add	r2, r3
 80003ca:	ea80 0c01 	eor.w	ip, r0, r1
 80003ce:	0240      	lsls	r0, r0, #9
 80003d0:	bf18      	it	ne
 80003d2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003d6:	d01e      	beq.n	8000416 <__aeabi_fmul+0x66>
 80003d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003dc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003e0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003e4:	fba0 3101 	umull	r3, r1, r0, r1
 80003e8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003ec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003f0:	bf3e      	ittt	cc
 80003f2:	0049      	lslcc	r1, r1, #1
 80003f4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003f8:	005b      	lslcc	r3, r3, #1
 80003fa:	ea40 0001 	orr.w	r0, r0, r1
 80003fe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000402:	2afd      	cmp	r2, #253	; 0xfd
 8000404:	d81d      	bhi.n	8000442 <__aeabi_fmul+0x92>
 8000406:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800040a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800040e:	bf08      	it	eq
 8000410:	f020 0001 	biceq.w	r0, r0, #1
 8000414:	4770      	bx	lr
 8000416:	f090 0f00 	teq	r0, #0
 800041a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800041e:	bf08      	it	eq
 8000420:	0249      	lsleq	r1, r1, #9
 8000422:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000426:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800042a:	3a7f      	subs	r2, #127	; 0x7f
 800042c:	bfc2      	ittt	gt
 800042e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000432:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000436:	4770      	bxgt	lr
 8000438:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800043c:	f04f 0300 	mov.w	r3, #0
 8000440:	3a01      	subs	r2, #1
 8000442:	dc5d      	bgt.n	8000500 <__aeabi_fmul+0x150>
 8000444:	f112 0f19 	cmn.w	r2, #25
 8000448:	bfdc      	itt	le
 800044a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800044e:	4770      	bxle	lr
 8000450:	f1c2 0200 	rsb	r2, r2, #0
 8000454:	0041      	lsls	r1, r0, #1
 8000456:	fa21 f102 	lsr.w	r1, r1, r2
 800045a:	f1c2 0220 	rsb	r2, r2, #32
 800045e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000462:	ea5f 0031 	movs.w	r0, r1, rrx
 8000466:	f140 0000 	adc.w	r0, r0, #0
 800046a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800046e:	bf08      	it	eq
 8000470:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000474:	4770      	bx	lr
 8000476:	f092 0f00 	teq	r2, #0
 800047a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800047e:	bf02      	ittt	eq
 8000480:	0040      	lsleq	r0, r0, #1
 8000482:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000486:	3a01      	subeq	r2, #1
 8000488:	d0f9      	beq.n	800047e <__aeabi_fmul+0xce>
 800048a:	ea40 000c 	orr.w	r0, r0, ip
 800048e:	f093 0f00 	teq	r3, #0
 8000492:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000496:	bf02      	ittt	eq
 8000498:	0049      	lsleq	r1, r1, #1
 800049a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800049e:	3b01      	subeq	r3, #1
 80004a0:	d0f9      	beq.n	8000496 <__aeabi_fmul+0xe6>
 80004a2:	ea41 010c 	orr.w	r1, r1, ip
 80004a6:	e78f      	b.n	80003c8 <__aeabi_fmul+0x18>
 80004a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	bf18      	it	ne
 80004b2:	ea93 0f0c 	teqne	r3, ip
 80004b6:	d00a      	beq.n	80004ce <__aeabi_fmul+0x11e>
 80004b8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80004bc:	bf18      	it	ne
 80004be:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004c2:	d1d8      	bne.n	8000476 <__aeabi_fmul+0xc6>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	4770      	bx	lr
 80004ce:	f090 0f00 	teq	r0, #0
 80004d2:	bf17      	itett	ne
 80004d4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004d8:	4608      	moveq	r0, r1
 80004da:	f091 0f00 	teqne	r1, #0
 80004de:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004e2:	d014      	beq.n	800050e <__aeabi_fmul+0x15e>
 80004e4:	ea92 0f0c 	teq	r2, ip
 80004e8:	d101      	bne.n	80004ee <__aeabi_fmul+0x13e>
 80004ea:	0242      	lsls	r2, r0, #9
 80004ec:	d10f      	bne.n	800050e <__aeabi_fmul+0x15e>
 80004ee:	ea93 0f0c 	teq	r3, ip
 80004f2:	d103      	bne.n	80004fc <__aeabi_fmul+0x14c>
 80004f4:	024b      	lsls	r3, r1, #9
 80004f6:	bf18      	it	ne
 80004f8:	4608      	movne	r0, r1
 80004fa:	d108      	bne.n	800050e <__aeabi_fmul+0x15e>
 80004fc:	ea80 0001 	eor.w	r0, r0, r1
 8000500:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000504:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000508:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800050c:	4770      	bx	lr
 800050e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000512:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000516:	4770      	bx	lr

08000518 <__aeabi_drsub>:
 8000518:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800051c:	e002      	b.n	8000524 <__adddf3>
 800051e:	bf00      	nop

08000520 <__aeabi_dsub>:
 8000520:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000524 <__adddf3>:
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800052a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052e:	ea94 0f05 	teq	r4, r5
 8000532:	bf08      	it	eq
 8000534:	ea90 0f02 	teqeq	r0, r2
 8000538:	bf1f      	itttt	ne
 800053a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000542:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000546:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800054a:	f000 80e2 	beq.w	8000712 <__adddf3+0x1ee>
 800054e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000552:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000556:	bfb8      	it	lt
 8000558:	426d      	neglt	r5, r5
 800055a:	dd0c      	ble.n	8000576 <__adddf3+0x52>
 800055c:	442c      	add	r4, r5
 800055e:	ea80 0202 	eor.w	r2, r0, r2
 8000562:	ea81 0303 	eor.w	r3, r1, r3
 8000566:	ea82 0000 	eor.w	r0, r2, r0
 800056a:	ea83 0101 	eor.w	r1, r3, r1
 800056e:	ea80 0202 	eor.w	r2, r0, r2
 8000572:	ea81 0303 	eor.w	r3, r1, r3
 8000576:	2d36      	cmp	r5, #54	; 0x36
 8000578:	bf88      	it	hi
 800057a:	bd30      	pophi	{r4, r5, pc}
 800057c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000580:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000584:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000588:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x70>
 800058e:	4240      	negs	r0, r0
 8000590:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000594:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000598:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800059c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005a0:	d002      	beq.n	80005a8 <__adddf3+0x84>
 80005a2:	4252      	negs	r2, r2
 80005a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a8:	ea94 0f05 	teq	r4, r5
 80005ac:	f000 80a7 	beq.w	80006fe <__adddf3+0x1da>
 80005b0:	f1a4 0401 	sub.w	r4, r4, #1
 80005b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b8:	db0d      	blt.n	80005d6 <__adddf3+0xb2>
 80005ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005be:	fa22 f205 	lsr.w	r2, r2, r5
 80005c2:	1880      	adds	r0, r0, r2
 80005c4:	f141 0100 	adc.w	r1, r1, #0
 80005c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80005cc:	1880      	adds	r0, r0, r2
 80005ce:	fa43 f305 	asr.w	r3, r3, r5
 80005d2:	4159      	adcs	r1, r3
 80005d4:	e00e      	b.n	80005f4 <__adddf3+0xd0>
 80005d6:	f1a5 0520 	sub.w	r5, r5, #32
 80005da:	f10e 0e20 	add.w	lr, lr, #32
 80005de:	2a01      	cmp	r2, #1
 80005e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e4:	bf28      	it	cs
 80005e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005ea:	fa43 f305 	asr.w	r3, r3, r5
 80005ee:	18c0      	adds	r0, r0, r3
 80005f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f8:	d507      	bpl.n	800060a <__adddf3+0xe6>
 80005fa:	f04f 0e00 	mov.w	lr, #0
 80005fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000602:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000606:	eb6e 0101 	sbc.w	r1, lr, r1
 800060a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800060e:	d31b      	bcc.n	8000648 <__adddf3+0x124>
 8000610:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000614:	d30c      	bcc.n	8000630 <__adddf3+0x10c>
 8000616:	0849      	lsrs	r1, r1, #1
 8000618:	ea5f 0030 	movs.w	r0, r0, rrx
 800061c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000620:	f104 0401 	add.w	r4, r4, #1
 8000624:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000628:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800062c:	f080 809a 	bcs.w	8000764 <__adddf3+0x240>
 8000630:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	ea41 0105 	orr.w	r1, r1, r5
 8000646:	bd30      	pop	{r4, r5, pc}
 8000648:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800064c:	4140      	adcs	r0, r0
 800064e:	eb41 0101 	adc.w	r1, r1, r1
 8000652:	3c01      	subs	r4, #1
 8000654:	bf28      	it	cs
 8000656:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800065a:	d2e9      	bcs.n	8000630 <__adddf3+0x10c>
 800065c:	f091 0f00 	teq	r1, #0
 8000660:	bf04      	itt	eq
 8000662:	4601      	moveq	r1, r0
 8000664:	2000      	moveq	r0, #0
 8000666:	fab1 f381 	clz	r3, r1
 800066a:	bf08      	it	eq
 800066c:	3320      	addeq	r3, #32
 800066e:	f1a3 030b 	sub.w	r3, r3, #11
 8000672:	f1b3 0220 	subs.w	r2, r3, #32
 8000676:	da0c      	bge.n	8000692 <__adddf3+0x16e>
 8000678:	320c      	adds	r2, #12
 800067a:	dd08      	ble.n	800068e <__adddf3+0x16a>
 800067c:	f102 0c14 	add.w	ip, r2, #20
 8000680:	f1c2 020c 	rsb	r2, r2, #12
 8000684:	fa01 f00c 	lsl.w	r0, r1, ip
 8000688:	fa21 f102 	lsr.w	r1, r1, r2
 800068c:	e00c      	b.n	80006a8 <__adddf3+0x184>
 800068e:	f102 0214 	add.w	r2, r2, #20
 8000692:	bfd8      	it	le
 8000694:	f1c2 0c20 	rsble	ip, r2, #32
 8000698:	fa01 f102 	lsl.w	r1, r1, r2
 800069c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006a0:	bfdc      	itt	le
 80006a2:	ea41 010c 	orrle.w	r1, r1, ip
 80006a6:	4090      	lslle	r0, r2
 80006a8:	1ae4      	subs	r4, r4, r3
 80006aa:	bfa2      	ittt	ge
 80006ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006b0:	4329      	orrge	r1, r5
 80006b2:	bd30      	popge	{r4, r5, pc}
 80006b4:	ea6f 0404 	mvn.w	r4, r4
 80006b8:	3c1f      	subs	r4, #31
 80006ba:	da1c      	bge.n	80006f6 <__adddf3+0x1d2>
 80006bc:	340c      	adds	r4, #12
 80006be:	dc0e      	bgt.n	80006de <__adddf3+0x1ba>
 80006c0:	f104 0414 	add.w	r4, r4, #20
 80006c4:	f1c4 0220 	rsb	r2, r4, #32
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f302 	lsl.w	r3, r1, r2
 80006d0:	ea40 0003 	orr.w	r0, r0, r3
 80006d4:	fa21 f304 	lsr.w	r3, r1, r4
 80006d8:	ea45 0103 	orr.w	r1, r5, r3
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	f1c4 040c 	rsb	r4, r4, #12
 80006e2:	f1c4 0220 	rsb	r2, r4, #32
 80006e6:	fa20 f002 	lsr.w	r0, r0, r2
 80006ea:	fa01 f304 	lsl.w	r3, r1, r4
 80006ee:	ea40 0003 	orr.w	r0, r0, r3
 80006f2:	4629      	mov	r1, r5
 80006f4:	bd30      	pop	{r4, r5, pc}
 80006f6:	fa21 f004 	lsr.w	r0, r1, r4
 80006fa:	4629      	mov	r1, r5
 80006fc:	bd30      	pop	{r4, r5, pc}
 80006fe:	f094 0f00 	teq	r4, #0
 8000702:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000706:	bf06      	itte	eq
 8000708:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800070c:	3401      	addeq	r4, #1
 800070e:	3d01      	subne	r5, #1
 8000710:	e74e      	b.n	80005b0 <__adddf3+0x8c>
 8000712:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000716:	bf18      	it	ne
 8000718:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800071c:	d029      	beq.n	8000772 <__adddf3+0x24e>
 800071e:	ea94 0f05 	teq	r4, r5
 8000722:	bf08      	it	eq
 8000724:	ea90 0f02 	teqeq	r0, r2
 8000728:	d005      	beq.n	8000736 <__adddf3+0x212>
 800072a:	ea54 0c00 	orrs.w	ip, r4, r0
 800072e:	bf04      	itt	eq
 8000730:	4619      	moveq	r1, r3
 8000732:	4610      	moveq	r0, r2
 8000734:	bd30      	pop	{r4, r5, pc}
 8000736:	ea91 0f03 	teq	r1, r3
 800073a:	bf1e      	ittt	ne
 800073c:	2100      	movne	r1, #0
 800073e:	2000      	movne	r0, #0
 8000740:	bd30      	popne	{r4, r5, pc}
 8000742:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000746:	d105      	bne.n	8000754 <__adddf3+0x230>
 8000748:	0040      	lsls	r0, r0, #1
 800074a:	4149      	adcs	r1, r1
 800074c:	bf28      	it	cs
 800074e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000752:	bd30      	pop	{r4, r5, pc}
 8000754:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000758:	bf3c      	itt	cc
 800075a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800075e:	bd30      	popcc	{r4, r5, pc}
 8000760:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000764:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000768:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800076c:	f04f 0000 	mov.w	r0, #0
 8000770:	bd30      	pop	{r4, r5, pc}
 8000772:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000776:	bf1a      	itte	ne
 8000778:	4619      	movne	r1, r3
 800077a:	4610      	movne	r0, r2
 800077c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000780:	bf1c      	itt	ne
 8000782:	460b      	movne	r3, r1
 8000784:	4602      	movne	r2, r0
 8000786:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800078a:	bf06      	itte	eq
 800078c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000790:	ea91 0f03 	teqeq	r1, r3
 8000794:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000798:	bd30      	pop	{r4, r5, pc}
 800079a:	bf00      	nop

0800079c <__aeabi_ui2d>:
 800079c:	f090 0f00 	teq	r0, #0
 80007a0:	bf04      	itt	eq
 80007a2:	2100      	moveq	r1, #0
 80007a4:	4770      	bxeq	lr
 80007a6:	b530      	push	{r4, r5, lr}
 80007a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007b0:	f04f 0500 	mov.w	r5, #0
 80007b4:	f04f 0100 	mov.w	r1, #0
 80007b8:	e750      	b.n	800065c <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_i2d>:
 80007bc:	f090 0f00 	teq	r0, #0
 80007c0:	bf04      	itt	eq
 80007c2:	2100      	moveq	r1, #0
 80007c4:	4770      	bxeq	lr
 80007c6:	b530      	push	{r4, r5, lr}
 80007c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007d4:	bf48      	it	mi
 80007d6:	4240      	negmi	r0, r0
 80007d8:	f04f 0100 	mov.w	r1, #0
 80007dc:	e73e      	b.n	800065c <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_f2d>:
 80007e0:	0042      	lsls	r2, r0, #1
 80007e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80007ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ee:	bf1f      	itttt	ne
 80007f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007fc:	4770      	bxne	lr
 80007fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000802:	bf08      	it	eq
 8000804:	4770      	bxeq	lr
 8000806:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800080a:	bf04      	itt	eq
 800080c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000810:	4770      	bxeq	lr
 8000812:	b530      	push	{r4, r5, lr}
 8000814:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000818:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800081c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000820:	e71c      	b.n	800065c <__adddf3+0x138>
 8000822:	bf00      	nop

08000824 <__aeabi_ul2d>:
 8000824:	ea50 0201 	orrs.w	r2, r0, r1
 8000828:	bf08      	it	eq
 800082a:	4770      	bxeq	lr
 800082c:	b530      	push	{r4, r5, lr}
 800082e:	f04f 0500 	mov.w	r5, #0
 8000832:	e00a      	b.n	800084a <__aeabi_l2d+0x16>

08000834 <__aeabi_l2d>:
 8000834:	ea50 0201 	orrs.w	r2, r0, r1
 8000838:	bf08      	it	eq
 800083a:	4770      	bxeq	lr
 800083c:	b530      	push	{r4, r5, lr}
 800083e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000842:	d502      	bpl.n	800084a <__aeabi_l2d+0x16>
 8000844:	4240      	negs	r0, r0
 8000846:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800084a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800084e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000852:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000856:	f43f aed8 	beq.w	800060a <__adddf3+0xe6>
 800085a:	f04f 0203 	mov.w	r2, #3
 800085e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000862:	bf18      	it	ne
 8000864:	3203      	addne	r2, #3
 8000866:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800086a:	bf18      	it	ne
 800086c:	3203      	addne	r2, #3
 800086e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000872:	f1c2 0320 	rsb	r3, r2, #32
 8000876:	fa00 fc03 	lsl.w	ip, r0, r3
 800087a:	fa20 f002 	lsr.w	r0, r0, r2
 800087e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000882:	ea40 000e 	orr.w	r0, r0, lr
 8000886:	fa21 f102 	lsr.w	r1, r1, r2
 800088a:	4414      	add	r4, r2
 800088c:	e6bd      	b.n	800060a <__adddf3+0xe6>
 800088e:	bf00      	nop

08000890 <__aeabi_d2f>:
 8000890:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000894:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000898:	bf24      	itt	cs
 800089a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800089e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008a2:	d90d      	bls.n	80008c0 <__aeabi_d2f+0x30>
 80008a4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80008a8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008ac:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008b0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80008b4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008b8:	bf08      	it	eq
 80008ba:	f020 0001 	biceq.w	r0, r0, #1
 80008be:	4770      	bx	lr
 80008c0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80008c4:	d121      	bne.n	800090a <__aeabi_d2f+0x7a>
 80008c6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80008ca:	bfbc      	itt	lt
 80008cc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80008d0:	4770      	bxlt	lr
 80008d2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008d6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008da:	f1c2 0218 	rsb	r2, r2, #24
 80008de:	f1c2 0c20 	rsb	ip, r2, #32
 80008e2:	fa10 f30c 	lsls.w	r3, r0, ip
 80008e6:	fa20 f002 	lsr.w	r0, r0, r2
 80008ea:	bf18      	it	ne
 80008ec:	f040 0001 	orrne.w	r0, r0, #1
 80008f0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008f4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008f8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008fc:	ea40 000c 	orr.w	r0, r0, ip
 8000900:	fa23 f302 	lsr.w	r3, r3, r2
 8000904:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000908:	e7cc      	b.n	80008a4 <__aeabi_d2f+0x14>
 800090a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800090e:	d107      	bne.n	8000920 <__aeabi_d2f+0x90>
 8000910:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000914:	bf1e      	ittt	ne
 8000916:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800091a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800091e:	4770      	bxne	lr
 8000920:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000924:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000928:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop

08000930 <__aeabi_f2uiz>:
 8000930:	0042      	lsls	r2, r0, #1
 8000932:	d20e      	bcs.n	8000952 <__aeabi_f2uiz+0x22>
 8000934:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000938:	d30b      	bcc.n	8000952 <__aeabi_f2uiz+0x22>
 800093a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800093e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000942:	d409      	bmi.n	8000958 <__aeabi_f2uiz+0x28>
 8000944:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000948:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800094c:	fa23 f002 	lsr.w	r0, r3, r2
 8000950:	4770      	bx	lr
 8000952:	f04f 0000 	mov.w	r0, #0
 8000956:	4770      	bx	lr
 8000958:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800095c:	d101      	bne.n	8000962 <__aeabi_f2uiz+0x32>
 800095e:	0242      	lsls	r2, r0, #9
 8000960:	d102      	bne.n	8000968 <__aeabi_f2uiz+0x38>
 8000962:	f04f 30ff 	mov.w	r0, #4294967295
 8000966:	4770      	bx	lr
 8000968:	f04f 0000 	mov.w	r0, #0
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop

08000970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000970:	b590      	push	{r4, r7, lr}
 8000972:	b089      	sub	sp, #36	; 0x24
 8000974:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000976:	f000 fb01 	bl	8000f7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800097a:	f000 f89f 	bl	8000abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800097e:	f000 f937 	bl	8000bf0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000982:	f000 f90b 	bl	8000b9c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000986:	f000 f8db 	bl	8000b40 <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Tell TMP12 that we want to read from the temperature register
	  buffer[0] = REG_TEMP;
 800098a:	2300      	movs	r3, #0
 800098c:	713b      	strb	r3, [r7, #4]
	  ret = HAL_I2C_Master_Transmit(&hi2c1, TMP102_ADDR, buffer, 1, HAL_MAX_DELAY);
 800098e:	2390      	movs	r3, #144	; 0x90
 8000990:	b299      	uxth	r1, r3
 8000992:	1d3a      	adds	r2, r7, #4
 8000994:	f04f 33ff 	mov.w	r3, #4294967295
 8000998:	9300      	str	r3, [sp, #0]
 800099a:	2301      	movs	r3, #1
 800099c:	483f      	ldr	r0, [pc, #252]	; (8000a9c <main+0x12c>)
 800099e:	f000 ff83 	bl	80018a8 <HAL_I2C_Master_Transmit>
 80009a2:	4603      	mov	r3, r0
 80009a4:	757b      	strb	r3, [r7, #21]
	  if(ret != HAL_OK)
 80009a6:	7d7b      	ldrb	r3, [r7, #21]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d008      	beq.n	80009be <main+0x4e>
		  strcpy((char*)buffer, "Error Tx\r\n");
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	4a3c      	ldr	r2, [pc, #240]	; (8000aa0 <main+0x130>)
 80009b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80009b2:	c303      	stmia	r3!, {r0, r1}
 80009b4:	801a      	strh	r2, [r3, #0]
 80009b6:	3302      	adds	r3, #2
 80009b8:	0c12      	lsrs	r2, r2, #16
 80009ba:	701a      	strb	r2, [r3, #0]
 80009bc:	e05c      	b.n	8000a78 <main+0x108>
	  else {
		  // Read 2 bytes from the temperature register
		  ret = HAL_I2C_Master_Receive(&hi2c1, TMP102_ADDR, buffer, 2, HAL_MAX_DELAY);
 80009be:	2390      	movs	r3, #144	; 0x90
 80009c0:	b299      	uxth	r1, r3
 80009c2:	1d3a      	adds	r2, r7, #4
 80009c4:	f04f 33ff 	mov.w	r3, #4294967295
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2302      	movs	r3, #2
 80009cc:	4833      	ldr	r0, [pc, #204]	; (8000a9c <main+0x12c>)
 80009ce:	f001 f869 	bl	8001aa4 <HAL_I2C_Master_Receive>
 80009d2:	4603      	mov	r3, r0
 80009d4:	757b      	strb	r3, [r7, #21]
		  if(ret != HAL_OK)
 80009d6:	7d7b      	ldrb	r3, [r7, #21]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d008      	beq.n	80009ee <main+0x7e>
			  strcpy((char*)buffer, "Error Rx\r\n");
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	4a31      	ldr	r2, [pc, #196]	; (8000aa4 <main+0x134>)
 80009e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80009e2:	c303      	stmia	r3!, {r0, r1}
 80009e4:	801a      	strh	r2, [r3, #0]
 80009e6:	3302      	adds	r3, #2
 80009e8:	0c12      	lsrs	r2, r2, #16
 80009ea:	701a      	strb	r2, [r3, #0]
 80009ec:	e044      	b.n	8000a78 <main+0x108>
		  else {
			  // Combine the bytes
			  val = ((int16_t)buffer[0] << 4) | (buffer[1] >> 4);
 80009ee:	793b      	ldrb	r3, [r7, #4]
 80009f0:	011b      	lsls	r3, r3, #4
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	797b      	ldrb	r3, [r7, #5]
 80009f6:	091b      	lsrs	r3, r3, #4
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	b21b      	sxth	r3, r3
 80009fc:	4313      	orrs	r3, r2
 80009fe:	82fb      	strh	r3, [r7, #22]

			  // Convert to 2's complement, since temperature can be negative
			  if(val > 0x7FF)
 8000a00:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000a04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000a08:	db05      	blt.n	8000a16 <main+0xa6>
				  val |= 0xF000;
 8000a0a:	8afb      	ldrh	r3, [r7, #22]
 8000a0c:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8000a10:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8000a14:	82fb      	strh	r3, [r7, #22]

			  // Convert to float temperature value (Celsius)
			  temp_c = val * 0.0625;
 8000a16:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fece 	bl	80007bc <__aeabi_i2d>
 8000a20:	f04f 0200 	mov.w	r2, #0
 8000a24:	4b20      	ldr	r3, [pc, #128]	; (8000aa8 <main+0x138>)
 8000a26:	f7ff fb99 	bl	800015c <__aeabi_dmul>
 8000a2a:	4602      	mov	r2, r0
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	f7ff ff2d 	bl	8000890 <__aeabi_d2f>
 8000a36:	4603      	mov	r3, r0
 8000a38:	613b      	str	r3, [r7, #16]

			  // Convert temperature to decimal format
			  temp_c *= 100;
 8000a3a:	491c      	ldr	r1, [pc, #112]	; (8000aac <main+0x13c>)
 8000a3c:	6938      	ldr	r0, [r7, #16]
 8000a3e:	f7ff fcb7 	bl	80003b0 <__aeabi_fmul>
 8000a42:	4603      	mov	r3, r0
 8000a44:	613b      	str	r3, [r7, #16]
			  sprintf((char*)buffer, "%u.%02u C\r\n", ((unsigned int)temp_c / 100), ((unsigned int)temp_c % 100));
 8000a46:	6938      	ldr	r0, [r7, #16]
 8000a48:	f7ff ff72 	bl	8000930 <__aeabi_f2uiz>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4a18      	ldr	r2, [pc, #96]	; (8000ab0 <main+0x140>)
 8000a50:	fba2 2303 	umull	r2, r3, r2, r3
 8000a54:	095c      	lsrs	r4, r3, #5
 8000a56:	6938      	ldr	r0, [r7, #16]
 8000a58:	f7ff ff6a 	bl	8000930 <__aeabi_f2uiz>
 8000a5c:	4602      	mov	r2, r0
 8000a5e:	4b14      	ldr	r3, [pc, #80]	; (8000ab0 <main+0x140>)
 8000a60:	fba3 1302 	umull	r1, r3, r3, r2
 8000a64:	095b      	lsrs	r3, r3, #5
 8000a66:	2164      	movs	r1, #100	; 0x64
 8000a68:	fb01 f303 	mul.w	r3, r1, r3
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	1d38      	adds	r0, r7, #4
 8000a70:	4622      	mov	r2, r4
 8000a72:	4910      	ldr	r1, [pc, #64]	; (8000ab4 <main+0x144>)
 8000a74:	f002 fba6 	bl	80031c4 <siprintf>
			  }
		  }
  // Send out buffer(temperature or error message)
	  HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fb66 	bl	800014c <strlen>
 8000a80:	4603      	mov	r3, r0
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	1d39      	adds	r1, r7, #4
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8a:	480b      	ldr	r0, [pc, #44]	; (8000ab8 <main+0x148>)
 8000a8c:	f002 f9fd 	bl	8002e8a <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000a90:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a94:	f000 fad4 	bl	8001040 <HAL_Delay>
	  buffer[0] = REG_TEMP;
 8000a98:	e777      	b.n	800098a <main+0x1a>
 8000a9a:	bf00      	nop
 8000a9c:	2000008c 	.word	0x2000008c
 8000aa0:	08003ad0 	.word	0x08003ad0
 8000aa4:	08003adc 	.word	0x08003adc
 8000aa8:	3fb00000 	.word	0x3fb00000
 8000aac:	42c80000 	.word	0x42c80000
 8000ab0:	51eb851f 	.word	0x51eb851f
 8000ab4:	08003ae8 	.word	0x08003ae8
 8000ab8:	200000e0 	.word	0x200000e0

08000abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b090      	sub	sp, #64	; 0x40
 8000ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac2:	f107 0318 	add.w	r3, r7, #24
 8000ac6:	2228      	movs	r2, #40	; 0x28
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f002 fb72 	bl	80031b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ae6:	2310      	movs	r3, #16
 8000ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aea:	2302      	movs	r3, #2
 8000aec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000aee:	2300      	movs	r3, #0
 8000af0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000af2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af8:	f107 0318 	add.w	r3, r7, #24
 8000afc:	4618      	mov	r0, r3
 8000afe:	f001 fd5d 	bl	80025bc <HAL_RCC_OscConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000b08:	f000 f8e0 	bl	8000ccc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b10:	2302      	movs	r3, #2
 8000b12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2102      	movs	r1, #2
 8000b26:	4618      	mov	r0, r3
 8000b28:	f001 ffca 	bl	8002ac0 <HAL_RCC_ClockConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000b32:	f000 f8cb 	bl	8000ccc <Error_Handler>
  }
}
 8000b36:	bf00      	nop
 8000b38:	3740      	adds	r7, #64	; 0x40
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b44:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b46:	4a13      	ldr	r2, [pc, #76]	; (8000b94 <MX_I2C1_Init+0x54>)
 8000b48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b4c:	4a12      	ldr	r2, [pc, #72]	; (8000b98 <MX_I2C1_Init+0x58>)
 8000b4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b64:	4b0a      	ldr	r3, [pc, #40]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b6a:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b76:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b7c:	4804      	ldr	r0, [pc, #16]	; (8000b90 <MX_I2C1_Init+0x50>)
 8000b7e:	f000 fd4f 	bl	8001620 <HAL_I2C_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b88:	f000 f8a0 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	2000008c 	.word	0x2000008c
 8000b94:	40005400 	.word	0x40005400
 8000b98:	000186a0 	.word	0x000186a0

08000b9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	; (8000bec <MX_USART2_UART_Init+0x50>)
 8000ba4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000ba8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	; (8000be8 <MX_USART2_UART_Init+0x4c>)
 8000bd4:	f002 f90c 	bl	8002df0 <HAL_UART_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bde:	f000 f875 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	200000e0 	.word	0x200000e0
 8000bec:	40004400 	.word	0x40004400

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	f107 0310 	add.w	r3, r7, #16
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c04:	4b2d      	ldr	r3, [pc, #180]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a2c      	ldr	r2, [pc, #176]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c0a:	f043 0310 	orr.w	r3, r3, #16
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b2a      	ldr	r3, [pc, #168]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f003 0310 	and.w	r3, r3, #16
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1c:	4b27      	ldr	r3, [pc, #156]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	4a26      	ldr	r2, [pc, #152]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c22:	f043 0320 	orr.w	r3, r3, #32
 8000c26:	6193      	str	r3, [r2, #24]
 8000c28:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	f003 0320 	and.w	r3, r3, #32
 8000c30:	60bb      	str	r3, [r7, #8]
 8000c32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c34:	4b21      	ldr	r3, [pc, #132]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a20      	ldr	r2, [pc, #128]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c3a:	f043 0304 	orr.w	r3, r3, #4
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f003 0304 	and.w	r3, r3, #4
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a1a      	ldr	r2, [pc, #104]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c52:	f043 0308 	orr.w	r3, r3, #8
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <MX_GPIO_Init+0xcc>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0308 	and.w	r3, r3, #8
 8000c60:	603b      	str	r3, [r7, #0]
 8000c62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	2120      	movs	r1, #32
 8000c68:	4815      	ldr	r0, [pc, #84]	; (8000cc0 <MX_GPIO_Init+0xd0>)
 8000c6a:	f000 fc9f 	bl	80015ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c74:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <MX_GPIO_Init+0xd4>)
 8000c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c7c:	f107 0310 	add.w	r3, r7, #16
 8000c80:	4619      	mov	r1, r3
 8000c82:	4811      	ldr	r0, [pc, #68]	; (8000cc8 <MX_GPIO_Init+0xd8>)
 8000c84:	f000 fb0e 	bl	80012a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c88:	2320      	movs	r3, #32
 8000c8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2302      	movs	r3, #2
 8000c96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c98:	f107 0310 	add.w	r3, r7, #16
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4808      	ldr	r0, [pc, #32]	; (8000cc0 <MX_GPIO_Init+0xd0>)
 8000ca0:	f000 fb00 	bl	80012a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	2028      	movs	r0, #40	; 0x28
 8000caa:	f000 fac4 	bl	8001236 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cae:	2028      	movs	r0, #40	; 0x28
 8000cb0:	f000 fadd 	bl	800126e <HAL_NVIC_EnableIRQ>

}
 8000cb4:	bf00      	nop
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40010800 	.word	0x40010800
 8000cc4:	10110000 	.word	0x10110000
 8000cc8:	40011000 	.word	0x40011000

08000ccc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd0:	b672      	cpsid	i
}
 8000cd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <Error_Handler+0x8>
	...

08000cd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cde:	4b15      	ldr	r3, [pc, #84]	; (8000d34 <HAL_MspInit+0x5c>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	4a14      	ldr	r2, [pc, #80]	; (8000d34 <HAL_MspInit+0x5c>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6193      	str	r3, [r2, #24]
 8000cea:	4b12      	ldr	r3, [pc, #72]	; (8000d34 <HAL_MspInit+0x5c>)
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <HAL_MspInit+0x5c>)
 8000cf8:	69db      	ldr	r3, [r3, #28]
 8000cfa:	4a0e      	ldr	r2, [pc, #56]	; (8000d34 <HAL_MspInit+0x5c>)
 8000cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d00:	61d3      	str	r3, [r2, #28]
 8000d02:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <HAL_MspInit+0x5c>)
 8000d04:	69db      	ldr	r3, [r3, #28]
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <HAL_MspInit+0x60>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	4a04      	ldr	r2, [pc, #16]	; (8000d38 <HAL_MspInit+0x60>)
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	3714      	adds	r7, #20
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bc80      	pop	{r7}
 8000d32:	4770      	bx	lr
 8000d34:	40021000 	.word	0x40021000
 8000d38:	40010000 	.word	0x40010000

08000d3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08a      	sub	sp, #40	; 0x28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a1d      	ldr	r2, [pc, #116]	; (8000dcc <HAL_I2C_MspInit+0x90>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d132      	bne.n	8000dc2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5c:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <HAL_I2C_MspInit+0x94>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a1b      	ldr	r2, [pc, #108]	; (8000dd0 <HAL_I2C_MspInit+0x94>)
 8000d62:	f043 0308 	orr.w	r3, r3, #8
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b19      	ldr	r3, [pc, #100]	; (8000dd0 <HAL_I2C_MspInit+0x94>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0308 	and.w	r3, r3, #8
 8000d70:	613b      	str	r3, [r7, #16]
 8000d72:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d74:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d7a:	2312      	movs	r3, #18
 8000d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d82:	f107 0314 	add.w	r3, r7, #20
 8000d86:	4619      	mov	r1, r3
 8000d88:	4812      	ldr	r0, [pc, #72]	; (8000dd4 <HAL_I2C_MspInit+0x98>)
 8000d8a:	f000 fa8b 	bl	80012a4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000d8e:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <HAL_I2C_MspInit+0x9c>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	627b      	str	r3, [r7, #36]	; 0x24
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000d9a:	627b      	str	r3, [r7, #36]	; 0x24
 8000d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9e:	f043 0302 	orr.w	r3, r3, #2
 8000da2:	627b      	str	r3, [r7, #36]	; 0x24
 8000da4:	4a0c      	ldr	r2, [pc, #48]	; (8000dd8 <HAL_I2C_MspInit+0x9c>)
 8000da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <HAL_I2C_MspInit+0x94>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a08      	ldr	r2, [pc, #32]	; (8000dd0 <HAL_I2C_MspInit+0x94>)
 8000db0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000db4:	61d3      	str	r3, [r2, #28]
 8000db6:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <HAL_I2C_MspInit+0x94>)
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000dc2:	bf00      	nop
 8000dc4:	3728      	adds	r7, #40	; 0x28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40005400 	.word	0x40005400
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	40010c00 	.word	0x40010c00
 8000dd8:	40010000 	.word	0x40010000

08000ddc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0310 	add.w	r3, r7, #16
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a15      	ldr	r2, [pc, #84]	; (8000e4c <HAL_UART_MspInit+0x70>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d123      	bne.n	8000e44 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dfc:	4b14      	ldr	r3, [pc, #80]	; (8000e50 <HAL_UART_MspInit+0x74>)
 8000dfe:	69db      	ldr	r3, [r3, #28]
 8000e00:	4a13      	ldr	r2, [pc, #76]	; (8000e50 <HAL_UART_MspInit+0x74>)
 8000e02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e06:	61d3      	str	r3, [r2, #28]
 8000e08:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <HAL_UART_MspInit+0x74>)
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_UART_MspInit+0x74>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	4a0d      	ldr	r2, [pc, #52]	; (8000e50 <HAL_UART_MspInit+0x74>)
 8000e1a:	f043 0304 	orr.w	r3, r3, #4
 8000e1e:	6193      	str	r3, [r2, #24]
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_UART_MspInit+0x74>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e2c:	230c      	movs	r3, #12
 8000e2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	2302      	movs	r3, #2
 8000e36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4805      	ldr	r0, [pc, #20]	; (8000e54 <HAL_UART_MspInit+0x78>)
 8000e40:	f000 fa30 	bl	80012a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e44:	bf00      	nop
 8000e46:	3720      	adds	r7, #32
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40004400 	.word	0x40004400
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40010800 	.word	0x40010800

08000e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <NMI_Handler+0x4>

08000e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e62:	e7fe      	b.n	8000e62 <HardFault_Handler+0x4>

08000e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e68:	e7fe      	b.n	8000e68 <MemManage_Handler+0x4>

08000e6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6e:	e7fe      	b.n	8000e6e <BusFault_Handler+0x4>

08000e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e74:	e7fe      	b.n	8000e74 <UsageFault_Handler+0x4>

08000e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e76:	b480      	push	{r7}
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr

08000e82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e82:	b480      	push	{r7}
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bc80      	pop	{r7}
 8000e8c:	4770      	bx	lr

08000e8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bc80      	pop	{r7}
 8000e98:	4770      	bx	lr

08000e9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e9e:	f000 f8b3 	bl	8001008 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000eaa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000eae:	f000 fb95 	bl	80015dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec0:	4a14      	ldr	r2, [pc, #80]	; (8000f14 <_sbrk+0x5c>)
 8000ec2:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <_sbrk+0x60>)
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ecc:	4b13      	ldr	r3, [pc, #76]	; (8000f1c <_sbrk+0x64>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed4:	4b11      	ldr	r3, [pc, #68]	; (8000f1c <_sbrk+0x64>)
 8000ed6:	4a12      	ldr	r2, [pc, #72]	; (8000f20 <_sbrk+0x68>)
 8000ed8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eda:	4b10      	ldr	r3, [pc, #64]	; (8000f1c <_sbrk+0x64>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d207      	bcs.n	8000ef8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee8:	f002 f93a 	bl	8003160 <__errno>
 8000eec:	4603      	mov	r3, r0
 8000eee:	220c      	movs	r2, #12
 8000ef0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef6:	e009      	b.n	8000f0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef8:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <_sbrk+0x64>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000efe:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <_sbrk+0x64>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	4a05      	ldr	r2, [pc, #20]	; (8000f1c <_sbrk+0x64>)
 8000f08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20005000 	.word	0x20005000
 8000f18:	00000400 	.word	0x00000400
 8000f1c:	20000124 	.word	0x20000124
 8000f20:	20000140 	.word	0x20000140

08000f24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bc80      	pop	{r7}
 8000f2e:	4770      	bx	lr

08000f30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f30:	480c      	ldr	r0, [pc, #48]	; (8000f64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f32:	490d      	ldr	r1, [pc, #52]	; (8000f68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f34:	4a0d      	ldr	r2, [pc, #52]	; (8000f6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f38:	e002      	b.n	8000f40 <LoopCopyDataInit>

08000f3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f3e:	3304      	adds	r3, #4

08000f40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f44:	d3f9      	bcc.n	8000f3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f46:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f48:	4c0a      	ldr	r4, [pc, #40]	; (8000f74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f4c:	e001      	b.n	8000f52 <LoopFillZerobss>

08000f4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f50:	3204      	adds	r2, #4

08000f52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f54:	d3fb      	bcc.n	8000f4e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f56:	f7ff ffe5 	bl	8000f24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f5a:	f002 f907 	bl	800316c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f5e:	f7ff fd07 	bl	8000970 <main>
  bx lr
 8000f62:	4770      	bx	lr
  ldr r0, =_sdata
 8000f64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f68:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f6c:	08003b58 	.word	0x08003b58
  ldr r2, =_sbss
 8000f70:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f74:	2000013c 	.word	0x2000013c

08000f78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f78:	e7fe      	b.n	8000f78 <ADC1_2_IRQHandler>
	...

08000f7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f80:	4b08      	ldr	r3, [pc, #32]	; (8000fa4 <HAL_Init+0x28>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a07      	ldr	r2, [pc, #28]	; (8000fa4 <HAL_Init+0x28>)
 8000f86:	f043 0310 	orr.w	r3, r3, #16
 8000f8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	f000 f947 	bl	8001220 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f92:	2000      	movs	r0, #0
 8000f94:	f000 f808 	bl	8000fa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f98:	f7ff fe9e 	bl	8000cd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40022000 	.word	0x40022000

08000fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <HAL_InitTick+0x54>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	4b12      	ldr	r3, [pc, #72]	; (8001000 <HAL_InitTick+0x58>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 f95f 	bl	800128a <HAL_SYSTICK_Config>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e00e      	b.n	8000ff4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2b0f      	cmp	r3, #15
 8000fda:	d80a      	bhi.n	8000ff2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	6879      	ldr	r1, [r7, #4]
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe4:	f000 f927 	bl	8001236 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fe8:	4a06      	ldr	r2, [pc, #24]	; (8001004 <HAL_InitTick+0x5c>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	e000      	b.n	8000ff4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000000 	.word	0x20000000
 8001000:	20000008 	.word	0x20000008
 8001004:	20000004 	.word	0x20000004

08001008 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <HAL_IncTick+0x1c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	461a      	mov	r2, r3
 8001012:	4b05      	ldr	r3, [pc, #20]	; (8001028 <HAL_IncTick+0x20>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4413      	add	r3, r2
 8001018:	4a03      	ldr	r2, [pc, #12]	; (8001028 <HAL_IncTick+0x20>)
 800101a:	6013      	str	r3, [r2, #0]
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	20000008 	.word	0x20000008
 8001028:	20000128 	.word	0x20000128

0800102c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  return uwTick;
 8001030:	4b02      	ldr	r3, [pc, #8]	; (800103c <HAL_GetTick+0x10>)
 8001032:	681b      	ldr	r3, [r3, #0]
}
 8001034:	4618      	mov	r0, r3
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr
 800103c:	20000128 	.word	0x20000128

08001040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001048:	f7ff fff0 	bl	800102c <HAL_GetTick>
 800104c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001058:	d005      	beq.n	8001066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800105a:	4b0a      	ldr	r3, [pc, #40]	; (8001084 <HAL_Delay+0x44>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	461a      	mov	r2, r3
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	4413      	add	r3, r2
 8001064:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001066:	bf00      	nop
 8001068:	f7ff ffe0 	bl	800102c <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	429a      	cmp	r2, r3
 8001076:	d8f7      	bhi.n	8001068 <HAL_Delay+0x28>
  {
  }
}
 8001078:	bf00      	nop
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000008 	.word	0x20000008

08001088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001098:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <__NVIC_SetPriorityGrouping+0x44>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800109e:	68ba      	ldr	r2, [r7, #8]
 80010a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010a4:	4013      	ands	r3, r2
 80010a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ba:	4a04      	ldr	r2, [pc, #16]	; (80010cc <__NVIC_SetPriorityGrouping+0x44>)
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	60d3      	str	r3, [r2, #12]
}
 80010c0:	bf00      	nop
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bc80      	pop	{r7}
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <__NVIC_GetPriorityGrouping+0x18>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	0a1b      	lsrs	r3, r3, #8
 80010da:	f003 0307 	and.w	r3, r3, #7
}
 80010de:	4618      	mov	r0, r3
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	db0b      	blt.n	8001116 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	f003 021f 	and.w	r2, r3, #31
 8001104:	4906      	ldr	r1, [pc, #24]	; (8001120 <__NVIC_EnableIRQ+0x34>)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	095b      	lsrs	r3, r3, #5
 800110c:	2001      	movs	r0, #1
 800110e:	fa00 f202 	lsl.w	r2, r0, r2
 8001112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	e000e100 	.word	0xe000e100

08001124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	2b00      	cmp	r3, #0
 8001136:	db0a      	blt.n	800114e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	b2da      	uxtb	r2, r3
 800113c:	490c      	ldr	r1, [pc, #48]	; (8001170 <__NVIC_SetPriority+0x4c>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	0112      	lsls	r2, r2, #4
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	440b      	add	r3, r1
 8001148:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800114c:	e00a      	b.n	8001164 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4908      	ldr	r1, [pc, #32]	; (8001174 <__NVIC_SetPriority+0x50>)
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	f003 030f 	and.w	r3, r3, #15
 800115a:	3b04      	subs	r3, #4
 800115c:	0112      	lsls	r2, r2, #4
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	440b      	add	r3, r1
 8001162:	761a      	strb	r2, [r3, #24]
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	bc80      	pop	{r7}
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	e000e100 	.word	0xe000e100
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001178:	b480      	push	{r7}
 800117a:	b089      	sub	sp, #36	; 0x24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f1c3 0307 	rsb	r3, r3, #7
 8001192:	2b04      	cmp	r3, #4
 8001194:	bf28      	it	cs
 8001196:	2304      	movcs	r3, #4
 8001198:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	3304      	adds	r3, #4
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d902      	bls.n	80011a8 <NVIC_EncodePriority+0x30>
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3b03      	subs	r3, #3
 80011a6:	e000      	b.n	80011aa <NVIC_EncodePriority+0x32>
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ac:	f04f 32ff 	mov.w	r2, #4294967295
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43da      	mvns	r2, r3
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	401a      	ands	r2, r3
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c0:	f04f 31ff 	mov.w	r1, #4294967295
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	43d9      	mvns	r1, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d0:	4313      	orrs	r3, r2
         );
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3724      	adds	r7, #36	; 0x24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr

080011dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011ec:	d301      	bcc.n	80011f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ee:	2301      	movs	r3, #1
 80011f0:	e00f      	b.n	8001212 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f2:	4a0a      	ldr	r2, [pc, #40]	; (800121c <SysTick_Config+0x40>)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011fa:	210f      	movs	r1, #15
 80011fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001200:	f7ff ff90 	bl	8001124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001204:	4b05      	ldr	r3, [pc, #20]	; (800121c <SysTick_Config+0x40>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800120a:	4b04      	ldr	r3, [pc, #16]	; (800121c <SysTick_Config+0x40>)
 800120c:	2207      	movs	r2, #7
 800120e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	e000e010 	.word	0xe000e010

08001220 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7ff ff2d 	bl	8001088 <__NVIC_SetPriorityGrouping>
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001236:	b580      	push	{r7, lr}
 8001238:	b086      	sub	sp, #24
 800123a:	af00      	add	r7, sp, #0
 800123c:	4603      	mov	r3, r0
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	607a      	str	r2, [r7, #4]
 8001242:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001248:	f7ff ff42 	bl	80010d0 <__NVIC_GetPriorityGrouping>
 800124c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	6978      	ldr	r0, [r7, #20]
 8001254:	f7ff ff90 	bl	8001178 <NVIC_EncodePriority>
 8001258:	4602      	mov	r2, r0
 800125a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800125e:	4611      	mov	r1, r2
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff5f 	bl	8001124 <__NVIC_SetPriority>
}
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	4603      	mov	r3, r0
 8001276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff35 	bl	80010ec <__NVIC_EnableIRQ>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff ffa2 	bl	80011dc <SysTick_Config>
 8001298:	4603      	mov	r3, r0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b08b      	sub	sp, #44	; 0x2c
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012b2:	2300      	movs	r3, #0
 80012b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012b6:	e169      	b.n	800158c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012b8:	2201      	movs	r2, #1
 80012ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	69fa      	ldr	r2, [r7, #28]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	f040 8158 	bne.w	8001586 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	4a9a      	ldr	r2, [pc, #616]	; (8001544 <HAL_GPIO_Init+0x2a0>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d05e      	beq.n	800139e <HAL_GPIO_Init+0xfa>
 80012e0:	4a98      	ldr	r2, [pc, #608]	; (8001544 <HAL_GPIO_Init+0x2a0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d875      	bhi.n	80013d2 <HAL_GPIO_Init+0x12e>
 80012e6:	4a98      	ldr	r2, [pc, #608]	; (8001548 <HAL_GPIO_Init+0x2a4>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d058      	beq.n	800139e <HAL_GPIO_Init+0xfa>
 80012ec:	4a96      	ldr	r2, [pc, #600]	; (8001548 <HAL_GPIO_Init+0x2a4>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d86f      	bhi.n	80013d2 <HAL_GPIO_Init+0x12e>
 80012f2:	4a96      	ldr	r2, [pc, #600]	; (800154c <HAL_GPIO_Init+0x2a8>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d052      	beq.n	800139e <HAL_GPIO_Init+0xfa>
 80012f8:	4a94      	ldr	r2, [pc, #592]	; (800154c <HAL_GPIO_Init+0x2a8>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d869      	bhi.n	80013d2 <HAL_GPIO_Init+0x12e>
 80012fe:	4a94      	ldr	r2, [pc, #592]	; (8001550 <HAL_GPIO_Init+0x2ac>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d04c      	beq.n	800139e <HAL_GPIO_Init+0xfa>
 8001304:	4a92      	ldr	r2, [pc, #584]	; (8001550 <HAL_GPIO_Init+0x2ac>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d863      	bhi.n	80013d2 <HAL_GPIO_Init+0x12e>
 800130a:	4a92      	ldr	r2, [pc, #584]	; (8001554 <HAL_GPIO_Init+0x2b0>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d046      	beq.n	800139e <HAL_GPIO_Init+0xfa>
 8001310:	4a90      	ldr	r2, [pc, #576]	; (8001554 <HAL_GPIO_Init+0x2b0>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d85d      	bhi.n	80013d2 <HAL_GPIO_Init+0x12e>
 8001316:	2b12      	cmp	r3, #18
 8001318:	d82a      	bhi.n	8001370 <HAL_GPIO_Init+0xcc>
 800131a:	2b12      	cmp	r3, #18
 800131c:	d859      	bhi.n	80013d2 <HAL_GPIO_Init+0x12e>
 800131e:	a201      	add	r2, pc, #4	; (adr r2, 8001324 <HAL_GPIO_Init+0x80>)
 8001320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001324:	0800139f 	.word	0x0800139f
 8001328:	08001379 	.word	0x08001379
 800132c:	0800138b 	.word	0x0800138b
 8001330:	080013cd 	.word	0x080013cd
 8001334:	080013d3 	.word	0x080013d3
 8001338:	080013d3 	.word	0x080013d3
 800133c:	080013d3 	.word	0x080013d3
 8001340:	080013d3 	.word	0x080013d3
 8001344:	080013d3 	.word	0x080013d3
 8001348:	080013d3 	.word	0x080013d3
 800134c:	080013d3 	.word	0x080013d3
 8001350:	080013d3 	.word	0x080013d3
 8001354:	080013d3 	.word	0x080013d3
 8001358:	080013d3 	.word	0x080013d3
 800135c:	080013d3 	.word	0x080013d3
 8001360:	080013d3 	.word	0x080013d3
 8001364:	080013d3 	.word	0x080013d3
 8001368:	08001381 	.word	0x08001381
 800136c:	08001395 	.word	0x08001395
 8001370:	4a79      	ldr	r2, [pc, #484]	; (8001558 <HAL_GPIO_Init+0x2b4>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d013      	beq.n	800139e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001376:	e02c      	b.n	80013d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	623b      	str	r3, [r7, #32]
          break;
 800137e:	e029      	b.n	80013d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	3304      	adds	r3, #4
 8001386:	623b      	str	r3, [r7, #32]
          break;
 8001388:	e024      	b.n	80013d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	3308      	adds	r3, #8
 8001390:	623b      	str	r3, [r7, #32]
          break;
 8001392:	e01f      	b.n	80013d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	330c      	adds	r3, #12
 800139a:	623b      	str	r3, [r7, #32]
          break;
 800139c:	e01a      	b.n	80013d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d102      	bne.n	80013ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013a6:	2304      	movs	r3, #4
 80013a8:	623b      	str	r3, [r7, #32]
          break;
 80013aa:	e013      	b.n	80013d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d105      	bne.n	80013c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013b4:	2308      	movs	r3, #8
 80013b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69fa      	ldr	r2, [r7, #28]
 80013bc:	611a      	str	r2, [r3, #16]
          break;
 80013be:	e009      	b.n	80013d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013c0:	2308      	movs	r3, #8
 80013c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	69fa      	ldr	r2, [r7, #28]
 80013c8:	615a      	str	r2, [r3, #20]
          break;
 80013ca:	e003      	b.n	80013d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013cc:	2300      	movs	r3, #0
 80013ce:	623b      	str	r3, [r7, #32]
          break;
 80013d0:	e000      	b.n	80013d4 <HAL_GPIO_Init+0x130>
          break;
 80013d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	2bff      	cmp	r3, #255	; 0xff
 80013d8:	d801      	bhi.n	80013de <HAL_GPIO_Init+0x13a>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	e001      	b.n	80013e2 <HAL_GPIO_Init+0x13e>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	3304      	adds	r3, #4
 80013e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	2bff      	cmp	r3, #255	; 0xff
 80013e8:	d802      	bhi.n	80013f0 <HAL_GPIO_Init+0x14c>
 80013ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	e002      	b.n	80013f6 <HAL_GPIO_Init+0x152>
 80013f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f2:	3b08      	subs	r3, #8
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	210f      	movs	r1, #15
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	fa01 f303 	lsl.w	r3, r1, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	401a      	ands	r2, r3
 8001408:	6a39      	ldr	r1, [r7, #32]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	fa01 f303 	lsl.w	r3, r1, r3
 8001410:	431a      	orrs	r2, r3
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141e:	2b00      	cmp	r3, #0
 8001420:	f000 80b1 	beq.w	8001586 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001424:	4b4d      	ldr	r3, [pc, #308]	; (800155c <HAL_GPIO_Init+0x2b8>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a4c      	ldr	r2, [pc, #304]	; (800155c <HAL_GPIO_Init+0x2b8>)
 800142a:	f043 0301 	orr.w	r3, r3, #1
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b4a      	ldr	r3, [pc, #296]	; (800155c <HAL_GPIO_Init+0x2b8>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0301 	and.w	r3, r3, #1
 8001438:	60bb      	str	r3, [r7, #8]
 800143a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800143c:	4a48      	ldr	r2, [pc, #288]	; (8001560 <HAL_GPIO_Init+0x2bc>)
 800143e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001440:	089b      	lsrs	r3, r3, #2
 8001442:	3302      	adds	r3, #2
 8001444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001448:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800144a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144c:	f003 0303 	and.w	r3, r3, #3
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	220f      	movs	r2, #15
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	43db      	mvns	r3, r3
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	4013      	ands	r3, r2
 800145e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a40      	ldr	r2, [pc, #256]	; (8001564 <HAL_GPIO_Init+0x2c0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d013      	beq.n	8001490 <HAL_GPIO_Init+0x1ec>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a3f      	ldr	r2, [pc, #252]	; (8001568 <HAL_GPIO_Init+0x2c4>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d00d      	beq.n	800148c <HAL_GPIO_Init+0x1e8>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a3e      	ldr	r2, [pc, #248]	; (800156c <HAL_GPIO_Init+0x2c8>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d007      	beq.n	8001488 <HAL_GPIO_Init+0x1e4>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4a3d      	ldr	r2, [pc, #244]	; (8001570 <HAL_GPIO_Init+0x2cc>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d101      	bne.n	8001484 <HAL_GPIO_Init+0x1e0>
 8001480:	2303      	movs	r3, #3
 8001482:	e006      	b.n	8001492 <HAL_GPIO_Init+0x1ee>
 8001484:	2304      	movs	r3, #4
 8001486:	e004      	b.n	8001492 <HAL_GPIO_Init+0x1ee>
 8001488:	2302      	movs	r3, #2
 800148a:	e002      	b.n	8001492 <HAL_GPIO_Init+0x1ee>
 800148c:	2301      	movs	r3, #1
 800148e:	e000      	b.n	8001492 <HAL_GPIO_Init+0x1ee>
 8001490:	2300      	movs	r3, #0
 8001492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001494:	f002 0203 	and.w	r2, r2, #3
 8001498:	0092      	lsls	r2, r2, #2
 800149a:	4093      	lsls	r3, r2
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	4313      	orrs	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014a2:	492f      	ldr	r1, [pc, #188]	; (8001560 <HAL_GPIO_Init+0x2bc>)
 80014a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a6:	089b      	lsrs	r3, r3, #2
 80014a8:	3302      	adds	r3, #2
 80014aa:	68fa      	ldr	r2, [r7, #12]
 80014ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d006      	beq.n	80014ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80014bc:	4b2d      	ldr	r3, [pc, #180]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	492c      	ldr	r1, [pc, #176]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	600b      	str	r3, [r1, #0]
 80014c8:	e006      	b.n	80014d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014ca:	4b2a      	ldr	r3, [pc, #168]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	43db      	mvns	r3, r3
 80014d2:	4928      	ldr	r1, [pc, #160]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014d4:	4013      	ands	r3, r2
 80014d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d006      	beq.n	80014f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014e4:	4b23      	ldr	r3, [pc, #140]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	4922      	ldr	r1, [pc, #136]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]
 80014f0:	e006      	b.n	8001500 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014f2:	4b20      	ldr	r3, [pc, #128]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014f4:	685a      	ldr	r2, [r3, #4]
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	43db      	mvns	r3, r3
 80014fa:	491e      	ldr	r1, [pc, #120]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 80014fc:	4013      	ands	r3, r2
 80014fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d006      	beq.n	800151a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	4918      	ldr	r1, [pc, #96]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	4313      	orrs	r3, r2
 8001516:	608b      	str	r3, [r1, #8]
 8001518:	e006      	b.n	8001528 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800151a:	4b16      	ldr	r3, [pc, #88]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 800151c:	689a      	ldr	r2, [r3, #8]
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	43db      	mvns	r3, r3
 8001522:	4914      	ldr	r1, [pc, #80]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 8001524:	4013      	ands	r3, r2
 8001526:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d021      	beq.n	8001578 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001534:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	490e      	ldr	r1, [pc, #56]	; (8001574 <HAL_GPIO_Init+0x2d0>)
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	4313      	orrs	r3, r2
 800153e:	60cb      	str	r3, [r1, #12]
 8001540:	e021      	b.n	8001586 <HAL_GPIO_Init+0x2e2>
 8001542:	bf00      	nop
 8001544:	10320000 	.word	0x10320000
 8001548:	10310000 	.word	0x10310000
 800154c:	10220000 	.word	0x10220000
 8001550:	10210000 	.word	0x10210000
 8001554:	10120000 	.word	0x10120000
 8001558:	10110000 	.word	0x10110000
 800155c:	40021000 	.word	0x40021000
 8001560:	40010000 	.word	0x40010000
 8001564:	40010800 	.word	0x40010800
 8001568:	40010c00 	.word	0x40010c00
 800156c:	40011000 	.word	0x40011000
 8001570:	40011400 	.word	0x40011400
 8001574:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <HAL_GPIO_Init+0x304>)
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	43db      	mvns	r3, r3
 8001580:	4909      	ldr	r1, [pc, #36]	; (80015a8 <HAL_GPIO_Init+0x304>)
 8001582:	4013      	ands	r3, r2
 8001584:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001588:	3301      	adds	r3, #1
 800158a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001592:	fa22 f303 	lsr.w	r3, r2, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	f47f ae8e 	bne.w	80012b8 <HAL_GPIO_Init+0x14>
  }
}
 800159c:	bf00      	nop
 800159e:	bf00      	nop
 80015a0:	372c      	adds	r7, #44	; 0x2c
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	40010400 	.word	0x40010400

080015ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	807b      	strh	r3, [r7, #2]
 80015b8:	4613      	mov	r3, r2
 80015ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015bc:	787b      	ldrb	r3, [r7, #1]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015c2:	887a      	ldrh	r2, [r7, #2]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015c8:	e003      	b.n	80015d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015ca:	887b      	ldrh	r3, [r7, #2]
 80015cc:	041a      	lsls	r2, r3, #16
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	611a      	str	r2, [r3, #16]
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015e8:	695a      	ldr	r2, [r3, #20]
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	4013      	ands	r3, r2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d006      	beq.n	8001600 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80015f2:	4a05      	ldr	r2, [pc, #20]	; (8001608 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015f4:	88fb      	ldrh	r3, [r7, #6]
 80015f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f806 	bl	800160c <HAL_GPIO_EXTI_Callback>
  }
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40010400 	.word	0x40010400

0800160c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr

08001620 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d101      	bne.n	8001632 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e12b      	b.n	800188a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d106      	bne.n	800164c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff fb78 	bl	8000d3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2224      	movs	r2, #36	; 0x24
 8001650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0201 	bic.w	r2, r2, #1
 8001662:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001672:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001682:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001684:	f001 fb6e 	bl	8002d64 <HAL_RCC_GetPCLK1Freq>
 8001688:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	4a81      	ldr	r2, [pc, #516]	; (8001894 <HAL_I2C_Init+0x274>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d807      	bhi.n	80016a4 <HAL_I2C_Init+0x84>
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4a80      	ldr	r2, [pc, #512]	; (8001898 <HAL_I2C_Init+0x278>)
 8001698:	4293      	cmp	r3, r2
 800169a:	bf94      	ite	ls
 800169c:	2301      	movls	r3, #1
 800169e:	2300      	movhi	r3, #0
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	e006      	b.n	80016b2 <HAL_I2C_Init+0x92>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	4a7d      	ldr	r2, [pc, #500]	; (800189c <HAL_I2C_Init+0x27c>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	bf94      	ite	ls
 80016ac:	2301      	movls	r3, #1
 80016ae:	2300      	movhi	r3, #0
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e0e7      	b.n	800188a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	4a78      	ldr	r2, [pc, #480]	; (80018a0 <HAL_I2C_Init+0x280>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	0c9b      	lsrs	r3, r3, #18
 80016c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	68ba      	ldr	r2, [r7, #8]
 80016d6:	430a      	orrs	r2, r1
 80016d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6a1b      	ldr	r3, [r3, #32]
 80016e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	4a6a      	ldr	r2, [pc, #424]	; (8001894 <HAL_I2C_Init+0x274>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d802      	bhi.n	80016f4 <HAL_I2C_Init+0xd4>
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	3301      	adds	r3, #1
 80016f2:	e009      	b.n	8001708 <HAL_I2C_Init+0xe8>
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80016fa:	fb02 f303 	mul.w	r3, r2, r3
 80016fe:	4a69      	ldr	r2, [pc, #420]	; (80018a4 <HAL_I2C_Init+0x284>)
 8001700:	fba2 2303 	umull	r2, r3, r2, r3
 8001704:	099b      	lsrs	r3, r3, #6
 8001706:	3301      	adds	r3, #1
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	430b      	orrs	r3, r1
 800170e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800171a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	495c      	ldr	r1, [pc, #368]	; (8001894 <HAL_I2C_Init+0x274>)
 8001724:	428b      	cmp	r3, r1
 8001726:	d819      	bhi.n	800175c <HAL_I2C_Init+0x13c>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	1e59      	subs	r1, r3, #1
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	fbb1 f3f3 	udiv	r3, r1, r3
 8001736:	1c59      	adds	r1, r3, #1
 8001738:	f640 73fc 	movw	r3, #4092	; 0xffc
 800173c:	400b      	ands	r3, r1
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00a      	beq.n	8001758 <HAL_I2C_Init+0x138>
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	1e59      	subs	r1, r3, #1
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001750:	3301      	adds	r3, #1
 8001752:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001756:	e051      	b.n	80017fc <HAL_I2C_Init+0x1dc>
 8001758:	2304      	movs	r3, #4
 800175a:	e04f      	b.n	80017fc <HAL_I2C_Init+0x1dc>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d111      	bne.n	8001788 <HAL_I2C_Init+0x168>
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	1e58      	subs	r0, r3, #1
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6859      	ldr	r1, [r3, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	440b      	add	r3, r1
 8001772:	fbb0 f3f3 	udiv	r3, r0, r3
 8001776:	3301      	adds	r3, #1
 8001778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800177c:	2b00      	cmp	r3, #0
 800177e:	bf0c      	ite	eq
 8001780:	2301      	moveq	r3, #1
 8001782:	2300      	movne	r3, #0
 8001784:	b2db      	uxtb	r3, r3
 8001786:	e012      	b.n	80017ae <HAL_I2C_Init+0x18e>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	1e58      	subs	r0, r3, #1
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6859      	ldr	r1, [r3, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	440b      	add	r3, r1
 8001796:	0099      	lsls	r1, r3, #2
 8001798:	440b      	add	r3, r1
 800179a:	fbb0 f3f3 	udiv	r3, r0, r3
 800179e:	3301      	adds	r3, #1
 80017a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	bf0c      	ite	eq
 80017a8:	2301      	moveq	r3, #1
 80017aa:	2300      	movne	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_I2C_Init+0x196>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e022      	b.n	80017fc <HAL_I2C_Init+0x1dc>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d10e      	bne.n	80017dc <HAL_I2C_Init+0x1bc>
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1e58      	subs	r0, r3, #1
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6859      	ldr	r1, [r3, #4]
 80017c6:	460b      	mov	r3, r1
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	440b      	add	r3, r1
 80017cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80017d0:	3301      	adds	r3, #1
 80017d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017da:	e00f      	b.n	80017fc <HAL_I2C_Init+0x1dc>
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	1e58      	subs	r0, r3, #1
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6859      	ldr	r1, [r3, #4]
 80017e4:	460b      	mov	r3, r1
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	440b      	add	r3, r1
 80017ea:	0099      	lsls	r1, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80017f2:	3301      	adds	r3, #1
 80017f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017fc:	6879      	ldr	r1, [r7, #4]
 80017fe:	6809      	ldr	r1, [r1, #0]
 8001800:	4313      	orrs	r3, r2
 8001802:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	69da      	ldr	r2, [r3, #28]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a1b      	ldr	r3, [r3, #32]
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	430a      	orrs	r2, r1
 800181e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800182a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6911      	ldr	r1, [r2, #16]
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	68d2      	ldr	r2, [r2, #12]
 8001836:	4311      	orrs	r1, r2
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	430b      	orrs	r3, r1
 800183e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	695a      	ldr	r2, [r3, #20]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	430a      	orrs	r2, r1
 800185a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f042 0201 	orr.w	r2, r2, #1
 800186a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2220      	movs	r2, #32
 8001876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	000186a0 	.word	0x000186a0
 8001898:	001e847f 	.word	0x001e847f
 800189c:	003d08ff 	.word	0x003d08ff
 80018a0:	431bde83 	.word	0x431bde83
 80018a4:	10624dd3 	.word	0x10624dd3

080018a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af02      	add	r7, sp, #8
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	607a      	str	r2, [r7, #4]
 80018b2:	461a      	mov	r2, r3
 80018b4:	460b      	mov	r3, r1
 80018b6:	817b      	strh	r3, [r7, #10]
 80018b8:	4613      	mov	r3, r2
 80018ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80018bc:	f7ff fbb6 	bl	800102c <HAL_GetTick>
 80018c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b20      	cmp	r3, #32
 80018cc:	f040 80e0 	bne.w	8001a90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	2319      	movs	r3, #25
 80018d6:	2201      	movs	r2, #1
 80018d8:	4970      	ldr	r1, [pc, #448]	; (8001a9c <HAL_I2C_Master_Transmit+0x1f4>)
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f000 fc92 	bl	8002204 <I2C_WaitOnFlagUntilTimeout>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80018e6:	2302      	movs	r3, #2
 80018e8:	e0d3      	b.n	8001a92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d101      	bne.n	80018f8 <HAL_I2C_Master_Transmit+0x50>
 80018f4:	2302      	movs	r3, #2
 80018f6:	e0cc      	b.n	8001a92 <HAL_I2C_Master_Transmit+0x1ea>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	2b01      	cmp	r3, #1
 800190c:	d007      	beq.n	800191e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f042 0201 	orr.w	r2, r2, #1
 800191c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800192c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2221      	movs	r2, #33	; 0x21
 8001932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2210      	movs	r2, #16
 800193a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2200      	movs	r2, #0
 8001942:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	893a      	ldrh	r2, [r7, #8]
 800194e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001954:	b29a      	uxth	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	4a50      	ldr	r2, [pc, #320]	; (8001aa0 <HAL_I2C_Master_Transmit+0x1f8>)
 800195e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001960:	8979      	ldrh	r1, [r7, #10]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	6a3a      	ldr	r2, [r7, #32]
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	f000 fafc 	bl	8001f64 <I2C_MasterRequestWrite>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e08d      	b.n	8001a92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	695b      	ldr	r3, [r3, #20]
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800198c:	e066      	b.n	8001a5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800198e:	697a      	ldr	r2, [r7, #20]
 8001990:	6a39      	ldr	r1, [r7, #32]
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	f000 fd0c 	bl	80023b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d00d      	beq.n	80019ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	d107      	bne.n	80019b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e06b      	b.n	8001a92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019be:	781a      	ldrb	r2, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	3b01      	subs	r3, #1
 80019d8:	b29a      	uxth	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	695b      	ldr	r3, [r3, #20]
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	d11b      	bne.n	8001a30 <HAL_I2C_Master_Transmit+0x188>
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d017      	beq.n	8001a30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a04:	781a      	ldrb	r2, [r3, #0]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a10:	1c5a      	adds	r2, r3, #1
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a30:	697a      	ldr	r2, [r7, #20]
 8001a32:	6a39      	ldr	r1, [r7, #32]
 8001a34:	68f8      	ldr	r0, [r7, #12]
 8001a36:	f000 fcfc 	bl	8002432 <I2C_WaitOnBTFFlagUntilTimeout>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d00d      	beq.n	8001a5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d107      	bne.n	8001a58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e01a      	b.n	8001a92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d194      	bne.n	800198e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2220      	movs	r2, #32
 8001a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	e000      	b.n	8001a92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001a90:	2302      	movs	r3, #2
  }
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	00100002 	.word	0x00100002
 8001aa0:	ffff0000 	.word	0xffff0000

08001aa4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08c      	sub	sp, #48	; 0x30
 8001aa8:	af02      	add	r7, sp, #8
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	817b      	strh	r3, [r7, #10]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001abc:	f7ff fab6 	bl	800102c <HAL_GetTick>
 8001ac0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b20      	cmp	r3, #32
 8001acc:	f040 823f 	bne.w	8001f4e <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2319      	movs	r3, #25
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	497f      	ldr	r1, [pc, #508]	; (8001cd8 <HAL_I2C_Master_Receive+0x234>)
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f000 fb92 	bl	8002204 <I2C_WaitOnFlagUntilTimeout>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	e232      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d101      	bne.n	8001af8 <HAL_I2C_Master_Receive+0x54>
 8001af4:	2302      	movs	r3, #2
 8001af6:	e22b      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d007      	beq.n	8001b1e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f042 0201 	orr.w	r2, r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2222      	movs	r2, #34	; 0x22
 8001b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2210      	movs	r2, #16
 8001b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2200      	movs	r2, #0
 8001b42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	893a      	ldrh	r2, [r7, #8]
 8001b4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4a5f      	ldr	r2, [pc, #380]	; (8001cdc <HAL_I2C_Master_Receive+0x238>)
 8001b5e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b60:	8979      	ldrh	r1, [r7, #10]
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 fa7e 	bl	8002068 <I2C_MasterRequestRead>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e1ec      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d113      	bne.n	8001ba6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	695b      	ldr	r3, [r3, #20]
 8001b88:	61fb      	str	r3, [r7, #28]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	61fb      	str	r3, [r7, #28]
 8001b92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	e1c0      	b.n	8001f28 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d11e      	bne.n	8001bec <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bbc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001bbe:	b672      	cpsid	i
}
 8001bc0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	61bb      	str	r3, [r7, #24]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	61bb      	str	r3, [r7, #24]
 8001bd6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001be6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001be8:	b662      	cpsie	i
}
 8001bea:	e035      	b.n	8001c58 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d11e      	bne.n	8001c32 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c02:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c04:	b672      	cpsid	i
}
 8001c06:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c2c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001c2e:	b662      	cpsie	i
}
 8001c30:	e012      	b.n	8001c58 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001c58:	e166      	b.n	8001f28 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	f200 811f 	bhi.w	8001ea2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d123      	bne.n	8001cb4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f000 fc1f 	bl	80024b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e167      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	691a      	ldr	r2, [r3, #16]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c92:	1c5a      	adds	r2, r3, #1
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	3b01      	subs	r3, #1
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001cb2:	e139      	b.n	8001f28 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d152      	bne.n	8001d62 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	4906      	ldr	r1, [pc, #24]	; (8001ce0 <HAL_I2C_Master_Receive+0x23c>)
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	f000 fa9c 	bl	8002204 <I2C_WaitOnFlagUntilTimeout>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d008      	beq.n	8001ce4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e13c      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
 8001cd6:	bf00      	nop
 8001cd8:	00100002 	.word	0x00100002
 8001cdc:	ffff0000 	.word	0xffff0000
 8001ce0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce4:	b672      	cpsid	i
}
 8001ce6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cf6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	691a      	ldr	r2, [r3, #16]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d02:	b2d2      	uxtb	r2, r2
 8001d04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0a:	1c5a      	adds	r2, r3, #1
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d14:	3b01      	subs	r3, #1
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	3b01      	subs	r3, #1
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001d2a:	b662      	cpsie	i
}
 8001d2c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	691a      	ldr	r2, [r3, #16]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001d60:	e0e2      	b.n	8001f28 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d68:	2200      	movs	r2, #0
 8001d6a:	497b      	ldr	r1, [pc, #492]	; (8001f58 <HAL_I2C_Master_Receive+0x4b4>)
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f000 fa49 	bl	8002204 <I2C_WaitOnFlagUntilTimeout>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e0e9      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8c:	b672      	cpsid	i
}
 8001d8e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	691a      	ldr	r2, [r3, #16]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dac:	3b01      	subs	r3, #1
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001dc2:	4b66      	ldr	r3, [pc, #408]	; (8001f5c <HAL_I2C_Master_Receive+0x4b8>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	08db      	lsrs	r3, r3, #3
 8001dc8:	4a65      	ldr	r2, [pc, #404]	; (8001f60 <HAL_I2C_Master_Receive+0x4bc>)
 8001dca:	fba2 2303 	umull	r2, r3, r2, r3
 8001dce:	0a1a      	lsrs	r2, r3, #8
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4413      	add	r3, r2
 8001dd6:	00da      	lsls	r2, r3, #3
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
 8001dde:	3b01      	subs	r3, #1
 8001de0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8001de2:	6a3b      	ldr	r3, [r7, #32]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d118      	bne.n	8001e1a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2220      	movs	r2, #32
 8001df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	f043 0220 	orr.w	r2, r3, #32
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001e0a:	b662      	cpsie	i
}
 8001e0c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e09a      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d1d9      	bne.n	8001ddc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	691a      	ldr	r2, [r3, #16]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4a:	1c5a      	adds	r2, r3, #1
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e54:	3b01      	subs	r3, #1
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	3b01      	subs	r3, #1
 8001e64:	b29a      	uxth	r2, r3
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001e6a:	b662      	cpsie	i
}
 8001e6c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	691a      	ldr	r2, [r3, #16]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001ea0:	e042      	b.n	8001f28 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ea4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f000 fb04 	bl	80024b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e04c      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	b2d2      	uxtb	r2, r2
 8001ec2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	1c5a      	adds	r2, r3, #1
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	2b04      	cmp	r3, #4
 8001ef4:	d118      	bne.n	8001f28 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	691a      	ldr	r2, [r3, #16]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f08:	1c5a      	adds	r2, r3, #1
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f12:	3b01      	subs	r3, #1
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	3b01      	subs	r3, #1
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f47f ae94 	bne.w	8001c5a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2220      	movs	r2, #32
 8001f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	e000      	b.n	8001f50 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8001f4e:	2302      	movs	r3, #2
  }
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3728      	adds	r7, #40	; 0x28
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	00010004 	.word	0x00010004
 8001f5c:	20000000 	.word	0x20000000
 8001f60:	14f8b589 	.word	0x14f8b589

08001f64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b088      	sub	sp, #32
 8001f68:	af02      	add	r7, sp, #8
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	607a      	str	r2, [r7, #4]
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	460b      	mov	r3, r1
 8001f72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d006      	beq.n	8001f8e <I2C_MasterRequestWrite+0x2a>
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d003      	beq.n	8001f8e <I2C_MasterRequestWrite+0x2a>
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001f8c:	d108      	bne.n	8001fa0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	e00b      	b.n	8001fb8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa4:	2b12      	cmp	r3, #18
 8001fa6:	d107      	bne.n	8001fb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f000 f91d 	bl	8002204 <I2C_WaitOnFlagUntilTimeout>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00d      	beq.n	8001fec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fde:	d103      	bne.n	8001fe8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fe6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e035      	b.n	8002058 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001ff4:	d108      	bne.n	8002008 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ff6:	897b      	ldrh	r3, [r7, #10]
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002004:	611a      	str	r2, [r3, #16]
 8002006:	e01b      	b.n	8002040 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002008:	897b      	ldrh	r3, [r7, #10]
 800200a:	11db      	asrs	r3, r3, #7
 800200c:	b2db      	uxtb	r3, r3
 800200e:	f003 0306 	and.w	r3, r3, #6
 8002012:	b2db      	uxtb	r3, r3
 8002014:	f063 030f 	orn	r3, r3, #15
 8002018:	b2da      	uxtb	r2, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	490e      	ldr	r1, [pc, #56]	; (8002060 <I2C_MasterRequestWrite+0xfc>)
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f000 f943 	bl	80022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e010      	b.n	8002058 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002036:	897b      	ldrh	r3, [r7, #10]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	4907      	ldr	r1, [pc, #28]	; (8002064 <I2C_MasterRequestWrite+0x100>)
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 f933 	bl	80022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	00010008 	.word	0x00010008
 8002064:	00010002 	.word	0x00010002

08002068 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af02      	add	r7, sp, #8
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	607a      	str	r2, [r7, #4]
 8002072:	603b      	str	r3, [r7, #0]
 8002074:	460b      	mov	r3, r1
 8002076:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800208c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	2b08      	cmp	r3, #8
 8002092:	d006      	beq.n	80020a2 <I2C_MasterRequestRead+0x3a>
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d003      	beq.n	80020a2 <I2C_MasterRequestRead+0x3a>
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80020a0:	d108      	bne.n	80020b4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	e00b      	b.n	80020cc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b8:	2b11      	cmp	r3, #17
 80020ba:	d107      	bne.n	80020cc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f000 f893 	bl	8002204 <I2C_WaitOnFlagUntilTimeout>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00d      	beq.n	8002100 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020f2:	d103      	bne.n	80020fc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e079      	b.n	80021f4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002108:	d108      	bne.n	800211c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800210a:	897b      	ldrh	r3, [r7, #10]
 800210c:	b2db      	uxtb	r3, r3
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	b2da      	uxtb	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	611a      	str	r2, [r3, #16]
 800211a:	e05f      	b.n	80021dc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800211c:	897b      	ldrh	r3, [r7, #10]
 800211e:	11db      	asrs	r3, r3, #7
 8002120:	b2db      	uxtb	r3, r3
 8002122:	f003 0306 	and.w	r3, r3, #6
 8002126:	b2db      	uxtb	r3, r3
 8002128:	f063 030f 	orn	r3, r3, #15
 800212c:	b2da      	uxtb	r2, r3
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	4930      	ldr	r1, [pc, #192]	; (80021fc <I2C_MasterRequestRead+0x194>)
 800213a:	68f8      	ldr	r0, [r7, #12]
 800213c:	f000 f8b9 	bl	80022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e054      	b.n	80021f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800214a:	897b      	ldrh	r3, [r7, #10]
 800214c:	b2da      	uxtb	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	4929      	ldr	r1, [pc, #164]	; (8002200 <I2C_MasterRequestRead+0x198>)
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f000 f8a9 	bl	80022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e044      	b.n	80021f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	613b      	str	r3, [r7, #16]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800218e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f000 f831 	bl	8002204 <I2C_WaitOnFlagUntilTimeout>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00d      	beq.n	80021c4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021b6:	d103      	bne.n	80021c0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021be:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e017      	b.n	80021f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80021c4:	897b      	ldrh	r3, [r7, #10]
 80021c6:	11db      	asrs	r3, r3, #7
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	f003 0306 	and.w	r3, r3, #6
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	f063 030e 	orn	r3, r3, #14
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	4907      	ldr	r1, [pc, #28]	; (8002200 <I2C_MasterRequestRead+0x198>)
 80021e2:	68f8      	ldr	r0, [r7, #12]
 80021e4:	f000 f865 	bl	80022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	00010008 	.word	0x00010008
 8002200:	00010002 	.word	0x00010002

08002204 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	603b      	str	r3, [r7, #0]
 8002210:	4613      	mov	r3, r2
 8002212:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002214:	e025      	b.n	8002262 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800221c:	d021      	beq.n	8002262 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800221e:	f7fe ff05 	bl	800102c <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d302      	bcc.n	8002234 <I2C_WaitOnFlagUntilTimeout+0x30>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d116      	bne.n	8002262 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2200      	movs	r2, #0
 8002238:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2220      	movs	r2, #32
 800223e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f043 0220 	orr.w	r2, r3, #32
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e023      	b.n	80022aa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	0c1b      	lsrs	r3, r3, #16
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b01      	cmp	r3, #1
 800226a:	d10d      	bne.n	8002288 <I2C_WaitOnFlagUntilTimeout+0x84>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	43da      	mvns	r2, r3
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	4013      	ands	r3, r2
 8002278:	b29b      	uxth	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	bf0c      	ite	eq
 800227e:	2301      	moveq	r3, #1
 8002280:	2300      	movne	r3, #0
 8002282:	b2db      	uxtb	r3, r3
 8002284:	461a      	mov	r2, r3
 8002286:	e00c      	b.n	80022a2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	43da      	mvns	r2, r3
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	4013      	ands	r3, r2
 8002294:	b29b      	uxth	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	bf0c      	ite	eq
 800229a:	2301      	moveq	r3, #1
 800229c:	2300      	movne	r3, #0
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	461a      	mov	r2, r3
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d0b6      	beq.n	8002216 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b084      	sub	sp, #16
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
 80022be:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022c0:	e051      	b.n	8002366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d0:	d123      	bne.n	800231a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022e0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80022ea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2200      	movs	r2, #0
 80022f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2220      	movs	r2, #32
 80022f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	f043 0204 	orr.w	r2, r3, #4
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e046      	b.n	80023a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002320:	d021      	beq.n	8002366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002322:	f7fe fe83 	bl	800102c <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	429a      	cmp	r2, r3
 8002330:	d302      	bcc.n	8002338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d116      	bne.n	8002366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2220      	movs	r2, #32
 8002342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002352:	f043 0220 	orr.w	r2, r3, #32
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e020      	b.n	80023a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	0c1b      	lsrs	r3, r3, #16
 800236a:	b2db      	uxtb	r3, r3
 800236c:	2b01      	cmp	r3, #1
 800236e:	d10c      	bne.n	800238a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	43da      	mvns	r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	4013      	ands	r3, r2
 800237c:	b29b      	uxth	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	bf14      	ite	ne
 8002382:	2301      	movne	r3, #1
 8002384:	2300      	moveq	r3, #0
 8002386:	b2db      	uxtb	r3, r3
 8002388:	e00b      	b.n	80023a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	43da      	mvns	r2, r3
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	4013      	ands	r3, r2
 8002396:	b29b      	uxth	r3, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	bf14      	ite	ne
 800239c:	2301      	movne	r3, #1
 800239e:	2300      	moveq	r3, #0
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d18d      	bne.n	80022c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023bc:	e02d      	b.n	800241a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 f8ce 	bl	8002560 <I2C_IsAcknowledgeFailed>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e02d      	b.n	800242a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d4:	d021      	beq.n	800241a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023d6:	f7fe fe29 	bl	800102c <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d302      	bcc.n	80023ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d116      	bne.n	800241a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2220      	movs	r2, #32
 80023f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	f043 0220 	orr.w	r2, r3, #32
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e007      	b.n	800242a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002424:	2b80      	cmp	r3, #128	; 0x80
 8002426:	d1ca      	bne.n	80023be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b084      	sub	sp, #16
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800243e:	e02d      	b.n	800249c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 f88d 	bl	8002560 <I2C_IsAcknowledgeFailed>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e02d      	b.n	80024ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002456:	d021      	beq.n	800249c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002458:	f7fe fde8 	bl	800102c <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	429a      	cmp	r2, r3
 8002466:	d302      	bcc.n	800246e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d116      	bne.n	800249c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2200      	movs	r2, #0
 8002472:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2220      	movs	r2, #32
 8002478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	f043 0220 	orr.w	r2, r3, #32
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e007      	b.n	80024ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f003 0304 	and.w	r3, r3, #4
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d1ca      	bne.n	8002440 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80024c0:	e042      	b.n	8002548 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	695b      	ldr	r3, [r3, #20]
 80024c8:	f003 0310 	and.w	r3, r3, #16
 80024cc:	2b10      	cmp	r3, #16
 80024ce:	d119      	bne.n	8002504 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0210 	mvn.w	r2, #16
 80024d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2200      	movs	r2, #0
 80024de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2220      	movs	r2, #32
 80024e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e029      	b.n	8002558 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002504:	f7fe fd92 	bl	800102c <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	68ba      	ldr	r2, [r7, #8]
 8002510:	429a      	cmp	r2, r3
 8002512:	d302      	bcc.n	800251a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d116      	bne.n	8002548 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2200      	movs	r2, #0
 800251e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	f043 0220 	orr.w	r2, r3, #32
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e007      	b.n	8002558 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002552:	2b40      	cmp	r3, #64	; 0x40
 8002554:	d1b5      	bne.n	80024c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002576:	d11b      	bne.n	80025b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002580:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	f043 0204 	orr.w	r2, r3, #4
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e000      	b.n	80025b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e272      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 8087 	beq.w	80026ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025dc:	4b92      	ldr	r3, [pc, #584]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f003 030c 	and.w	r3, r3, #12
 80025e4:	2b04      	cmp	r3, #4
 80025e6:	d00c      	beq.n	8002602 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025e8:	4b8f      	ldr	r3, [pc, #572]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f003 030c 	and.w	r3, r3, #12
 80025f0:	2b08      	cmp	r3, #8
 80025f2:	d112      	bne.n	800261a <HAL_RCC_OscConfig+0x5e>
 80025f4:	4b8c      	ldr	r3, [pc, #560]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002600:	d10b      	bne.n	800261a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002602:	4b89      	ldr	r3, [pc, #548]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d06c      	beq.n	80026e8 <HAL_RCC_OscConfig+0x12c>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d168      	bne.n	80026e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e24c      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002622:	d106      	bne.n	8002632 <HAL_RCC_OscConfig+0x76>
 8002624:	4b80      	ldr	r3, [pc, #512]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a7f      	ldr	r2, [pc, #508]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800262a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800262e:	6013      	str	r3, [r2, #0]
 8002630:	e02e      	b.n	8002690 <HAL_RCC_OscConfig+0xd4>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10c      	bne.n	8002654 <HAL_RCC_OscConfig+0x98>
 800263a:	4b7b      	ldr	r3, [pc, #492]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a7a      	ldr	r2, [pc, #488]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002640:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	4b78      	ldr	r3, [pc, #480]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a77      	ldr	r2, [pc, #476]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800264c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	e01d      	b.n	8002690 <HAL_RCC_OscConfig+0xd4>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800265c:	d10c      	bne.n	8002678 <HAL_RCC_OscConfig+0xbc>
 800265e:	4b72      	ldr	r3, [pc, #456]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a71      	ldr	r2, [pc, #452]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	4b6f      	ldr	r3, [pc, #444]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a6e      	ldr	r2, [pc, #440]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002674:	6013      	str	r3, [r2, #0]
 8002676:	e00b      	b.n	8002690 <HAL_RCC_OscConfig+0xd4>
 8002678:	4b6b      	ldr	r3, [pc, #428]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a6a      	ldr	r2, [pc, #424]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800267e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	4b68      	ldr	r3, [pc, #416]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a67      	ldr	r2, [pc, #412]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800268a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800268e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d013      	beq.n	80026c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7fe fcc8 	bl	800102c <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a0:	f7fe fcc4 	bl	800102c <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b64      	cmp	r3, #100	; 0x64
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e200      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026b2:	4b5d      	ldr	r3, [pc, #372]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0f0      	beq.n	80026a0 <HAL_RCC_OscConfig+0xe4>
 80026be:	e014      	b.n	80026ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c0:	f7fe fcb4 	bl	800102c <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c8:	f7fe fcb0 	bl	800102c <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b64      	cmp	r3, #100	; 0x64
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e1ec      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026da:	4b53      	ldr	r3, [pc, #332]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x10c>
 80026e6:	e000      	b.n	80026ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d063      	beq.n	80027be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026f6:	4b4c      	ldr	r3, [pc, #304]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f003 030c 	and.w	r3, r3, #12
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00b      	beq.n	800271a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002702:	4b49      	ldr	r3, [pc, #292]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f003 030c 	and.w	r3, r3, #12
 800270a:	2b08      	cmp	r3, #8
 800270c:	d11c      	bne.n	8002748 <HAL_RCC_OscConfig+0x18c>
 800270e:	4b46      	ldr	r3, [pc, #280]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d116      	bne.n	8002748 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800271a:	4b43      	ldr	r3, [pc, #268]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <HAL_RCC_OscConfig+0x176>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d001      	beq.n	8002732 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e1c0      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002732:	4b3d      	ldr	r3, [pc, #244]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	4939      	ldr	r1, [pc, #228]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002742:	4313      	orrs	r3, r2
 8002744:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002746:	e03a      	b.n	80027be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d020      	beq.n	8002792 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002750:	4b36      	ldr	r3, [pc, #216]	; (800282c <HAL_RCC_OscConfig+0x270>)
 8002752:	2201      	movs	r2, #1
 8002754:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002756:	f7fe fc69 	bl	800102c <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800275c:	e008      	b.n	8002770 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800275e:	f7fe fc65 	bl	800102c <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e1a1      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002770:	4b2d      	ldr	r3, [pc, #180]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0f0      	beq.n	800275e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800277c:	4b2a      	ldr	r3, [pc, #168]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4927      	ldr	r1, [pc, #156]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 800278c:	4313      	orrs	r3, r2
 800278e:	600b      	str	r3, [r1, #0]
 8002790:	e015      	b.n	80027be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002792:	4b26      	ldr	r3, [pc, #152]	; (800282c <HAL_RCC_OscConfig+0x270>)
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002798:	f7fe fc48 	bl	800102c <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027a0:	f7fe fc44 	bl	800102c <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e180      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b2:	4b1d      	ldr	r3, [pc, #116]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1f0      	bne.n	80027a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d03a      	beq.n	8002840 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d019      	beq.n	8002806 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027d2:	4b17      	ldr	r3, [pc, #92]	; (8002830 <HAL_RCC_OscConfig+0x274>)
 80027d4:	2201      	movs	r2, #1
 80027d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d8:	f7fe fc28 	bl	800102c <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027e0:	f7fe fc24 	bl	800102c <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e160      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f2:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <HAL_RCC_OscConfig+0x26c>)
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d0f0      	beq.n	80027e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027fe:	2001      	movs	r0, #1
 8002800:	f000 fad8 	bl	8002db4 <RCC_Delay>
 8002804:	e01c      	b.n	8002840 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_RCC_OscConfig+0x274>)
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800280c:	f7fe fc0e 	bl	800102c <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002812:	e00f      	b.n	8002834 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002814:	f7fe fc0a 	bl	800102c <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d908      	bls.n	8002834 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e146      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
 8002826:	bf00      	nop
 8002828:	40021000 	.word	0x40021000
 800282c:	42420000 	.word	0x42420000
 8002830:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002834:	4b92      	ldr	r3, [pc, #584]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1e9      	bne.n	8002814 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	2b00      	cmp	r3, #0
 800284a:	f000 80a6 	beq.w	800299a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800284e:	2300      	movs	r3, #0
 8002850:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002852:	4b8b      	ldr	r3, [pc, #556]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10d      	bne.n	800287a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800285e:	4b88      	ldr	r3, [pc, #544]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	4a87      	ldr	r2, [pc, #540]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002868:	61d3      	str	r3, [r2, #28]
 800286a:	4b85      	ldr	r3, [pc, #532]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002872:	60bb      	str	r3, [r7, #8]
 8002874:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002876:	2301      	movs	r3, #1
 8002878:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800287a:	4b82      	ldr	r3, [pc, #520]	; (8002a84 <HAL_RCC_OscConfig+0x4c8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002882:	2b00      	cmp	r3, #0
 8002884:	d118      	bne.n	80028b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002886:	4b7f      	ldr	r3, [pc, #508]	; (8002a84 <HAL_RCC_OscConfig+0x4c8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a7e      	ldr	r2, [pc, #504]	; (8002a84 <HAL_RCC_OscConfig+0x4c8>)
 800288c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002892:	f7fe fbcb 	bl	800102c <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800289a:	f7fe fbc7 	bl	800102c <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b64      	cmp	r3, #100	; 0x64
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e103      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ac:	4b75      	ldr	r3, [pc, #468]	; (8002a84 <HAL_RCC_OscConfig+0x4c8>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0f0      	beq.n	800289a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d106      	bne.n	80028ce <HAL_RCC_OscConfig+0x312>
 80028c0:	4b6f      	ldr	r3, [pc, #444]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	4a6e      	ldr	r2, [pc, #440]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028c6:	f043 0301 	orr.w	r3, r3, #1
 80028ca:	6213      	str	r3, [r2, #32]
 80028cc:	e02d      	b.n	800292a <HAL_RCC_OscConfig+0x36e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10c      	bne.n	80028f0 <HAL_RCC_OscConfig+0x334>
 80028d6:	4b6a      	ldr	r3, [pc, #424]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	4a69      	ldr	r2, [pc, #420]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028dc:	f023 0301 	bic.w	r3, r3, #1
 80028e0:	6213      	str	r3, [r2, #32]
 80028e2:	4b67      	ldr	r3, [pc, #412]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	4a66      	ldr	r2, [pc, #408]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028e8:	f023 0304 	bic.w	r3, r3, #4
 80028ec:	6213      	str	r3, [r2, #32]
 80028ee:	e01c      	b.n	800292a <HAL_RCC_OscConfig+0x36e>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	2b05      	cmp	r3, #5
 80028f6:	d10c      	bne.n	8002912 <HAL_RCC_OscConfig+0x356>
 80028f8:	4b61      	ldr	r3, [pc, #388]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	4a60      	ldr	r2, [pc, #384]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80028fe:	f043 0304 	orr.w	r3, r3, #4
 8002902:	6213      	str	r3, [r2, #32]
 8002904:	4b5e      	ldr	r3, [pc, #376]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	4a5d      	ldr	r2, [pc, #372]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	6213      	str	r3, [r2, #32]
 8002910:	e00b      	b.n	800292a <HAL_RCC_OscConfig+0x36e>
 8002912:	4b5b      	ldr	r3, [pc, #364]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	4a5a      	ldr	r2, [pc, #360]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	f023 0301 	bic.w	r3, r3, #1
 800291c:	6213      	str	r3, [r2, #32]
 800291e:	4b58      	ldr	r3, [pc, #352]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	4a57      	ldr	r2, [pc, #348]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002924:	f023 0304 	bic.w	r3, r3, #4
 8002928:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d015      	beq.n	800295e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002932:	f7fe fb7b 	bl	800102c <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002938:	e00a      	b.n	8002950 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293a:	f7fe fb77 	bl	800102c <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	f241 3288 	movw	r2, #5000	; 0x1388
 8002948:	4293      	cmp	r3, r2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e0b1      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002950:	4b4b      	ldr	r3, [pc, #300]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0ee      	beq.n	800293a <HAL_RCC_OscConfig+0x37e>
 800295c:	e014      	b.n	8002988 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800295e:	f7fe fb65 	bl	800102c <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002964:	e00a      	b.n	800297c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002966:	f7fe fb61 	bl	800102c <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	f241 3288 	movw	r2, #5000	; 0x1388
 8002974:	4293      	cmp	r3, r2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e09b      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800297c:	4b40      	ldr	r3, [pc, #256]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1ee      	bne.n	8002966 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002988:	7dfb      	ldrb	r3, [r7, #23]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d105      	bne.n	800299a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800298e:	4b3c      	ldr	r3, [pc, #240]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	4a3b      	ldr	r2, [pc, #236]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002994:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002998:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 8087 	beq.w	8002ab2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029a4:	4b36      	ldr	r3, [pc, #216]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f003 030c 	and.w	r3, r3, #12
 80029ac:	2b08      	cmp	r3, #8
 80029ae:	d061      	beq.n	8002a74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69db      	ldr	r3, [r3, #28]
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d146      	bne.n	8002a46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b8:	4b33      	ldr	r3, [pc, #204]	; (8002a88 <HAL_RCC_OscConfig+0x4cc>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029be:	f7fe fb35 	bl	800102c <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c6:	f7fe fb31 	bl	800102c <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e06d      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d8:	4b29      	ldr	r3, [pc, #164]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1f0      	bne.n	80029c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029ec:	d108      	bne.n	8002a00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029ee:	4b24      	ldr	r3, [pc, #144]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	4921      	ldr	r1, [pc, #132]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a00:	4b1f      	ldr	r3, [pc, #124]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a19      	ldr	r1, [r3, #32]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a10:	430b      	orrs	r3, r1
 8002a12:	491b      	ldr	r1, [pc, #108]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a18:	4b1b      	ldr	r3, [pc, #108]	; (8002a88 <HAL_RCC_OscConfig+0x4cc>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1e:	f7fe fb05 	bl	800102c <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a26:	f7fe fb01 	bl	800102c <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e03d      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a38:	4b11      	ldr	r3, [pc, #68]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x46a>
 8002a44:	e035      	b.n	8002ab2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a46:	4b10      	ldr	r3, [pc, #64]	; (8002a88 <HAL_RCC_OscConfig+0x4cc>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4c:	f7fe faee 	bl	800102c <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a54:	f7fe faea 	bl	800102c <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e026      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a66:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <HAL_RCC_OscConfig+0x4c4>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1f0      	bne.n	8002a54 <HAL_RCC_OscConfig+0x498>
 8002a72:	e01e      	b.n	8002ab2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d107      	bne.n	8002a8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e019      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
 8002a80:	40021000 	.word	0x40021000
 8002a84:	40007000 	.word	0x40007000
 8002a88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <HAL_RCC_OscConfig+0x500>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d106      	bne.n	8002aae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d001      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e000      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40021000 	.word	0x40021000

08002ac0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e0d0      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad4:	4b6a      	ldr	r3, [pc, #424]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0307 	and.w	r3, r3, #7
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d910      	bls.n	8002b04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae2:	4b67      	ldr	r3, [pc, #412]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f023 0207 	bic.w	r2, r3, #7
 8002aea:	4965      	ldr	r1, [pc, #404]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af2:	4b63      	ldr	r3, [pc, #396]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e0b8      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d020      	beq.n	8002b52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0304 	and.w	r3, r3, #4
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d005      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b1c:	4b59      	ldr	r3, [pc, #356]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	4a58      	ldr	r2, [pc, #352]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0308 	and.w	r3, r3, #8
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b34:	4b53      	ldr	r3, [pc, #332]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	4a52      	ldr	r2, [pc, #328]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b3a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b40:	4b50      	ldr	r3, [pc, #320]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	494d      	ldr	r1, [pc, #308]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d040      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d107      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b66:	4b47      	ldr	r3, [pc, #284]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d115      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e07f      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d107      	bne.n	8002b8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b7e:	4b41      	ldr	r3, [pc, #260]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d109      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e073      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b8e:	4b3d      	ldr	r3, [pc, #244]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e06b      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b9e:	4b39      	ldr	r3, [pc, #228]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f023 0203 	bic.w	r2, r3, #3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4936      	ldr	r1, [pc, #216]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bb0:	f7fe fa3c 	bl	800102c <HAL_GetTick>
 8002bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb6:	e00a      	b.n	8002bce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb8:	f7fe fa38 	bl	800102c <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e053      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bce:	4b2d      	ldr	r3, [pc, #180]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f003 020c 	and.w	r2, r3, #12
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d1eb      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002be0:	4b27      	ldr	r3, [pc, #156]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d210      	bcs.n	8002c10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bee:	4b24      	ldr	r3, [pc, #144]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f023 0207 	bic.w	r2, r3, #7
 8002bf6:	4922      	ldr	r1, [pc, #136]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfe:	4b20      	ldr	r3, [pc, #128]	; (8002c80 <HAL_RCC_ClockConfig+0x1c0>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d001      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e032      	b.n	8002c76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d008      	beq.n	8002c2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c1c:	4b19      	ldr	r3, [pc, #100]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	4916      	ldr	r1, [pc, #88]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0308 	and.w	r3, r3, #8
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d009      	beq.n	8002c4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c3a:	4b12      	ldr	r3, [pc, #72]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	490e      	ldr	r1, [pc, #56]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c4e:	f000 f821 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002c52:	4602      	mov	r2, r0
 8002c54:	4b0b      	ldr	r3, [pc, #44]	; (8002c84 <HAL_RCC_ClockConfig+0x1c4>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	091b      	lsrs	r3, r3, #4
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	490a      	ldr	r1, [pc, #40]	; (8002c88 <HAL_RCC_ClockConfig+0x1c8>)
 8002c60:	5ccb      	ldrb	r3, [r1, r3]
 8002c62:	fa22 f303 	lsr.w	r3, r2, r3
 8002c66:	4a09      	ldr	r2, [pc, #36]	; (8002c8c <HAL_RCC_ClockConfig+0x1cc>)
 8002c68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c6a:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <HAL_RCC_ClockConfig+0x1d0>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7fe f99a 	bl	8000fa8 <HAL_InitTick>

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40022000 	.word	0x40022000
 8002c84:	40021000 	.word	0x40021000
 8002c88:	08003b04 	.word	0x08003b04
 8002c8c:	20000000 	.word	0x20000000
 8002c90:	20000004 	.word	0x20000004

08002c94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c94:	b490      	push	{r4, r7}
 8002c96:	b08a      	sub	sp, #40	; 0x28
 8002c98:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002c9a:	4b29      	ldr	r3, [pc, #164]	; (8002d40 <HAL_RCC_GetSysClockFreq+0xac>)
 8002c9c:	1d3c      	adds	r4, r7, #4
 8002c9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ca0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ca4:	f240 2301 	movw	r3, #513	; 0x201
 8002ca8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	2300      	movs	r3, #0
 8002cb0:	61bb      	str	r3, [r7, #24]
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002cbe:	4b21      	ldr	r3, [pc, #132]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f003 030c 	and.w	r3, r3, #12
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d002      	beq.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x40>
 8002cce:	2b08      	cmp	r3, #8
 8002cd0:	d003      	beq.n	8002cda <HAL_RCC_GetSysClockFreq+0x46>
 8002cd2:	e02b      	b.n	8002d2c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cd4:	4b1c      	ldr	r3, [pc, #112]	; (8002d48 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002cd6:	623b      	str	r3, [r7, #32]
      break;
 8002cd8:	e02b      	b.n	8002d32 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	0c9b      	lsrs	r3, r3, #18
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	3328      	adds	r3, #40	; 0x28
 8002ce4:	443b      	add	r3, r7
 8002ce6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002cea:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d012      	beq.n	8002d1c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cf6:	4b13      	ldr	r3, [pc, #76]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	0c5b      	lsrs	r3, r3, #17
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	3328      	adds	r3, #40	; 0x28
 8002d02:	443b      	add	r3, r7
 8002d04:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d08:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	4a0e      	ldr	r2, [pc, #56]	; (8002d48 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d0e:	fb03 f202 	mul.w	r2, r3, r2
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d18:	627b      	str	r3, [r7, #36]	; 0x24
 8002d1a:	e004      	b.n	8002d26 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	4a0b      	ldr	r2, [pc, #44]	; (8002d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d20:	fb02 f303 	mul.w	r3, r2, r3
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	623b      	str	r3, [r7, #32]
      break;
 8002d2a:	e002      	b.n	8002d32 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d2c:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d2e:	623b      	str	r3, [r7, #32]
      break;
 8002d30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d32:	6a3b      	ldr	r3, [r7, #32]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3728      	adds	r7, #40	; 0x28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bc90      	pop	{r4, r7}
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	08003af4 	.word	0x08003af4
 8002d44:	40021000 	.word	0x40021000
 8002d48:	007a1200 	.word	0x007a1200
 8002d4c:	003d0900 	.word	0x003d0900

08002d50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d54:	4b02      	ldr	r3, [pc, #8]	; (8002d60 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d56:	681b      	ldr	r3, [r3, #0]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bc80      	pop	{r7}
 8002d5e:	4770      	bx	lr
 8002d60:	20000000 	.word	0x20000000

08002d64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d68:	f7ff fff2 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	4b05      	ldr	r3, [pc, #20]	; (8002d84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	0a1b      	lsrs	r3, r3, #8
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	4903      	ldr	r1, [pc, #12]	; (8002d88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d7a:	5ccb      	ldrb	r3, [r1, r3]
 8002d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40021000 	.word	0x40021000
 8002d88:	08003b14 	.word	0x08003b14

08002d8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d90:	f7ff ffde 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d94:	4602      	mov	r2, r0
 8002d96:	4b05      	ldr	r3, [pc, #20]	; (8002dac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	0adb      	lsrs	r3, r3, #11
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	4903      	ldr	r1, [pc, #12]	; (8002db0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002da2:	5ccb      	ldrb	r3, [r1, r3]
 8002da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	40021000 	.word	0x40021000
 8002db0:	08003b14 	.word	0x08003b14

08002db4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002dbc:	4b0a      	ldr	r3, [pc, #40]	; (8002de8 <RCC_Delay+0x34>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0a      	ldr	r2, [pc, #40]	; (8002dec <RCC_Delay+0x38>)
 8002dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc6:	0a5b      	lsrs	r3, r3, #9
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	fb02 f303 	mul.w	r3, r2, r3
 8002dce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dd0:	bf00      	nop
  }
  while (Delay --);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	1e5a      	subs	r2, r3, #1
 8002dd6:	60fa      	str	r2, [r7, #12]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1f9      	bne.n	8002dd0 <RCC_Delay+0x1c>
}
 8002ddc:	bf00      	nop
 8002dde:	bf00      	nop
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	20000000 	.word	0x20000000
 8002dec:	10624dd3 	.word	0x10624dd3

08002df0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e03f      	b.n	8002e82 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d106      	bne.n	8002e1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7fd ffe0 	bl	8000ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2224      	movs	r2, #36	; 0x24
 8002e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f905 	bl	8003044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	691a      	ldr	r2, [r3, #16]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	695a      	ldr	r2, [r3, #20]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b08a      	sub	sp, #40	; 0x28
 8002e8e:	af02      	add	r7, sp, #8
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	603b      	str	r3, [r7, #0]
 8002e96:	4613      	mov	r3, r2
 8002e98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b20      	cmp	r3, #32
 8002ea8:	d17c      	bne.n	8002fa4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d002      	beq.n	8002eb6 <HAL_UART_Transmit+0x2c>
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e075      	b.n	8002fa6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d101      	bne.n	8002ec8 <HAL_UART_Transmit+0x3e>
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	e06e      	b.n	8002fa6 <HAL_UART_Transmit+0x11c>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2221      	movs	r2, #33	; 0x21
 8002eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ede:	f7fe f8a5 	bl	800102c <HAL_GetTick>
 8002ee2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	88fa      	ldrh	r2, [r7, #6]
 8002ee8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	88fa      	ldrh	r2, [r7, #6]
 8002eee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ef8:	d108      	bne.n	8002f0c <HAL_UART_Transmit+0x82>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d104      	bne.n	8002f0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	61bb      	str	r3, [r7, #24]
 8002f0a:	e003      	b.n	8002f14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f10:	2300      	movs	r3, #0
 8002f12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002f1c:	e02a      	b.n	8002f74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	2200      	movs	r2, #0
 8002f26:	2180      	movs	r1, #128	; 0x80
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 f840 	bl	8002fae <UART_WaitOnFlagUntilTimeout>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e036      	b.n	8002fa6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10b      	bne.n	8002f56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	461a      	mov	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	3302      	adds	r3, #2
 8002f52:	61bb      	str	r3, [r7, #24]
 8002f54:	e007      	b.n	8002f66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	781a      	ldrb	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	3301      	adds	r3, #1
 8002f64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1cf      	bne.n	8002f1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	9300      	str	r3, [sp, #0]
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2200      	movs	r2, #0
 8002f86:	2140      	movs	r1, #64	; 0x40
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 f810 	bl	8002fae <UART_WaitOnFlagUntilTimeout>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e006      	b.n	8002fa6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e000      	b.n	8002fa6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002fa4:	2302      	movs	r3, #2
  }
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3720      	adds	r7, #32
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b084      	sub	sp, #16
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	60f8      	str	r0, [r7, #12]
 8002fb6:	60b9      	str	r1, [r7, #8]
 8002fb8:	603b      	str	r3, [r7, #0]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fbe:	e02c      	b.n	800301a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc6:	d028      	beq.n	800301a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0x30>
 8002fce:	f7fe f82d 	bl	800102c <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d21d      	bcs.n	800301a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68da      	ldr	r2, [r3, #12]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002fec:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	695a      	ldr	r2, [r3, #20]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 0201 	bic.w	r2, r2, #1
 8002ffc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2220      	movs	r2, #32
 8003002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2220      	movs	r2, #32
 800300a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e00f      	b.n	800303a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	4013      	ands	r3, r2
 8003024:	68ba      	ldr	r2, [r7, #8]
 8003026:	429a      	cmp	r2, r3
 8003028:	bf0c      	ite	eq
 800302a:	2301      	moveq	r3, #1
 800302c:	2300      	movne	r3, #0
 800302e:	b2db      	uxtb	r3, r3
 8003030:	461a      	mov	r2, r3
 8003032:	79fb      	ldrb	r3, [r7, #7]
 8003034:	429a      	cmp	r2, r3
 8003036:	d0c3      	beq.n	8002fc0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	431a      	orrs	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	4313      	orrs	r3, r2
 8003072:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800307e:	f023 030c 	bic.w	r3, r3, #12
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	68b9      	ldr	r1, [r7, #8]
 8003088:	430b      	orrs	r3, r1
 800308a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699a      	ldr	r2, [r3, #24]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a2c      	ldr	r2, [pc, #176]	; (8003158 <UART_SetConfig+0x114>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d103      	bne.n	80030b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80030ac:	f7ff fe6e 	bl	8002d8c <HAL_RCC_GetPCLK2Freq>
 80030b0:	60f8      	str	r0, [r7, #12]
 80030b2:	e002      	b.n	80030ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80030b4:	f7ff fe56 	bl	8002d64 <HAL_RCC_GetPCLK1Freq>
 80030b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	4613      	mov	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4413      	add	r3, r2
 80030c2:	009a      	lsls	r2, r3, #2
 80030c4:	441a      	add	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d0:	4a22      	ldr	r2, [pc, #136]	; (800315c <UART_SetConfig+0x118>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	095b      	lsrs	r3, r3, #5
 80030d8:	0119      	lsls	r1, r3, #4
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	4613      	mov	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	009a      	lsls	r2, r3, #2
 80030e4:	441a      	add	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80030f0:	4b1a      	ldr	r3, [pc, #104]	; (800315c <UART_SetConfig+0x118>)
 80030f2:	fba3 0302 	umull	r0, r3, r3, r2
 80030f6:	095b      	lsrs	r3, r3, #5
 80030f8:	2064      	movs	r0, #100	; 0x64
 80030fa:	fb00 f303 	mul.w	r3, r0, r3
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	3332      	adds	r3, #50	; 0x32
 8003104:	4a15      	ldr	r2, [pc, #84]	; (800315c <UART_SetConfig+0x118>)
 8003106:	fba2 2303 	umull	r2, r3, r2, r3
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003110:	4419      	add	r1, r3
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	4613      	mov	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	009a      	lsls	r2, r3, #2
 800311c:	441a      	add	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	fbb2 f2f3 	udiv	r2, r2, r3
 8003128:	4b0c      	ldr	r3, [pc, #48]	; (800315c <UART_SetConfig+0x118>)
 800312a:	fba3 0302 	umull	r0, r3, r3, r2
 800312e:	095b      	lsrs	r3, r3, #5
 8003130:	2064      	movs	r0, #100	; 0x64
 8003132:	fb00 f303 	mul.w	r3, r0, r3
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	3332      	adds	r3, #50	; 0x32
 800313c:	4a07      	ldr	r2, [pc, #28]	; (800315c <UART_SetConfig+0x118>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	f003 020f 	and.w	r2, r3, #15
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	440a      	add	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003150:	bf00      	nop
 8003152:	3710      	adds	r7, #16
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40013800 	.word	0x40013800
 800315c:	51eb851f 	.word	0x51eb851f

08003160 <__errno>:
 8003160:	4b01      	ldr	r3, [pc, #4]	; (8003168 <__errno+0x8>)
 8003162:	6818      	ldr	r0, [r3, #0]
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	2000000c 	.word	0x2000000c

0800316c <__libc_init_array>:
 800316c:	b570      	push	{r4, r5, r6, lr}
 800316e:	2600      	movs	r6, #0
 8003170:	4d0c      	ldr	r5, [pc, #48]	; (80031a4 <__libc_init_array+0x38>)
 8003172:	4c0d      	ldr	r4, [pc, #52]	; (80031a8 <__libc_init_array+0x3c>)
 8003174:	1b64      	subs	r4, r4, r5
 8003176:	10a4      	asrs	r4, r4, #2
 8003178:	42a6      	cmp	r6, r4
 800317a:	d109      	bne.n	8003190 <__libc_init_array+0x24>
 800317c:	f000 fc9c 	bl	8003ab8 <_init>
 8003180:	2600      	movs	r6, #0
 8003182:	4d0a      	ldr	r5, [pc, #40]	; (80031ac <__libc_init_array+0x40>)
 8003184:	4c0a      	ldr	r4, [pc, #40]	; (80031b0 <__libc_init_array+0x44>)
 8003186:	1b64      	subs	r4, r4, r5
 8003188:	10a4      	asrs	r4, r4, #2
 800318a:	42a6      	cmp	r6, r4
 800318c:	d105      	bne.n	800319a <__libc_init_array+0x2e>
 800318e:	bd70      	pop	{r4, r5, r6, pc}
 8003190:	f855 3b04 	ldr.w	r3, [r5], #4
 8003194:	4798      	blx	r3
 8003196:	3601      	adds	r6, #1
 8003198:	e7ee      	b.n	8003178 <__libc_init_array+0xc>
 800319a:	f855 3b04 	ldr.w	r3, [r5], #4
 800319e:	4798      	blx	r3
 80031a0:	3601      	adds	r6, #1
 80031a2:	e7f2      	b.n	800318a <__libc_init_array+0x1e>
 80031a4:	08003b50 	.word	0x08003b50
 80031a8:	08003b50 	.word	0x08003b50
 80031ac:	08003b50 	.word	0x08003b50
 80031b0:	08003b54 	.word	0x08003b54

080031b4 <memset>:
 80031b4:	4603      	mov	r3, r0
 80031b6:	4402      	add	r2, r0
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d100      	bne.n	80031be <memset+0xa>
 80031bc:	4770      	bx	lr
 80031be:	f803 1b01 	strb.w	r1, [r3], #1
 80031c2:	e7f9      	b.n	80031b8 <memset+0x4>

080031c4 <siprintf>:
 80031c4:	b40e      	push	{r1, r2, r3}
 80031c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80031ca:	b500      	push	{lr}
 80031cc:	b09c      	sub	sp, #112	; 0x70
 80031ce:	ab1d      	add	r3, sp, #116	; 0x74
 80031d0:	9002      	str	r0, [sp, #8]
 80031d2:	9006      	str	r0, [sp, #24]
 80031d4:	9107      	str	r1, [sp, #28]
 80031d6:	9104      	str	r1, [sp, #16]
 80031d8:	4808      	ldr	r0, [pc, #32]	; (80031fc <siprintf+0x38>)
 80031da:	4909      	ldr	r1, [pc, #36]	; (8003200 <siprintf+0x3c>)
 80031dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80031e0:	9105      	str	r1, [sp, #20]
 80031e2:	6800      	ldr	r0, [r0, #0]
 80031e4:	a902      	add	r1, sp, #8
 80031e6:	9301      	str	r3, [sp, #4]
 80031e8:	f000 f868 	bl	80032bc <_svfiprintf_r>
 80031ec:	2200      	movs	r2, #0
 80031ee:	9b02      	ldr	r3, [sp, #8]
 80031f0:	701a      	strb	r2, [r3, #0]
 80031f2:	b01c      	add	sp, #112	; 0x70
 80031f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80031f8:	b003      	add	sp, #12
 80031fa:	4770      	bx	lr
 80031fc:	2000000c 	.word	0x2000000c
 8003200:	ffff0208 	.word	0xffff0208

08003204 <__ssputs_r>:
 8003204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003208:	688e      	ldr	r6, [r1, #8]
 800320a:	4682      	mov	sl, r0
 800320c:	429e      	cmp	r6, r3
 800320e:	460c      	mov	r4, r1
 8003210:	4690      	mov	r8, r2
 8003212:	461f      	mov	r7, r3
 8003214:	d838      	bhi.n	8003288 <__ssputs_r+0x84>
 8003216:	898a      	ldrh	r2, [r1, #12]
 8003218:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800321c:	d032      	beq.n	8003284 <__ssputs_r+0x80>
 800321e:	6825      	ldr	r5, [r4, #0]
 8003220:	6909      	ldr	r1, [r1, #16]
 8003222:	3301      	adds	r3, #1
 8003224:	eba5 0901 	sub.w	r9, r5, r1
 8003228:	6965      	ldr	r5, [r4, #20]
 800322a:	444b      	add	r3, r9
 800322c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003230:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003234:	106d      	asrs	r5, r5, #1
 8003236:	429d      	cmp	r5, r3
 8003238:	bf38      	it	cc
 800323a:	461d      	movcc	r5, r3
 800323c:	0553      	lsls	r3, r2, #21
 800323e:	d531      	bpl.n	80032a4 <__ssputs_r+0xa0>
 8003240:	4629      	mov	r1, r5
 8003242:	f000 fb6f 	bl	8003924 <_malloc_r>
 8003246:	4606      	mov	r6, r0
 8003248:	b950      	cbnz	r0, 8003260 <__ssputs_r+0x5c>
 800324a:	230c      	movs	r3, #12
 800324c:	f04f 30ff 	mov.w	r0, #4294967295
 8003250:	f8ca 3000 	str.w	r3, [sl]
 8003254:	89a3      	ldrh	r3, [r4, #12]
 8003256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800325a:	81a3      	strh	r3, [r4, #12]
 800325c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003260:	464a      	mov	r2, r9
 8003262:	6921      	ldr	r1, [r4, #16]
 8003264:	f000 face 	bl	8003804 <memcpy>
 8003268:	89a3      	ldrh	r3, [r4, #12]
 800326a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800326e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003272:	81a3      	strh	r3, [r4, #12]
 8003274:	6126      	str	r6, [r4, #16]
 8003276:	444e      	add	r6, r9
 8003278:	6026      	str	r6, [r4, #0]
 800327a:	463e      	mov	r6, r7
 800327c:	6165      	str	r5, [r4, #20]
 800327e:	eba5 0509 	sub.w	r5, r5, r9
 8003282:	60a5      	str	r5, [r4, #8]
 8003284:	42be      	cmp	r6, r7
 8003286:	d900      	bls.n	800328a <__ssputs_r+0x86>
 8003288:	463e      	mov	r6, r7
 800328a:	4632      	mov	r2, r6
 800328c:	4641      	mov	r1, r8
 800328e:	6820      	ldr	r0, [r4, #0]
 8003290:	f000 fac6 	bl	8003820 <memmove>
 8003294:	68a3      	ldr	r3, [r4, #8]
 8003296:	2000      	movs	r0, #0
 8003298:	1b9b      	subs	r3, r3, r6
 800329a:	60a3      	str	r3, [r4, #8]
 800329c:	6823      	ldr	r3, [r4, #0]
 800329e:	4433      	add	r3, r6
 80032a0:	6023      	str	r3, [r4, #0]
 80032a2:	e7db      	b.n	800325c <__ssputs_r+0x58>
 80032a4:	462a      	mov	r2, r5
 80032a6:	f000 fbb1 	bl	8003a0c <_realloc_r>
 80032aa:	4606      	mov	r6, r0
 80032ac:	2800      	cmp	r0, #0
 80032ae:	d1e1      	bne.n	8003274 <__ssputs_r+0x70>
 80032b0:	4650      	mov	r0, sl
 80032b2:	6921      	ldr	r1, [r4, #16]
 80032b4:	f000 face 	bl	8003854 <_free_r>
 80032b8:	e7c7      	b.n	800324a <__ssputs_r+0x46>
	...

080032bc <_svfiprintf_r>:
 80032bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032c0:	4698      	mov	r8, r3
 80032c2:	898b      	ldrh	r3, [r1, #12]
 80032c4:	4607      	mov	r7, r0
 80032c6:	061b      	lsls	r3, r3, #24
 80032c8:	460d      	mov	r5, r1
 80032ca:	4614      	mov	r4, r2
 80032cc:	b09d      	sub	sp, #116	; 0x74
 80032ce:	d50e      	bpl.n	80032ee <_svfiprintf_r+0x32>
 80032d0:	690b      	ldr	r3, [r1, #16]
 80032d2:	b963      	cbnz	r3, 80032ee <_svfiprintf_r+0x32>
 80032d4:	2140      	movs	r1, #64	; 0x40
 80032d6:	f000 fb25 	bl	8003924 <_malloc_r>
 80032da:	6028      	str	r0, [r5, #0]
 80032dc:	6128      	str	r0, [r5, #16]
 80032de:	b920      	cbnz	r0, 80032ea <_svfiprintf_r+0x2e>
 80032e0:	230c      	movs	r3, #12
 80032e2:	603b      	str	r3, [r7, #0]
 80032e4:	f04f 30ff 	mov.w	r0, #4294967295
 80032e8:	e0d1      	b.n	800348e <_svfiprintf_r+0x1d2>
 80032ea:	2340      	movs	r3, #64	; 0x40
 80032ec:	616b      	str	r3, [r5, #20]
 80032ee:	2300      	movs	r3, #0
 80032f0:	9309      	str	r3, [sp, #36]	; 0x24
 80032f2:	2320      	movs	r3, #32
 80032f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032f8:	2330      	movs	r3, #48	; 0x30
 80032fa:	f04f 0901 	mov.w	r9, #1
 80032fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8003302:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80034a8 <_svfiprintf_r+0x1ec>
 8003306:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800330a:	4623      	mov	r3, r4
 800330c:	469a      	mov	sl, r3
 800330e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003312:	b10a      	cbz	r2, 8003318 <_svfiprintf_r+0x5c>
 8003314:	2a25      	cmp	r2, #37	; 0x25
 8003316:	d1f9      	bne.n	800330c <_svfiprintf_r+0x50>
 8003318:	ebba 0b04 	subs.w	fp, sl, r4
 800331c:	d00b      	beq.n	8003336 <_svfiprintf_r+0x7a>
 800331e:	465b      	mov	r3, fp
 8003320:	4622      	mov	r2, r4
 8003322:	4629      	mov	r1, r5
 8003324:	4638      	mov	r0, r7
 8003326:	f7ff ff6d 	bl	8003204 <__ssputs_r>
 800332a:	3001      	adds	r0, #1
 800332c:	f000 80aa 	beq.w	8003484 <_svfiprintf_r+0x1c8>
 8003330:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003332:	445a      	add	r2, fp
 8003334:	9209      	str	r2, [sp, #36]	; 0x24
 8003336:	f89a 3000 	ldrb.w	r3, [sl]
 800333a:	2b00      	cmp	r3, #0
 800333c:	f000 80a2 	beq.w	8003484 <_svfiprintf_r+0x1c8>
 8003340:	2300      	movs	r3, #0
 8003342:	f04f 32ff 	mov.w	r2, #4294967295
 8003346:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800334a:	f10a 0a01 	add.w	sl, sl, #1
 800334e:	9304      	str	r3, [sp, #16]
 8003350:	9307      	str	r3, [sp, #28]
 8003352:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003356:	931a      	str	r3, [sp, #104]	; 0x68
 8003358:	4654      	mov	r4, sl
 800335a:	2205      	movs	r2, #5
 800335c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003360:	4851      	ldr	r0, [pc, #324]	; (80034a8 <_svfiprintf_r+0x1ec>)
 8003362:	f000 fa41 	bl	80037e8 <memchr>
 8003366:	9a04      	ldr	r2, [sp, #16]
 8003368:	b9d8      	cbnz	r0, 80033a2 <_svfiprintf_r+0xe6>
 800336a:	06d0      	lsls	r0, r2, #27
 800336c:	bf44      	itt	mi
 800336e:	2320      	movmi	r3, #32
 8003370:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003374:	0711      	lsls	r1, r2, #28
 8003376:	bf44      	itt	mi
 8003378:	232b      	movmi	r3, #43	; 0x2b
 800337a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800337e:	f89a 3000 	ldrb.w	r3, [sl]
 8003382:	2b2a      	cmp	r3, #42	; 0x2a
 8003384:	d015      	beq.n	80033b2 <_svfiprintf_r+0xf6>
 8003386:	4654      	mov	r4, sl
 8003388:	2000      	movs	r0, #0
 800338a:	f04f 0c0a 	mov.w	ip, #10
 800338e:	9a07      	ldr	r2, [sp, #28]
 8003390:	4621      	mov	r1, r4
 8003392:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003396:	3b30      	subs	r3, #48	; 0x30
 8003398:	2b09      	cmp	r3, #9
 800339a:	d94e      	bls.n	800343a <_svfiprintf_r+0x17e>
 800339c:	b1b0      	cbz	r0, 80033cc <_svfiprintf_r+0x110>
 800339e:	9207      	str	r2, [sp, #28]
 80033a0:	e014      	b.n	80033cc <_svfiprintf_r+0x110>
 80033a2:	eba0 0308 	sub.w	r3, r0, r8
 80033a6:	fa09 f303 	lsl.w	r3, r9, r3
 80033aa:	4313      	orrs	r3, r2
 80033ac:	46a2      	mov	sl, r4
 80033ae:	9304      	str	r3, [sp, #16]
 80033b0:	e7d2      	b.n	8003358 <_svfiprintf_r+0x9c>
 80033b2:	9b03      	ldr	r3, [sp, #12]
 80033b4:	1d19      	adds	r1, r3, #4
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	9103      	str	r1, [sp, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	bfbb      	ittet	lt
 80033be:	425b      	neglt	r3, r3
 80033c0:	f042 0202 	orrlt.w	r2, r2, #2
 80033c4:	9307      	strge	r3, [sp, #28]
 80033c6:	9307      	strlt	r3, [sp, #28]
 80033c8:	bfb8      	it	lt
 80033ca:	9204      	strlt	r2, [sp, #16]
 80033cc:	7823      	ldrb	r3, [r4, #0]
 80033ce:	2b2e      	cmp	r3, #46	; 0x2e
 80033d0:	d10c      	bne.n	80033ec <_svfiprintf_r+0x130>
 80033d2:	7863      	ldrb	r3, [r4, #1]
 80033d4:	2b2a      	cmp	r3, #42	; 0x2a
 80033d6:	d135      	bne.n	8003444 <_svfiprintf_r+0x188>
 80033d8:	9b03      	ldr	r3, [sp, #12]
 80033da:	3402      	adds	r4, #2
 80033dc:	1d1a      	adds	r2, r3, #4
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	9203      	str	r2, [sp, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	bfb8      	it	lt
 80033e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80033ea:	9305      	str	r3, [sp, #20]
 80033ec:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80034ac <_svfiprintf_r+0x1f0>
 80033f0:	2203      	movs	r2, #3
 80033f2:	4650      	mov	r0, sl
 80033f4:	7821      	ldrb	r1, [r4, #0]
 80033f6:	f000 f9f7 	bl	80037e8 <memchr>
 80033fa:	b140      	cbz	r0, 800340e <_svfiprintf_r+0x152>
 80033fc:	2340      	movs	r3, #64	; 0x40
 80033fe:	eba0 000a 	sub.w	r0, r0, sl
 8003402:	fa03 f000 	lsl.w	r0, r3, r0
 8003406:	9b04      	ldr	r3, [sp, #16]
 8003408:	3401      	adds	r4, #1
 800340a:	4303      	orrs	r3, r0
 800340c:	9304      	str	r3, [sp, #16]
 800340e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003412:	2206      	movs	r2, #6
 8003414:	4826      	ldr	r0, [pc, #152]	; (80034b0 <_svfiprintf_r+0x1f4>)
 8003416:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800341a:	f000 f9e5 	bl	80037e8 <memchr>
 800341e:	2800      	cmp	r0, #0
 8003420:	d038      	beq.n	8003494 <_svfiprintf_r+0x1d8>
 8003422:	4b24      	ldr	r3, [pc, #144]	; (80034b4 <_svfiprintf_r+0x1f8>)
 8003424:	bb1b      	cbnz	r3, 800346e <_svfiprintf_r+0x1b2>
 8003426:	9b03      	ldr	r3, [sp, #12]
 8003428:	3307      	adds	r3, #7
 800342a:	f023 0307 	bic.w	r3, r3, #7
 800342e:	3308      	adds	r3, #8
 8003430:	9303      	str	r3, [sp, #12]
 8003432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003434:	4433      	add	r3, r6
 8003436:	9309      	str	r3, [sp, #36]	; 0x24
 8003438:	e767      	b.n	800330a <_svfiprintf_r+0x4e>
 800343a:	460c      	mov	r4, r1
 800343c:	2001      	movs	r0, #1
 800343e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003442:	e7a5      	b.n	8003390 <_svfiprintf_r+0xd4>
 8003444:	2300      	movs	r3, #0
 8003446:	f04f 0c0a 	mov.w	ip, #10
 800344a:	4619      	mov	r1, r3
 800344c:	3401      	adds	r4, #1
 800344e:	9305      	str	r3, [sp, #20]
 8003450:	4620      	mov	r0, r4
 8003452:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003456:	3a30      	subs	r2, #48	; 0x30
 8003458:	2a09      	cmp	r2, #9
 800345a:	d903      	bls.n	8003464 <_svfiprintf_r+0x1a8>
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0c5      	beq.n	80033ec <_svfiprintf_r+0x130>
 8003460:	9105      	str	r1, [sp, #20]
 8003462:	e7c3      	b.n	80033ec <_svfiprintf_r+0x130>
 8003464:	4604      	mov	r4, r0
 8003466:	2301      	movs	r3, #1
 8003468:	fb0c 2101 	mla	r1, ip, r1, r2
 800346c:	e7f0      	b.n	8003450 <_svfiprintf_r+0x194>
 800346e:	ab03      	add	r3, sp, #12
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	462a      	mov	r2, r5
 8003474:	4638      	mov	r0, r7
 8003476:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <_svfiprintf_r+0x1fc>)
 8003478:	a904      	add	r1, sp, #16
 800347a:	f3af 8000 	nop.w
 800347e:	1c42      	adds	r2, r0, #1
 8003480:	4606      	mov	r6, r0
 8003482:	d1d6      	bne.n	8003432 <_svfiprintf_r+0x176>
 8003484:	89ab      	ldrh	r3, [r5, #12]
 8003486:	065b      	lsls	r3, r3, #25
 8003488:	f53f af2c 	bmi.w	80032e4 <_svfiprintf_r+0x28>
 800348c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800348e:	b01d      	add	sp, #116	; 0x74
 8003490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003494:	ab03      	add	r3, sp, #12
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	462a      	mov	r2, r5
 800349a:	4638      	mov	r0, r7
 800349c:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <_svfiprintf_r+0x1fc>)
 800349e:	a904      	add	r1, sp, #16
 80034a0:	f000 f87c 	bl	800359c <_printf_i>
 80034a4:	e7eb      	b.n	800347e <_svfiprintf_r+0x1c2>
 80034a6:	bf00      	nop
 80034a8:	08003b1c 	.word	0x08003b1c
 80034ac:	08003b22 	.word	0x08003b22
 80034b0:	08003b26 	.word	0x08003b26
 80034b4:	00000000 	.word	0x00000000
 80034b8:	08003205 	.word	0x08003205

080034bc <_printf_common>:
 80034bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c0:	4616      	mov	r6, r2
 80034c2:	4699      	mov	r9, r3
 80034c4:	688a      	ldr	r2, [r1, #8]
 80034c6:	690b      	ldr	r3, [r1, #16]
 80034c8:	4607      	mov	r7, r0
 80034ca:	4293      	cmp	r3, r2
 80034cc:	bfb8      	it	lt
 80034ce:	4613      	movlt	r3, r2
 80034d0:	6033      	str	r3, [r6, #0]
 80034d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034d6:	460c      	mov	r4, r1
 80034d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034dc:	b10a      	cbz	r2, 80034e2 <_printf_common+0x26>
 80034de:	3301      	adds	r3, #1
 80034e0:	6033      	str	r3, [r6, #0]
 80034e2:	6823      	ldr	r3, [r4, #0]
 80034e4:	0699      	lsls	r1, r3, #26
 80034e6:	bf42      	ittt	mi
 80034e8:	6833      	ldrmi	r3, [r6, #0]
 80034ea:	3302      	addmi	r3, #2
 80034ec:	6033      	strmi	r3, [r6, #0]
 80034ee:	6825      	ldr	r5, [r4, #0]
 80034f0:	f015 0506 	ands.w	r5, r5, #6
 80034f4:	d106      	bne.n	8003504 <_printf_common+0x48>
 80034f6:	f104 0a19 	add.w	sl, r4, #25
 80034fa:	68e3      	ldr	r3, [r4, #12]
 80034fc:	6832      	ldr	r2, [r6, #0]
 80034fe:	1a9b      	subs	r3, r3, r2
 8003500:	42ab      	cmp	r3, r5
 8003502:	dc28      	bgt.n	8003556 <_printf_common+0x9a>
 8003504:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003508:	1e13      	subs	r3, r2, #0
 800350a:	6822      	ldr	r2, [r4, #0]
 800350c:	bf18      	it	ne
 800350e:	2301      	movne	r3, #1
 8003510:	0692      	lsls	r2, r2, #26
 8003512:	d42d      	bmi.n	8003570 <_printf_common+0xb4>
 8003514:	4649      	mov	r1, r9
 8003516:	4638      	mov	r0, r7
 8003518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800351c:	47c0      	blx	r8
 800351e:	3001      	adds	r0, #1
 8003520:	d020      	beq.n	8003564 <_printf_common+0xa8>
 8003522:	6823      	ldr	r3, [r4, #0]
 8003524:	68e5      	ldr	r5, [r4, #12]
 8003526:	f003 0306 	and.w	r3, r3, #6
 800352a:	2b04      	cmp	r3, #4
 800352c:	bf18      	it	ne
 800352e:	2500      	movne	r5, #0
 8003530:	6832      	ldr	r2, [r6, #0]
 8003532:	f04f 0600 	mov.w	r6, #0
 8003536:	68a3      	ldr	r3, [r4, #8]
 8003538:	bf08      	it	eq
 800353a:	1aad      	subeq	r5, r5, r2
 800353c:	6922      	ldr	r2, [r4, #16]
 800353e:	bf08      	it	eq
 8003540:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003544:	4293      	cmp	r3, r2
 8003546:	bfc4      	itt	gt
 8003548:	1a9b      	subgt	r3, r3, r2
 800354a:	18ed      	addgt	r5, r5, r3
 800354c:	341a      	adds	r4, #26
 800354e:	42b5      	cmp	r5, r6
 8003550:	d11a      	bne.n	8003588 <_printf_common+0xcc>
 8003552:	2000      	movs	r0, #0
 8003554:	e008      	b.n	8003568 <_printf_common+0xac>
 8003556:	2301      	movs	r3, #1
 8003558:	4652      	mov	r2, sl
 800355a:	4649      	mov	r1, r9
 800355c:	4638      	mov	r0, r7
 800355e:	47c0      	blx	r8
 8003560:	3001      	adds	r0, #1
 8003562:	d103      	bne.n	800356c <_printf_common+0xb0>
 8003564:	f04f 30ff 	mov.w	r0, #4294967295
 8003568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800356c:	3501      	adds	r5, #1
 800356e:	e7c4      	b.n	80034fa <_printf_common+0x3e>
 8003570:	2030      	movs	r0, #48	; 0x30
 8003572:	18e1      	adds	r1, r4, r3
 8003574:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800357e:	4422      	add	r2, r4
 8003580:	3302      	adds	r3, #2
 8003582:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003586:	e7c5      	b.n	8003514 <_printf_common+0x58>
 8003588:	2301      	movs	r3, #1
 800358a:	4622      	mov	r2, r4
 800358c:	4649      	mov	r1, r9
 800358e:	4638      	mov	r0, r7
 8003590:	47c0      	blx	r8
 8003592:	3001      	adds	r0, #1
 8003594:	d0e6      	beq.n	8003564 <_printf_common+0xa8>
 8003596:	3601      	adds	r6, #1
 8003598:	e7d9      	b.n	800354e <_printf_common+0x92>
	...

0800359c <_printf_i>:
 800359c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035a0:	7e0f      	ldrb	r7, [r1, #24]
 80035a2:	4691      	mov	r9, r2
 80035a4:	2f78      	cmp	r7, #120	; 0x78
 80035a6:	4680      	mov	r8, r0
 80035a8:	460c      	mov	r4, r1
 80035aa:	469a      	mov	sl, r3
 80035ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80035ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80035b2:	d807      	bhi.n	80035c4 <_printf_i+0x28>
 80035b4:	2f62      	cmp	r7, #98	; 0x62
 80035b6:	d80a      	bhi.n	80035ce <_printf_i+0x32>
 80035b8:	2f00      	cmp	r7, #0
 80035ba:	f000 80d9 	beq.w	8003770 <_printf_i+0x1d4>
 80035be:	2f58      	cmp	r7, #88	; 0x58
 80035c0:	f000 80a4 	beq.w	800370c <_printf_i+0x170>
 80035c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035cc:	e03a      	b.n	8003644 <_printf_i+0xa8>
 80035ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035d2:	2b15      	cmp	r3, #21
 80035d4:	d8f6      	bhi.n	80035c4 <_printf_i+0x28>
 80035d6:	a101      	add	r1, pc, #4	; (adr r1, 80035dc <_printf_i+0x40>)
 80035d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035dc:	08003635 	.word	0x08003635
 80035e0:	08003649 	.word	0x08003649
 80035e4:	080035c5 	.word	0x080035c5
 80035e8:	080035c5 	.word	0x080035c5
 80035ec:	080035c5 	.word	0x080035c5
 80035f0:	080035c5 	.word	0x080035c5
 80035f4:	08003649 	.word	0x08003649
 80035f8:	080035c5 	.word	0x080035c5
 80035fc:	080035c5 	.word	0x080035c5
 8003600:	080035c5 	.word	0x080035c5
 8003604:	080035c5 	.word	0x080035c5
 8003608:	08003757 	.word	0x08003757
 800360c:	08003679 	.word	0x08003679
 8003610:	08003739 	.word	0x08003739
 8003614:	080035c5 	.word	0x080035c5
 8003618:	080035c5 	.word	0x080035c5
 800361c:	08003779 	.word	0x08003779
 8003620:	080035c5 	.word	0x080035c5
 8003624:	08003679 	.word	0x08003679
 8003628:	080035c5 	.word	0x080035c5
 800362c:	080035c5 	.word	0x080035c5
 8003630:	08003741 	.word	0x08003741
 8003634:	682b      	ldr	r3, [r5, #0]
 8003636:	1d1a      	adds	r2, r3, #4
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	602a      	str	r2, [r5, #0]
 800363c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003644:	2301      	movs	r3, #1
 8003646:	e0a4      	b.n	8003792 <_printf_i+0x1f6>
 8003648:	6820      	ldr	r0, [r4, #0]
 800364a:	6829      	ldr	r1, [r5, #0]
 800364c:	0606      	lsls	r6, r0, #24
 800364e:	f101 0304 	add.w	r3, r1, #4
 8003652:	d50a      	bpl.n	800366a <_printf_i+0xce>
 8003654:	680e      	ldr	r6, [r1, #0]
 8003656:	602b      	str	r3, [r5, #0]
 8003658:	2e00      	cmp	r6, #0
 800365a:	da03      	bge.n	8003664 <_printf_i+0xc8>
 800365c:	232d      	movs	r3, #45	; 0x2d
 800365e:	4276      	negs	r6, r6
 8003660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003664:	230a      	movs	r3, #10
 8003666:	485e      	ldr	r0, [pc, #376]	; (80037e0 <_printf_i+0x244>)
 8003668:	e019      	b.n	800369e <_printf_i+0x102>
 800366a:	680e      	ldr	r6, [r1, #0]
 800366c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003670:	602b      	str	r3, [r5, #0]
 8003672:	bf18      	it	ne
 8003674:	b236      	sxthne	r6, r6
 8003676:	e7ef      	b.n	8003658 <_printf_i+0xbc>
 8003678:	682b      	ldr	r3, [r5, #0]
 800367a:	6820      	ldr	r0, [r4, #0]
 800367c:	1d19      	adds	r1, r3, #4
 800367e:	6029      	str	r1, [r5, #0]
 8003680:	0601      	lsls	r1, r0, #24
 8003682:	d501      	bpl.n	8003688 <_printf_i+0xec>
 8003684:	681e      	ldr	r6, [r3, #0]
 8003686:	e002      	b.n	800368e <_printf_i+0xf2>
 8003688:	0646      	lsls	r6, r0, #25
 800368a:	d5fb      	bpl.n	8003684 <_printf_i+0xe8>
 800368c:	881e      	ldrh	r6, [r3, #0]
 800368e:	2f6f      	cmp	r7, #111	; 0x6f
 8003690:	bf0c      	ite	eq
 8003692:	2308      	moveq	r3, #8
 8003694:	230a      	movne	r3, #10
 8003696:	4852      	ldr	r0, [pc, #328]	; (80037e0 <_printf_i+0x244>)
 8003698:	2100      	movs	r1, #0
 800369a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800369e:	6865      	ldr	r5, [r4, #4]
 80036a0:	2d00      	cmp	r5, #0
 80036a2:	bfa8      	it	ge
 80036a4:	6821      	ldrge	r1, [r4, #0]
 80036a6:	60a5      	str	r5, [r4, #8]
 80036a8:	bfa4      	itt	ge
 80036aa:	f021 0104 	bicge.w	r1, r1, #4
 80036ae:	6021      	strge	r1, [r4, #0]
 80036b0:	b90e      	cbnz	r6, 80036b6 <_printf_i+0x11a>
 80036b2:	2d00      	cmp	r5, #0
 80036b4:	d04d      	beq.n	8003752 <_printf_i+0x1b6>
 80036b6:	4615      	mov	r5, r2
 80036b8:	fbb6 f1f3 	udiv	r1, r6, r3
 80036bc:	fb03 6711 	mls	r7, r3, r1, r6
 80036c0:	5dc7      	ldrb	r7, [r0, r7]
 80036c2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80036c6:	4637      	mov	r7, r6
 80036c8:	42bb      	cmp	r3, r7
 80036ca:	460e      	mov	r6, r1
 80036cc:	d9f4      	bls.n	80036b8 <_printf_i+0x11c>
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	d10b      	bne.n	80036ea <_printf_i+0x14e>
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	07de      	lsls	r6, r3, #31
 80036d6:	d508      	bpl.n	80036ea <_printf_i+0x14e>
 80036d8:	6923      	ldr	r3, [r4, #16]
 80036da:	6861      	ldr	r1, [r4, #4]
 80036dc:	4299      	cmp	r1, r3
 80036de:	bfde      	ittt	le
 80036e0:	2330      	movle	r3, #48	; 0x30
 80036e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80036ea:	1b52      	subs	r2, r2, r5
 80036ec:	6122      	str	r2, [r4, #16]
 80036ee:	464b      	mov	r3, r9
 80036f0:	4621      	mov	r1, r4
 80036f2:	4640      	mov	r0, r8
 80036f4:	f8cd a000 	str.w	sl, [sp]
 80036f8:	aa03      	add	r2, sp, #12
 80036fa:	f7ff fedf 	bl	80034bc <_printf_common>
 80036fe:	3001      	adds	r0, #1
 8003700:	d14c      	bne.n	800379c <_printf_i+0x200>
 8003702:	f04f 30ff 	mov.w	r0, #4294967295
 8003706:	b004      	add	sp, #16
 8003708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800370c:	4834      	ldr	r0, [pc, #208]	; (80037e0 <_printf_i+0x244>)
 800370e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003712:	6829      	ldr	r1, [r5, #0]
 8003714:	6823      	ldr	r3, [r4, #0]
 8003716:	f851 6b04 	ldr.w	r6, [r1], #4
 800371a:	6029      	str	r1, [r5, #0]
 800371c:	061d      	lsls	r5, r3, #24
 800371e:	d514      	bpl.n	800374a <_printf_i+0x1ae>
 8003720:	07df      	lsls	r7, r3, #31
 8003722:	bf44      	itt	mi
 8003724:	f043 0320 	orrmi.w	r3, r3, #32
 8003728:	6023      	strmi	r3, [r4, #0]
 800372a:	b91e      	cbnz	r6, 8003734 <_printf_i+0x198>
 800372c:	6823      	ldr	r3, [r4, #0]
 800372e:	f023 0320 	bic.w	r3, r3, #32
 8003732:	6023      	str	r3, [r4, #0]
 8003734:	2310      	movs	r3, #16
 8003736:	e7af      	b.n	8003698 <_printf_i+0xfc>
 8003738:	6823      	ldr	r3, [r4, #0]
 800373a:	f043 0320 	orr.w	r3, r3, #32
 800373e:	6023      	str	r3, [r4, #0]
 8003740:	2378      	movs	r3, #120	; 0x78
 8003742:	4828      	ldr	r0, [pc, #160]	; (80037e4 <_printf_i+0x248>)
 8003744:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003748:	e7e3      	b.n	8003712 <_printf_i+0x176>
 800374a:	0659      	lsls	r1, r3, #25
 800374c:	bf48      	it	mi
 800374e:	b2b6      	uxthmi	r6, r6
 8003750:	e7e6      	b.n	8003720 <_printf_i+0x184>
 8003752:	4615      	mov	r5, r2
 8003754:	e7bb      	b.n	80036ce <_printf_i+0x132>
 8003756:	682b      	ldr	r3, [r5, #0]
 8003758:	6826      	ldr	r6, [r4, #0]
 800375a:	1d18      	adds	r0, r3, #4
 800375c:	6961      	ldr	r1, [r4, #20]
 800375e:	6028      	str	r0, [r5, #0]
 8003760:	0635      	lsls	r5, r6, #24
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	d501      	bpl.n	800376a <_printf_i+0x1ce>
 8003766:	6019      	str	r1, [r3, #0]
 8003768:	e002      	b.n	8003770 <_printf_i+0x1d4>
 800376a:	0670      	lsls	r0, r6, #25
 800376c:	d5fb      	bpl.n	8003766 <_printf_i+0x1ca>
 800376e:	8019      	strh	r1, [r3, #0]
 8003770:	2300      	movs	r3, #0
 8003772:	4615      	mov	r5, r2
 8003774:	6123      	str	r3, [r4, #16]
 8003776:	e7ba      	b.n	80036ee <_printf_i+0x152>
 8003778:	682b      	ldr	r3, [r5, #0]
 800377a:	2100      	movs	r1, #0
 800377c:	1d1a      	adds	r2, r3, #4
 800377e:	602a      	str	r2, [r5, #0]
 8003780:	681d      	ldr	r5, [r3, #0]
 8003782:	6862      	ldr	r2, [r4, #4]
 8003784:	4628      	mov	r0, r5
 8003786:	f000 f82f 	bl	80037e8 <memchr>
 800378a:	b108      	cbz	r0, 8003790 <_printf_i+0x1f4>
 800378c:	1b40      	subs	r0, r0, r5
 800378e:	6060      	str	r0, [r4, #4]
 8003790:	6863      	ldr	r3, [r4, #4]
 8003792:	6123      	str	r3, [r4, #16]
 8003794:	2300      	movs	r3, #0
 8003796:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800379a:	e7a8      	b.n	80036ee <_printf_i+0x152>
 800379c:	462a      	mov	r2, r5
 800379e:	4649      	mov	r1, r9
 80037a0:	4640      	mov	r0, r8
 80037a2:	6923      	ldr	r3, [r4, #16]
 80037a4:	47d0      	blx	sl
 80037a6:	3001      	adds	r0, #1
 80037a8:	d0ab      	beq.n	8003702 <_printf_i+0x166>
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	079b      	lsls	r3, r3, #30
 80037ae:	d413      	bmi.n	80037d8 <_printf_i+0x23c>
 80037b0:	68e0      	ldr	r0, [r4, #12]
 80037b2:	9b03      	ldr	r3, [sp, #12]
 80037b4:	4298      	cmp	r0, r3
 80037b6:	bfb8      	it	lt
 80037b8:	4618      	movlt	r0, r3
 80037ba:	e7a4      	b.n	8003706 <_printf_i+0x16a>
 80037bc:	2301      	movs	r3, #1
 80037be:	4632      	mov	r2, r6
 80037c0:	4649      	mov	r1, r9
 80037c2:	4640      	mov	r0, r8
 80037c4:	47d0      	blx	sl
 80037c6:	3001      	adds	r0, #1
 80037c8:	d09b      	beq.n	8003702 <_printf_i+0x166>
 80037ca:	3501      	adds	r5, #1
 80037cc:	68e3      	ldr	r3, [r4, #12]
 80037ce:	9903      	ldr	r1, [sp, #12]
 80037d0:	1a5b      	subs	r3, r3, r1
 80037d2:	42ab      	cmp	r3, r5
 80037d4:	dcf2      	bgt.n	80037bc <_printf_i+0x220>
 80037d6:	e7eb      	b.n	80037b0 <_printf_i+0x214>
 80037d8:	2500      	movs	r5, #0
 80037da:	f104 0619 	add.w	r6, r4, #25
 80037de:	e7f5      	b.n	80037cc <_printf_i+0x230>
 80037e0:	08003b2d 	.word	0x08003b2d
 80037e4:	08003b3e 	.word	0x08003b3e

080037e8 <memchr>:
 80037e8:	4603      	mov	r3, r0
 80037ea:	b510      	push	{r4, lr}
 80037ec:	b2c9      	uxtb	r1, r1
 80037ee:	4402      	add	r2, r0
 80037f0:	4293      	cmp	r3, r2
 80037f2:	4618      	mov	r0, r3
 80037f4:	d101      	bne.n	80037fa <memchr+0x12>
 80037f6:	2000      	movs	r0, #0
 80037f8:	e003      	b.n	8003802 <memchr+0x1a>
 80037fa:	7804      	ldrb	r4, [r0, #0]
 80037fc:	3301      	adds	r3, #1
 80037fe:	428c      	cmp	r4, r1
 8003800:	d1f6      	bne.n	80037f0 <memchr+0x8>
 8003802:	bd10      	pop	{r4, pc}

08003804 <memcpy>:
 8003804:	440a      	add	r2, r1
 8003806:	4291      	cmp	r1, r2
 8003808:	f100 33ff 	add.w	r3, r0, #4294967295
 800380c:	d100      	bne.n	8003810 <memcpy+0xc>
 800380e:	4770      	bx	lr
 8003810:	b510      	push	{r4, lr}
 8003812:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003816:	4291      	cmp	r1, r2
 8003818:	f803 4f01 	strb.w	r4, [r3, #1]!
 800381c:	d1f9      	bne.n	8003812 <memcpy+0xe>
 800381e:	bd10      	pop	{r4, pc}

08003820 <memmove>:
 8003820:	4288      	cmp	r0, r1
 8003822:	b510      	push	{r4, lr}
 8003824:	eb01 0402 	add.w	r4, r1, r2
 8003828:	d902      	bls.n	8003830 <memmove+0x10>
 800382a:	4284      	cmp	r4, r0
 800382c:	4623      	mov	r3, r4
 800382e:	d807      	bhi.n	8003840 <memmove+0x20>
 8003830:	1e43      	subs	r3, r0, #1
 8003832:	42a1      	cmp	r1, r4
 8003834:	d008      	beq.n	8003848 <memmove+0x28>
 8003836:	f811 2b01 	ldrb.w	r2, [r1], #1
 800383a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800383e:	e7f8      	b.n	8003832 <memmove+0x12>
 8003840:	4601      	mov	r1, r0
 8003842:	4402      	add	r2, r0
 8003844:	428a      	cmp	r2, r1
 8003846:	d100      	bne.n	800384a <memmove+0x2a>
 8003848:	bd10      	pop	{r4, pc}
 800384a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800384e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003852:	e7f7      	b.n	8003844 <memmove+0x24>

08003854 <_free_r>:
 8003854:	b538      	push	{r3, r4, r5, lr}
 8003856:	4605      	mov	r5, r0
 8003858:	2900      	cmp	r1, #0
 800385a:	d040      	beq.n	80038de <_free_r+0x8a>
 800385c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003860:	1f0c      	subs	r4, r1, #4
 8003862:	2b00      	cmp	r3, #0
 8003864:	bfb8      	it	lt
 8003866:	18e4      	addlt	r4, r4, r3
 8003868:	f000 f910 	bl	8003a8c <__malloc_lock>
 800386c:	4a1c      	ldr	r2, [pc, #112]	; (80038e0 <_free_r+0x8c>)
 800386e:	6813      	ldr	r3, [r2, #0]
 8003870:	b933      	cbnz	r3, 8003880 <_free_r+0x2c>
 8003872:	6063      	str	r3, [r4, #4]
 8003874:	6014      	str	r4, [r2, #0]
 8003876:	4628      	mov	r0, r5
 8003878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800387c:	f000 b90c 	b.w	8003a98 <__malloc_unlock>
 8003880:	42a3      	cmp	r3, r4
 8003882:	d908      	bls.n	8003896 <_free_r+0x42>
 8003884:	6820      	ldr	r0, [r4, #0]
 8003886:	1821      	adds	r1, r4, r0
 8003888:	428b      	cmp	r3, r1
 800388a:	bf01      	itttt	eq
 800388c:	6819      	ldreq	r1, [r3, #0]
 800388e:	685b      	ldreq	r3, [r3, #4]
 8003890:	1809      	addeq	r1, r1, r0
 8003892:	6021      	streq	r1, [r4, #0]
 8003894:	e7ed      	b.n	8003872 <_free_r+0x1e>
 8003896:	461a      	mov	r2, r3
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	b10b      	cbz	r3, 80038a0 <_free_r+0x4c>
 800389c:	42a3      	cmp	r3, r4
 800389e:	d9fa      	bls.n	8003896 <_free_r+0x42>
 80038a0:	6811      	ldr	r1, [r2, #0]
 80038a2:	1850      	adds	r0, r2, r1
 80038a4:	42a0      	cmp	r0, r4
 80038a6:	d10b      	bne.n	80038c0 <_free_r+0x6c>
 80038a8:	6820      	ldr	r0, [r4, #0]
 80038aa:	4401      	add	r1, r0
 80038ac:	1850      	adds	r0, r2, r1
 80038ae:	4283      	cmp	r3, r0
 80038b0:	6011      	str	r1, [r2, #0]
 80038b2:	d1e0      	bne.n	8003876 <_free_r+0x22>
 80038b4:	6818      	ldr	r0, [r3, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	4401      	add	r1, r0
 80038ba:	6011      	str	r1, [r2, #0]
 80038bc:	6053      	str	r3, [r2, #4]
 80038be:	e7da      	b.n	8003876 <_free_r+0x22>
 80038c0:	d902      	bls.n	80038c8 <_free_r+0x74>
 80038c2:	230c      	movs	r3, #12
 80038c4:	602b      	str	r3, [r5, #0]
 80038c6:	e7d6      	b.n	8003876 <_free_r+0x22>
 80038c8:	6820      	ldr	r0, [r4, #0]
 80038ca:	1821      	adds	r1, r4, r0
 80038cc:	428b      	cmp	r3, r1
 80038ce:	bf01      	itttt	eq
 80038d0:	6819      	ldreq	r1, [r3, #0]
 80038d2:	685b      	ldreq	r3, [r3, #4]
 80038d4:	1809      	addeq	r1, r1, r0
 80038d6:	6021      	streq	r1, [r4, #0]
 80038d8:	6063      	str	r3, [r4, #4]
 80038da:	6054      	str	r4, [r2, #4]
 80038dc:	e7cb      	b.n	8003876 <_free_r+0x22>
 80038de:	bd38      	pop	{r3, r4, r5, pc}
 80038e0:	2000012c 	.word	0x2000012c

080038e4 <sbrk_aligned>:
 80038e4:	b570      	push	{r4, r5, r6, lr}
 80038e6:	4e0e      	ldr	r6, [pc, #56]	; (8003920 <sbrk_aligned+0x3c>)
 80038e8:	460c      	mov	r4, r1
 80038ea:	6831      	ldr	r1, [r6, #0]
 80038ec:	4605      	mov	r5, r0
 80038ee:	b911      	cbnz	r1, 80038f6 <sbrk_aligned+0x12>
 80038f0:	f000 f8bc 	bl	8003a6c <_sbrk_r>
 80038f4:	6030      	str	r0, [r6, #0]
 80038f6:	4621      	mov	r1, r4
 80038f8:	4628      	mov	r0, r5
 80038fa:	f000 f8b7 	bl	8003a6c <_sbrk_r>
 80038fe:	1c43      	adds	r3, r0, #1
 8003900:	d00a      	beq.n	8003918 <sbrk_aligned+0x34>
 8003902:	1cc4      	adds	r4, r0, #3
 8003904:	f024 0403 	bic.w	r4, r4, #3
 8003908:	42a0      	cmp	r0, r4
 800390a:	d007      	beq.n	800391c <sbrk_aligned+0x38>
 800390c:	1a21      	subs	r1, r4, r0
 800390e:	4628      	mov	r0, r5
 8003910:	f000 f8ac 	bl	8003a6c <_sbrk_r>
 8003914:	3001      	adds	r0, #1
 8003916:	d101      	bne.n	800391c <sbrk_aligned+0x38>
 8003918:	f04f 34ff 	mov.w	r4, #4294967295
 800391c:	4620      	mov	r0, r4
 800391e:	bd70      	pop	{r4, r5, r6, pc}
 8003920:	20000130 	.word	0x20000130

08003924 <_malloc_r>:
 8003924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003928:	1ccd      	adds	r5, r1, #3
 800392a:	f025 0503 	bic.w	r5, r5, #3
 800392e:	3508      	adds	r5, #8
 8003930:	2d0c      	cmp	r5, #12
 8003932:	bf38      	it	cc
 8003934:	250c      	movcc	r5, #12
 8003936:	2d00      	cmp	r5, #0
 8003938:	4607      	mov	r7, r0
 800393a:	db01      	blt.n	8003940 <_malloc_r+0x1c>
 800393c:	42a9      	cmp	r1, r5
 800393e:	d905      	bls.n	800394c <_malloc_r+0x28>
 8003940:	230c      	movs	r3, #12
 8003942:	2600      	movs	r6, #0
 8003944:	603b      	str	r3, [r7, #0]
 8003946:	4630      	mov	r0, r6
 8003948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800394c:	4e2e      	ldr	r6, [pc, #184]	; (8003a08 <_malloc_r+0xe4>)
 800394e:	f000 f89d 	bl	8003a8c <__malloc_lock>
 8003952:	6833      	ldr	r3, [r6, #0]
 8003954:	461c      	mov	r4, r3
 8003956:	bb34      	cbnz	r4, 80039a6 <_malloc_r+0x82>
 8003958:	4629      	mov	r1, r5
 800395a:	4638      	mov	r0, r7
 800395c:	f7ff ffc2 	bl	80038e4 <sbrk_aligned>
 8003960:	1c43      	adds	r3, r0, #1
 8003962:	4604      	mov	r4, r0
 8003964:	d14d      	bne.n	8003a02 <_malloc_r+0xde>
 8003966:	6834      	ldr	r4, [r6, #0]
 8003968:	4626      	mov	r6, r4
 800396a:	2e00      	cmp	r6, #0
 800396c:	d140      	bne.n	80039f0 <_malloc_r+0xcc>
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	4631      	mov	r1, r6
 8003972:	4638      	mov	r0, r7
 8003974:	eb04 0803 	add.w	r8, r4, r3
 8003978:	f000 f878 	bl	8003a6c <_sbrk_r>
 800397c:	4580      	cmp	r8, r0
 800397e:	d13a      	bne.n	80039f6 <_malloc_r+0xd2>
 8003980:	6821      	ldr	r1, [r4, #0]
 8003982:	3503      	adds	r5, #3
 8003984:	1a6d      	subs	r5, r5, r1
 8003986:	f025 0503 	bic.w	r5, r5, #3
 800398a:	3508      	adds	r5, #8
 800398c:	2d0c      	cmp	r5, #12
 800398e:	bf38      	it	cc
 8003990:	250c      	movcc	r5, #12
 8003992:	4638      	mov	r0, r7
 8003994:	4629      	mov	r1, r5
 8003996:	f7ff ffa5 	bl	80038e4 <sbrk_aligned>
 800399a:	3001      	adds	r0, #1
 800399c:	d02b      	beq.n	80039f6 <_malloc_r+0xd2>
 800399e:	6823      	ldr	r3, [r4, #0]
 80039a0:	442b      	add	r3, r5
 80039a2:	6023      	str	r3, [r4, #0]
 80039a4:	e00e      	b.n	80039c4 <_malloc_r+0xa0>
 80039a6:	6822      	ldr	r2, [r4, #0]
 80039a8:	1b52      	subs	r2, r2, r5
 80039aa:	d41e      	bmi.n	80039ea <_malloc_r+0xc6>
 80039ac:	2a0b      	cmp	r2, #11
 80039ae:	d916      	bls.n	80039de <_malloc_r+0xba>
 80039b0:	1961      	adds	r1, r4, r5
 80039b2:	42a3      	cmp	r3, r4
 80039b4:	6025      	str	r5, [r4, #0]
 80039b6:	bf18      	it	ne
 80039b8:	6059      	strne	r1, [r3, #4]
 80039ba:	6863      	ldr	r3, [r4, #4]
 80039bc:	bf08      	it	eq
 80039be:	6031      	streq	r1, [r6, #0]
 80039c0:	5162      	str	r2, [r4, r5]
 80039c2:	604b      	str	r3, [r1, #4]
 80039c4:	4638      	mov	r0, r7
 80039c6:	f104 060b 	add.w	r6, r4, #11
 80039ca:	f000 f865 	bl	8003a98 <__malloc_unlock>
 80039ce:	f026 0607 	bic.w	r6, r6, #7
 80039d2:	1d23      	adds	r3, r4, #4
 80039d4:	1af2      	subs	r2, r6, r3
 80039d6:	d0b6      	beq.n	8003946 <_malloc_r+0x22>
 80039d8:	1b9b      	subs	r3, r3, r6
 80039da:	50a3      	str	r3, [r4, r2]
 80039dc:	e7b3      	b.n	8003946 <_malloc_r+0x22>
 80039de:	6862      	ldr	r2, [r4, #4]
 80039e0:	42a3      	cmp	r3, r4
 80039e2:	bf0c      	ite	eq
 80039e4:	6032      	streq	r2, [r6, #0]
 80039e6:	605a      	strne	r2, [r3, #4]
 80039e8:	e7ec      	b.n	80039c4 <_malloc_r+0xa0>
 80039ea:	4623      	mov	r3, r4
 80039ec:	6864      	ldr	r4, [r4, #4]
 80039ee:	e7b2      	b.n	8003956 <_malloc_r+0x32>
 80039f0:	4634      	mov	r4, r6
 80039f2:	6876      	ldr	r6, [r6, #4]
 80039f4:	e7b9      	b.n	800396a <_malloc_r+0x46>
 80039f6:	230c      	movs	r3, #12
 80039f8:	4638      	mov	r0, r7
 80039fa:	603b      	str	r3, [r7, #0]
 80039fc:	f000 f84c 	bl	8003a98 <__malloc_unlock>
 8003a00:	e7a1      	b.n	8003946 <_malloc_r+0x22>
 8003a02:	6025      	str	r5, [r4, #0]
 8003a04:	e7de      	b.n	80039c4 <_malloc_r+0xa0>
 8003a06:	bf00      	nop
 8003a08:	2000012c 	.word	0x2000012c

08003a0c <_realloc_r>:
 8003a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a10:	4680      	mov	r8, r0
 8003a12:	4614      	mov	r4, r2
 8003a14:	460e      	mov	r6, r1
 8003a16:	b921      	cbnz	r1, 8003a22 <_realloc_r+0x16>
 8003a18:	4611      	mov	r1, r2
 8003a1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a1e:	f7ff bf81 	b.w	8003924 <_malloc_r>
 8003a22:	b92a      	cbnz	r2, 8003a30 <_realloc_r+0x24>
 8003a24:	f7ff ff16 	bl	8003854 <_free_r>
 8003a28:	4625      	mov	r5, r4
 8003a2a:	4628      	mov	r0, r5
 8003a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a30:	f000 f838 	bl	8003aa4 <_malloc_usable_size_r>
 8003a34:	4284      	cmp	r4, r0
 8003a36:	4607      	mov	r7, r0
 8003a38:	d802      	bhi.n	8003a40 <_realloc_r+0x34>
 8003a3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a3e:	d812      	bhi.n	8003a66 <_realloc_r+0x5a>
 8003a40:	4621      	mov	r1, r4
 8003a42:	4640      	mov	r0, r8
 8003a44:	f7ff ff6e 	bl	8003924 <_malloc_r>
 8003a48:	4605      	mov	r5, r0
 8003a4a:	2800      	cmp	r0, #0
 8003a4c:	d0ed      	beq.n	8003a2a <_realloc_r+0x1e>
 8003a4e:	42bc      	cmp	r4, r7
 8003a50:	4622      	mov	r2, r4
 8003a52:	4631      	mov	r1, r6
 8003a54:	bf28      	it	cs
 8003a56:	463a      	movcs	r2, r7
 8003a58:	f7ff fed4 	bl	8003804 <memcpy>
 8003a5c:	4631      	mov	r1, r6
 8003a5e:	4640      	mov	r0, r8
 8003a60:	f7ff fef8 	bl	8003854 <_free_r>
 8003a64:	e7e1      	b.n	8003a2a <_realloc_r+0x1e>
 8003a66:	4635      	mov	r5, r6
 8003a68:	e7df      	b.n	8003a2a <_realloc_r+0x1e>
	...

08003a6c <_sbrk_r>:
 8003a6c:	b538      	push	{r3, r4, r5, lr}
 8003a6e:	2300      	movs	r3, #0
 8003a70:	4d05      	ldr	r5, [pc, #20]	; (8003a88 <_sbrk_r+0x1c>)
 8003a72:	4604      	mov	r4, r0
 8003a74:	4608      	mov	r0, r1
 8003a76:	602b      	str	r3, [r5, #0]
 8003a78:	f7fd fa1e 	bl	8000eb8 <_sbrk>
 8003a7c:	1c43      	adds	r3, r0, #1
 8003a7e:	d102      	bne.n	8003a86 <_sbrk_r+0x1a>
 8003a80:	682b      	ldr	r3, [r5, #0]
 8003a82:	b103      	cbz	r3, 8003a86 <_sbrk_r+0x1a>
 8003a84:	6023      	str	r3, [r4, #0]
 8003a86:	bd38      	pop	{r3, r4, r5, pc}
 8003a88:	20000134 	.word	0x20000134

08003a8c <__malloc_lock>:
 8003a8c:	4801      	ldr	r0, [pc, #4]	; (8003a94 <__malloc_lock+0x8>)
 8003a8e:	f000 b811 	b.w	8003ab4 <__retarget_lock_acquire_recursive>
 8003a92:	bf00      	nop
 8003a94:	20000138 	.word	0x20000138

08003a98 <__malloc_unlock>:
 8003a98:	4801      	ldr	r0, [pc, #4]	; (8003aa0 <__malloc_unlock+0x8>)
 8003a9a:	f000 b80c 	b.w	8003ab6 <__retarget_lock_release_recursive>
 8003a9e:	bf00      	nop
 8003aa0:	20000138 	.word	0x20000138

08003aa4 <_malloc_usable_size_r>:
 8003aa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003aa8:	1f18      	subs	r0, r3, #4
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bfbc      	itt	lt
 8003aae:	580b      	ldrlt	r3, [r1, r0]
 8003ab0:	18c0      	addlt	r0, r0, r3
 8003ab2:	4770      	bx	lr

08003ab4 <__retarget_lock_acquire_recursive>:
 8003ab4:	4770      	bx	lr

08003ab6 <__retarget_lock_release_recursive>:
 8003ab6:	4770      	bx	lr

08003ab8 <_init>:
 8003ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aba:	bf00      	nop
 8003abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003abe:	bc08      	pop	{r3}
 8003ac0:	469e      	mov	lr, r3
 8003ac2:	4770      	bx	lr

08003ac4 <_fini>:
 8003ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ac6:	bf00      	nop
 8003ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aca:	bc08      	pop	{r3}
 8003acc:	469e      	mov	lr, r3
 8003ace:	4770      	bx	lr
