// Seed: 774161143
module module_0 (
    input uwire   id_0,
    input uwire   id_1,
    input supply0 id_2
);
  wire id_4 = ~id_4, id_5;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5
);
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2;
  supply1 id_1 = 1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_0.id_4 = 0;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_9 = 1;
  end
endmodule
