// Seed: 3552008605
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_9 = 1'b0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wire  id_3,
    input  wand  id_4
    , id_9,
    input  tri0  id_5,
    input  wor   id_6,
    output logic id_7
);
  always @(posedge 1 - id_2) begin
    if (id_4) id_7 <= 1;
  end
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
