
pump_pj.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003a0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000008d  00800100  00800100  00000414  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000414  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000444  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b0  00000000  00000000  00000484  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000bf6  00000000  00000000  00000534  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008f3  00000000  00000000  0000112a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000669  00000000  00000000  00001a1d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001d0  00000000  00000000  00002088  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004f8  00000000  00000000  00002258  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004b5  00000000  00000000  00002750  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000080  00000000  00000000  00002c05  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__vector_16>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__vector_18>
  4c:	0c 94 02 01 	jmp	0x204	; 0x204 <__vector_19>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	ad 38       	cpi	r26, 0x8D	; 141
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 48 00 	call	0x90	; 0x90 <main>
  88:	0c 94 ce 01 	jmp	0x39c	; 0x39c <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <main>:
  90:	60 e8       	ldi	r22, 0x80	; 128
  92:	75 e2       	ldi	r23, 0x25	; 37
  94:	80 e0       	ldi	r24, 0x00	; 0
  96:	90 e0       	ldi	r25, 0x00	; 0
  98:	0e 94 42 01 	call	0x284	; 0x284 <uart_init>
  9c:	0e 94 b5 00 	call	0x16a	; 0x16a <timer0_init>
  a0:	78 94       	sei
  a2:	0e 94 a3 01 	call	0x346	; 0x346 <uart_is_available>
  a6:	88 23       	and	r24, r24
  a8:	e1 f3       	breq	.-8      	; 0xa2 <main+0x12>
  aa:	0e 94 85 01 	call	0x30a	; 0x30a <uart_rx>
  ae:	0e 94 61 01 	call	0x2c2	; 0x2c2 <uart_tx>
  b2:	f7 cf       	rjmp	.-18     	; 0xa2 <main+0x12>

000000b4 <__vector_16>:
  b4:	1f 92       	push	r1
  b6:	0f 92       	push	r0
  b8:	0f b6       	in	r0, 0x3f	; 63
  ba:	0f 92       	push	r0
  bc:	11 24       	eor	r1, r1
  be:	0f 93       	push	r16
  c0:	1f 93       	push	r17
  c2:	2f 93       	push	r18
  c4:	3f 93       	push	r19
  c6:	4f 93       	push	r20
  c8:	5f 93       	push	r21
  ca:	6f 93       	push	r22
  cc:	7f 93       	push	r23
  ce:	8f 93       	push	r24
  d0:	9f 93       	push	r25
  d2:	af 93       	push	r26
  d4:	bf 93       	push	r27
  d6:	00 91 01 01 	lds	r16, 0x0101	; 0x800101 <timer0_millis>
  da:	10 91 02 01 	lds	r17, 0x0102	; 0x800102 <timer0_millis+0x1>
  de:	20 91 03 01 	lds	r18, 0x0103	; 0x800103 <timer0_millis+0x2>
  e2:	30 91 04 01 	lds	r19, 0x0104	; 0x800104 <timer0_millis+0x3>
  e6:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
  ea:	b9 01       	movw	r22, r18
  ec:	a8 01       	movw	r20, r16
  ee:	4f 5f       	subi	r20, 0xFF	; 255
  f0:	5f 4f       	sbci	r21, 0xFF	; 255
  f2:	6f 4f       	sbci	r22, 0xFF	; 255
  f4:	7f 4f       	sbci	r23, 0xFF	; 255
  f6:	83 e0       	ldi	r24, 0x03	; 3
  f8:	89 0f       	add	r24, r25
  fa:	8d 37       	cpi	r24, 0x7D	; 125
  fc:	40 f0       	brcs	.+16     	; 0x10e <__vector_16+0x5a>
  fe:	86 e8       	ldi	r24, 0x86	; 134
 100:	89 0f       	add	r24, r25
 102:	b9 01       	movw	r22, r18
 104:	a8 01       	movw	r20, r16
 106:	4e 5f       	subi	r20, 0xFE	; 254
 108:	5f 4f       	sbci	r21, 0xFF	; 255
 10a:	6f 4f       	sbci	r22, 0xFF	; 255
 10c:	7f 4f       	sbci	r23, 0xFF	; 255
 10e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 112:	40 93 01 01 	sts	0x0101, r20	; 0x800101 <timer0_millis>
 116:	50 93 02 01 	sts	0x0102, r21	; 0x800102 <timer0_millis+0x1>
 11a:	60 93 03 01 	sts	0x0103, r22	; 0x800103 <timer0_millis+0x2>
 11e:	70 93 04 01 	sts	0x0104, r23	; 0x800104 <timer0_millis+0x3>
 122:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <timer0_overflow_count>
 126:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <timer0_overflow_count+0x1>
 12a:	a0 91 07 01 	lds	r26, 0x0107	; 0x800107 <timer0_overflow_count+0x2>
 12e:	b0 91 08 01 	lds	r27, 0x0108	; 0x800108 <timer0_overflow_count+0x3>
 132:	01 96       	adiw	r24, 0x01	; 1
 134:	a1 1d       	adc	r26, r1
 136:	b1 1d       	adc	r27, r1
 138:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <timer0_overflow_count>
 13c:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <timer0_overflow_count+0x1>
 140:	a0 93 07 01 	sts	0x0107, r26	; 0x800107 <timer0_overflow_count+0x2>
 144:	b0 93 08 01 	sts	0x0108, r27	; 0x800108 <timer0_overflow_count+0x3>
 148:	bf 91       	pop	r27
 14a:	af 91       	pop	r26
 14c:	9f 91       	pop	r25
 14e:	8f 91       	pop	r24
 150:	7f 91       	pop	r23
 152:	6f 91       	pop	r22
 154:	5f 91       	pop	r21
 156:	4f 91       	pop	r20
 158:	3f 91       	pop	r19
 15a:	2f 91       	pop	r18
 15c:	1f 91       	pop	r17
 15e:	0f 91       	pop	r16
 160:	0f 90       	pop	r0
 162:	0f be       	out	0x3f, r0	; 63
 164:	0f 90       	pop	r0
 166:	1f 90       	pop	r1
 168:	18 95       	reti

0000016a <timer0_init>:
 16a:	f8 94       	cli
 16c:	14 bc       	out	0x24, r1	; 36
 16e:	83 e0       	ldi	r24, 0x03	; 3
 170:	85 bd       	out	0x25, r24	; 37
 172:	ee e6       	ldi	r30, 0x6E	; 110
 174:	f0 e0       	ldi	r31, 0x00	; 0
 176:	80 81       	ld	r24, Z
 178:	81 60       	ori	r24, 0x01	; 1
 17a:	80 83       	st	Z, r24
 17c:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <timer0_overflow_count>
 180:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <timer0_overflow_count+0x1>
 184:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <timer0_overflow_count+0x2>
 188:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <timer0_overflow_count+0x3>
 18c:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <timer0_millis>
 190:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <timer0_millis+0x1>
 194:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <timer0_millis+0x2>
 198:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <timer0_millis+0x3>
 19c:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
 1a0:	78 94       	sei
 1a2:	08 95       	ret

000001a4 <__vector_18>:
volatile uint8_t rx_buffer[USART_RX_BUFFER_SIZE];
volatile uint8_t rx_head = 0;
volatile uint8_t rx_tail = 0;


ISR(USART_RX_vect) {
 1a4:	1f 92       	push	r1
 1a6:	0f 92       	push	r0
 1a8:	0f b6       	in	r0, 0x3f	; 63
 1aa:	0f 92       	push	r0
 1ac:	11 24       	eor	r1, r1
 1ae:	2f 93       	push	r18
 1b0:	3f 93       	push	r19
 1b2:	8f 93       	push	r24
 1b4:	9f 93       	push	r25
 1b6:	ef 93       	push	r30
 1b8:	ff 93       	push	r31
	uint8_t data = UDR0;
 1ba:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
	uint8_t next_head = (rx_head + 1) % USART_RX_BUFFER_SIZE;
 1be:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <rx_head>
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	01 96       	adiw	r24, 0x01	; 1
 1c6:	8f 73       	andi	r24, 0x3F	; 63
 1c8:	90 78       	andi	r25, 0x80	; 128
 1ca:	99 23       	and	r25, r25
 1cc:	24 f4       	brge	.+8      	; 0x1d6 <__vector_18+0x32>
 1ce:	01 97       	sbiw	r24, 0x01	; 1
 1d0:	80 6c       	ori	r24, 0xC0	; 192
 1d2:	9f 6f       	ori	r25, 0xFF	; 255
 1d4:	01 96       	adiw	r24, 0x01	; 1

	if (next_head == rx_tail) {
 1d6:	20 91 09 01 	lds	r18, 0x0109	; 0x800109 <rx_tail>
 1da:	28 17       	cp	r18, r24
 1dc:	41 f0       	breq	.+16     	; 0x1ee <__vector_18+0x4a>
		return;
	}

	rx_buffer[rx_head] = data;
 1de:	e0 91 0a 01 	lds	r30, 0x010A	; 0x80010a <rx_head>
 1e2:	f0 e0       	ldi	r31, 0x00	; 0
 1e4:	e3 5f       	subi	r30, 0xF3	; 243
 1e6:	fe 4f       	sbci	r31, 0xFE	; 254
 1e8:	30 83       	st	Z, r19
	rx_head = next_head;
 1ea:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <rx_head>
}
 1ee:	ff 91       	pop	r31
 1f0:	ef 91       	pop	r30
 1f2:	9f 91       	pop	r25
 1f4:	8f 91       	pop	r24
 1f6:	3f 91       	pop	r19
 1f8:	2f 91       	pop	r18
 1fa:	0f 90       	pop	r0
 1fc:	0f be       	out	0x3f, r0	; 63
 1fe:	0f 90       	pop	r0
 200:	1f 90       	pop	r1
 202:	18 95       	reti

00000204 <__vector_19>:

ISR(USART_UDRE_vect) {
 204:	1f 92       	push	r1
 206:	0f 92       	push	r0
 208:	0f b6       	in	r0, 0x3f	; 63
 20a:	0f 92       	push	r0
 20c:	11 24       	eor	r1, r1
 20e:	8f 93       	push	r24
 210:	9f 93       	push	r25
 212:	ef 93       	push	r30
 214:	ff 93       	push	r31
	if (tx_head == tx_tail) {
 216:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <tx_head>
 21a:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <tx_tail>
 21e:	98 13       	cpse	r25, r24
 220:	12 c0       	rjmp	.+36     	; 0x246 <__vector_19+0x42>
		UCSR0B &= ~(1 << UDRIE0);
 222:	e1 ec       	ldi	r30, 0xC1	; 193
 224:	f0 e0       	ldi	r31, 0x00	; 0
 226:	80 81       	ld	r24, Z
 228:	8f 7d       	andi	r24, 0xDF	; 223
 22a:	80 83       	st	Z, r24
		// 전송 완료 대기 및 수신 모드 전환
		loop_until_bit_is_set(UCSR0A, TXC0);
 22c:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 230:	86 ff       	sbrs	r24, 6
 232:	fc cf       	rjmp	.-8      	; 0x22c <__vector_19+0x28>
		RS485_PORT &= ~((1 << RS485_DE_PIN) | (1 << RS485_RE_PIN));
 234:	8b b1       	in	r24, 0x0b	; 11
 236:	83 7f       	andi	r24, 0xF3	; 243
 238:	8b b9       	out	0x0b, r24	; 11
		UCSR0A |= (1 << TXC0);
 23a:	e0 ec       	ldi	r30, 0xC0	; 192
 23c:	f0 e0       	ldi	r31, 0x00	; 0
 23e:	80 81       	ld	r24, Z
 240:	80 64       	ori	r24, 0x40	; 64
 242:	80 83       	st	Z, r24
		return;
 244:	16 c0       	rjmp	.+44     	; 0x272 <__vector_19+0x6e>
	}

	UDR0 = tx_buffer[tx_tail];
 246:	e0 91 0b 01 	lds	r30, 0x010B	; 0x80010b <tx_tail>
 24a:	f0 e0       	ldi	r31, 0x00	; 0
 24c:	e3 5b       	subi	r30, 0xB3	; 179
 24e:	fe 4f       	sbci	r31, 0xFE	; 254
 250:	80 81       	ld	r24, Z
 252:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
	tx_tail = (tx_tail + 1) % USART_TX_BUFFER_SIZE;
 256:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <tx_tail>
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	01 96       	adiw	r24, 0x01	; 1
 25e:	8f 73       	andi	r24, 0x3F	; 63
 260:	90 78       	andi	r25, 0x80	; 128
 262:	99 23       	and	r25, r25
 264:	24 f4       	brge	.+8      	; 0x26e <__vector_19+0x6a>
 266:	01 97       	sbiw	r24, 0x01	; 1
 268:	80 6c       	ori	r24, 0xC0	; 192
 26a:	9f 6f       	ori	r25, 0xFF	; 255
 26c:	01 96       	adiw	r24, 0x01	; 1
 26e:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <tx_tail>
}
 272:	ff 91       	pop	r31
 274:	ef 91       	pop	r30
 276:	9f 91       	pop	r25
 278:	8f 91       	pop	r24
 27a:	0f 90       	pop	r0
 27c:	0f be       	out	0x3f, r0	; 63
 27e:	0f 90       	pop	r0
 280:	1f 90       	pop	r1
 282:	18 95       	reti

00000284 <uart_init>:

void uart_init(uint32_t baud) {
 284:	9b 01       	movw	r18, r22
 286:	ac 01       	movw	r20, r24
	UBRR0 = (F_CPU / 16 / baud) - 1;
 288:	60 e4       	ldi	r22, 0x40	; 64
 28a:	72 e4       	ldi	r23, 0x42	; 66
 28c:	8f e0       	ldi	r24, 0x0F	; 15
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	0e 94 ac 01 	call	0x358	; 0x358 <__udivmodsi4>
 294:	21 50       	subi	r18, 0x01	; 1
 296:	31 09       	sbc	r19, r1
 298:	30 93 c5 00 	sts	0x00C5, r19	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 29c:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00);
 2a0:	86 e0       	ldi	r24, 0x06	; 6
 2a2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
	UCSR0B = (1 << RXEN0) | (1 << TXEN0);
 2a6:	e1 ec       	ldi	r30, 0xC1	; 193
 2a8:	f0 e0       	ldi	r31, 0x00	; 0
 2aa:	88 e1       	ldi	r24, 0x18	; 24
 2ac:	80 83       	st	Z, r24
	UCSR0B |= (1 << RXCIE0);
 2ae:	80 81       	ld	r24, Z
 2b0:	80 68       	ori	r24, 0x80	; 128
 2b2:	80 83       	st	Z, r24
	
	// RS-485 핀 초기화
	RS485_DDR |= (1 << RS485_DE_PIN) | (1 << RS485_RE_PIN);
 2b4:	8a b1       	in	r24, 0x0a	; 10
 2b6:	8c 60       	ori	r24, 0x0C	; 12
 2b8:	8a b9       	out	0x0a, r24	; 10
	
	// 기본 상태: 수신 모드 (DE=LOW, ~RE=LOW)
	RS485_PORT &= ~((1 << RS485_DE_PIN) | (1 << RS485_RE_PIN));
 2ba:	8b b1       	in	r24, 0x0b	; 11
 2bc:	83 7f       	andi	r24, 0xF3	; 243
 2be:	8b b9       	out	0x0b, r24	; 11
 2c0:	08 95       	ret

000002c2 <uart_tx>:
}

void uart_tx(uint8_t data) {
	// 송신 시작 전, 송신 모드 활성화 (DE=HIGH, ~RE=HIGH)
	RS485_PORT |= (1 << RS485_DE_PIN) | (1 << RS485_RE_PIN);
 2c2:	9b b1       	in	r25, 0x0b	; 11
 2c4:	9c 60       	ori	r25, 0x0C	; 12
 2c6:	9b b9       	out	0x0b, r25	; 11
	
	uint8_t next_head = (tx_head + 1) % USART_TX_BUFFER_SIZE;
 2c8:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <tx_head>
 2cc:	30 e0       	ldi	r19, 0x00	; 0
 2ce:	2f 5f       	subi	r18, 0xFF	; 255
 2d0:	3f 4f       	sbci	r19, 0xFF	; 255
 2d2:	2f 73       	andi	r18, 0x3F	; 63
 2d4:	30 78       	andi	r19, 0x80	; 128
 2d6:	33 23       	and	r19, r19
 2d8:	34 f4       	brge	.+12     	; 0x2e6 <uart_tx+0x24>
 2da:	21 50       	subi	r18, 0x01	; 1
 2dc:	31 09       	sbc	r19, r1
 2de:	20 6c       	ori	r18, 0xC0	; 192
 2e0:	3f 6f       	ori	r19, 0xFF	; 255
 2e2:	2f 5f       	subi	r18, 0xFF	; 255
 2e4:	3f 4f       	sbci	r19, 0xFF	; 255

	while (next_head == tx_tail) { }
 2e6:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <tx_tail>
 2ea:	29 17       	cp	r18, r25
 2ec:	e1 f3       	breq	.-8      	; 0x2e6 <uart_tx+0x24>

	tx_buffer[tx_head] = data;
 2ee:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <tx_head>
 2f2:	f0 e0       	ldi	r31, 0x00	; 0
 2f4:	e3 5b       	subi	r30, 0xB3	; 179
 2f6:	fe 4f       	sbci	r31, 0xFE	; 254
 2f8:	80 83       	st	Z, r24
	tx_head = next_head;
 2fa:	20 93 0c 01 	sts	0x010C, r18	; 0x80010c <tx_head>
	UCSR0B |= (1 << UDRIE0);
 2fe:	e1 ec       	ldi	r30, 0xC1	; 193
 300:	f0 e0       	ldi	r31, 0x00	; 0
 302:	80 81       	ld	r24, Z
 304:	80 62       	ori	r24, 0x20	; 32
 306:	80 83       	st	Z, r24
 308:	08 95       	ret

0000030a <uart_rx>:
}

uint8_t uart_rx() {
	while (rx_head == rx_tail) { }
 30a:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <rx_head>
 30e:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <rx_tail>
 312:	98 17       	cp	r25, r24
 314:	d1 f3       	breq	.-12     	; 0x30a <uart_rx>
	uint8_t data = rx_buffer[rx_tail];
 316:	e0 91 09 01 	lds	r30, 0x0109	; 0x800109 <rx_tail>
 31a:	f0 e0       	ldi	r31, 0x00	; 0
 31c:	e3 5f       	subi	r30, 0xF3	; 243
 31e:	fe 4f       	sbci	r31, 0xFE	; 254
 320:	80 81       	ld	r24, Z
	rx_tail = (rx_tail + 1) % USART_RX_BUFFER_SIZE;
 322:	20 91 09 01 	lds	r18, 0x0109	; 0x800109 <rx_tail>
 326:	30 e0       	ldi	r19, 0x00	; 0
 328:	2f 5f       	subi	r18, 0xFF	; 255
 32a:	3f 4f       	sbci	r19, 0xFF	; 255
 32c:	2f 73       	andi	r18, 0x3F	; 63
 32e:	30 78       	andi	r19, 0x80	; 128
 330:	33 23       	and	r19, r19
 332:	34 f4       	brge	.+12     	; 0x340 <uart_rx+0x36>
 334:	21 50       	subi	r18, 0x01	; 1
 336:	31 09       	sbc	r19, r1
 338:	20 6c       	ori	r18, 0xC0	; 192
 33a:	3f 6f       	ori	r19, 0xFF	; 255
 33c:	2f 5f       	subi	r18, 0xFF	; 255
 33e:	3f 4f       	sbci	r19, 0xFF	; 255
 340:	20 93 09 01 	sts	0x0109, r18	; 0x800109 <rx_tail>
	return data;
}
 344:	08 95       	ret

00000346 <uart_is_available>:

uint8_t uart_is_available() {
	return (rx_head != rx_tail);
 346:	20 91 0a 01 	lds	r18, 0x010A	; 0x80010a <rx_head>
 34a:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <rx_tail>
 34e:	81 e0       	ldi	r24, 0x01	; 1
 350:	29 13       	cpse	r18, r25
 352:	01 c0       	rjmp	.+2      	; 0x356 <uart_is_available+0x10>
 354:	80 e0       	ldi	r24, 0x00	; 0
}
 356:	08 95       	ret

00000358 <__udivmodsi4>:
 358:	a1 e2       	ldi	r26, 0x21	; 33
 35a:	1a 2e       	mov	r1, r26
 35c:	aa 1b       	sub	r26, r26
 35e:	bb 1b       	sub	r27, r27
 360:	fd 01       	movw	r30, r26
 362:	0d c0       	rjmp	.+26     	; 0x37e <__udivmodsi4_ep>

00000364 <__udivmodsi4_loop>:
 364:	aa 1f       	adc	r26, r26
 366:	bb 1f       	adc	r27, r27
 368:	ee 1f       	adc	r30, r30
 36a:	ff 1f       	adc	r31, r31
 36c:	a2 17       	cp	r26, r18
 36e:	b3 07       	cpc	r27, r19
 370:	e4 07       	cpc	r30, r20
 372:	f5 07       	cpc	r31, r21
 374:	20 f0       	brcs	.+8      	; 0x37e <__udivmodsi4_ep>
 376:	a2 1b       	sub	r26, r18
 378:	b3 0b       	sbc	r27, r19
 37a:	e4 0b       	sbc	r30, r20
 37c:	f5 0b       	sbc	r31, r21

0000037e <__udivmodsi4_ep>:
 37e:	66 1f       	adc	r22, r22
 380:	77 1f       	adc	r23, r23
 382:	88 1f       	adc	r24, r24
 384:	99 1f       	adc	r25, r25
 386:	1a 94       	dec	r1
 388:	69 f7       	brne	.-38     	; 0x364 <__udivmodsi4_loop>
 38a:	60 95       	com	r22
 38c:	70 95       	com	r23
 38e:	80 95       	com	r24
 390:	90 95       	com	r25
 392:	9b 01       	movw	r18, r22
 394:	ac 01       	movw	r20, r24
 396:	bd 01       	movw	r22, r26
 398:	cf 01       	movw	r24, r30
 39a:	08 95       	ret

0000039c <_exit>:
 39c:	f8 94       	cli

0000039e <__stop_program>:
 39e:	ff cf       	rjmp	.-2      	; 0x39e <__stop_program>
