;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP 12, @10
	CMP @121, 103
	CMP 712, @10
	SUB -207, <-120
	SPL 0, <-103
	CMP -207, <-120
	CMP @121, 103
	SLT -0, 0
	CMP @121, 103
	CMP 712, @10
	SUB -207, <-120
	SUB <13, 0
	JMP -30, 9
	JMP -30, 9
	JMN @300, 90
	SPL 0, <802
	ADD -130, 9
	CMP 0, 902
	CMP 0, 902
	SLT -0, 0
	SUB 0, 902
	CMP @-127, 100
	SLT -0, 0
	ADD -130, 9
	SLT -0, 0
	DJN 12, <10
	SUB #0, -10
	SUB -130, 9
	CMP -207, <-120
	ADD 3, 20
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	CMP -702, -11
	CMP -702, -11
	CMP 12, @10
	CMP <-127, 105
	CMP 12, @10
	CMP <-127, 105
	CMP <-127, 105
	CMP -207, <-120
	DJN -1, @-20
	MOV -11, <-20
	MOV -11, <-20
	CMP -207, <-120
