6:21:05 PM
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/netlist/oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

Design pin: flash_sck illegally placed at package pin: B3

used logic cells: 0
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/netlist/oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
Design pin: bno_scl illegally placed at package pin: B3

Design pin: bno_scl illegally placed at package pin: B3

Design pin: bno_scl illegally placed at package pin: B3

Design pin: bno_scl illegally placed at package pin: B3

Design pin: bno_scl illegally placed at package pin: B3

Design pin: bno_scl illegally placed at package pin: B3

Design pin: bno_scl illegally placed at package pin: B3

Design pin: bno_scl illegally placed at package pin: B3

used logic cells: 0
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/netlist/oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
Design pin: led_tx illegally placed at package pin: B3

Design pin: led_tx illegally placed at package pin: B3

Design pin: led_tx illegally placed at package pin: B3

Design pin: led_tx illegally placed at package pin: B3

Design pin: led_tx illegally placed at package pin: B3

Design pin: led_tx illegally placed at package pin: B3

Design pin: led_tx illegally placed at package pin: B3

used logic cells: 0
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/netlist/oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
Design pin: bno_rst_n illegally placed at package pin: B3

Design pin: bno_rst_n illegally placed at package pin: B3

Design pin: bno_rst_n illegally placed at package pin: B3

Design pin: bno_rst_n illegally placed at package pin: B3

Design pin: bno_rst_n illegally placed at package pin: B3

Design pin: bno_rst_n illegally placed at package pin: B3

used logic cells: 0
Design pin: led_tx illegally placed at package pin: A1
Dedicated IO location is occupied by non SB_IO_OD
Packing failed due to placement violation!
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:29:40 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":43:12:43:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:15|Removing instance rgbs because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":43:12:43:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":32:12:32:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":39:12:39:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":40:12:40:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:29:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:29:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:29:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:29:41 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:29:41 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":43:12:43:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":42:12:42:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":43:12:43:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":42:12:42:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:29:41 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:29:41 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":43:12:43:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":42:12:42:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:29:42 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_LUT4         0 uses

I/O ports: 14
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:29:42 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
VoxLink_Protocol_Implmnt: newer file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:31:28 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:31:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:31:28 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:31:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:31:29 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:31:29 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:31:29 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:31:30 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:31:30 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:31:30 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

used logic cells: 0
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:37:00 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":85:6:85:12|Removing instance clk_buf because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:37:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:37:00 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:37:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:37:01 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:37:01 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:37:02 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:37:02 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:37:02 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:37:02 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:39:15 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":93:6:93:12|Removing instance clk_buf because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Removing instance i_clk because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:39:16 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:39:16 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:39:16 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:39:17 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:39:17 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:39:17 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:39:17 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:39:18 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:39:18 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:40:00 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":93:6:93:12|Removing instance clk_buf because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Removing instance i_clk because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:40:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:40:00 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:40:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:40:01 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:40:01 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:40:01 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:40:02 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:40:02 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:40:02 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:42:50 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":93:6:93:12|Removing instance clk_buf because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Removing instance i_clk because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":99:0:99:5|Pruning unused register clk_dummy. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:42:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:42:50 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:42:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:42:51 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:42:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:42:52 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:42:52 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:42:52 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:42:52 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:43:57 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":93:6:93:12|Removing instance clk_buf because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Removing instance i_clk because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":99:0:99:5|Pruning unused register clk_dummy. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:43:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:43:58 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:43:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:43:59 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:43:59 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:43:59 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:43:59 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:44:00 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:44:00 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:45:22 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:45:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:45:22 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:45:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:45:23 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:45:24 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested      Requested     Clock      Clock               Clock
Clock      Frequency      Period        Type       Group               Load 
----------------------------------------------------------------------------
System     1417.4 MHz     0.706         system     system_clkgroup     1    
============================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found signal identified as System clock which controls 1 sequential elements including clk_dummy_ff.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:45:24 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:45:24 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   1 /         1




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  1          clk_dummy_ff   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:45:25 2025
#


Top view:               Top
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type       Pin     Net              Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     Q       flash_mosi_c     0.796       -0.708
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required           
Instance         Reference     Type       Pin     Net                Time         Slack 
                 Clock                                                                  
----------------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     D       flash_mosi_c_i     3.856        -0.708
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          clk_dummy_ff / Q
    Ending point:                            clk_dummy_ff / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
clk_dummy_ff         SB_DFF      Q        Out     0.796     0.796       -         
flash_mosi_c         Net         -        -       1.599     -           2         
clk_dummy_ff_RNO     SB_LUT4     I0       In      -         2.395       -         
clk_dummy_ff_RNO     SB_LUT4     O        Out     0.661     3.056       -         
flash_mosi_c_i       Net         -        -       1.507     -           1         
clk_dummy_ff         SB_DFF      D        In      -         4.563       -         
==================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_DFF          1 use
SB_GB           1 use
SB_IO_OD        3 uses
SB_LUT4         1 use

I/O ports: 17
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:45:25 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	8/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	8/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Top|clk | Frequency: 308.23 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6
used logic cells: 1
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 3 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_clk_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:50:58 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":93:6:93:12|Removing instance clk_buf because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Removing instance i_clk because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":100:0:100:5|Pruning unused register clk_dummy_ff. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:50:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:50:58 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:50:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:50:59 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:50:59 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:50:59 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:51:00 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:51:00 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_IO_OD        3 uses
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:51:00 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Top
Ignore unconnected port:clk, when loading IO constraint.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	7/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name Top
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:bno_sda, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:57:34 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:57:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:57:34 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:57:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:57:35 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:57:35 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested      Requested     Clock      Clock               Clock
Clock      Frequency      Period        Type       Group               Load 
----------------------------------------------------------------------------
System     1417.4 MHz     0.706         system     system_clkgroup     1    
============================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found signal identified as System clock which controls 1 sequential elements including clk_dummy_ff.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:57:35 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:57:36 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   1 /         1




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  1          clk_dummy_ff   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:57:36 2025
#


Top view:               Top
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type       Pin     Net              Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     Q       flash_mosi_c     0.796       -0.708
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required           
Instance         Reference     Type       Pin     Net                Time         Slack 
                 Clock                                                                  
----------------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     D       flash_mosi_c_i     3.856        -0.708
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          clk_dummy_ff / Q
    Ending point:                            clk_dummy_ff / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
clk_dummy_ff         SB_DFF      Q        Out     0.796     0.796       -         
flash_mosi_c         Net         -        -       1.599     -           2         
clk_dummy_ff_RNO     SB_LUT4     I0       In      -         2.395       -         
clk_dummy_ff_RNO     SB_LUT4     O        Out     0.661     3.056       -         
flash_mosi_c_i       Net         -        -       1.507     -           1         
clk_dummy_ff         SB_DFF      D        In      -         4.563       -         
==================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_DFF          1 use
SB_GB           1 use
SB_IO_OD        3 uses
SB_LUT4         1 use

I/O ports: 17
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:57:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	8/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	8/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Top|clk | Frequency: 308.23 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 1
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 3 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_clk_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
Ignore unconnected port:bno_sda, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 19:05:31 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|Removing wire bno_scl, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:05:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:05:31 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:05:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:05:32 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 19:05:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested      Requested     Clock      Clock               Clock
Clock      Frequency      Period        Type       Group               Load 
----------------------------------------------------------------------------
System     1417.4 MHz     0.706         system     system_clkgroup     1    
============================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found signal identified as System clock which controls 1 sequential elements including clk_dummy_ff.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:05:32 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 19:05:33 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   1 /         1




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  1          clk_dummy_ff   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 19:05:33 2025
#


Top view:               Top
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type       Pin     Net              Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     Q       flash_mosi_c     0.796       -0.708
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                            Required           
Instance         Reference     Type       Pin     Net                Time         Slack 
                 Clock                                                                  
----------------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     D       flash_mosi_c_i     3.856        -0.708
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          clk_dummy_ff / Q
    Ending point:                            clk_dummy_ff / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
clk_dummy_ff         SB_DFF      Q        Out     0.796     0.796       -         
flash_mosi_c         Net         -        -       1.599     -           2         
clk_dummy_ff_RNO     SB_LUT4     I0       In      -         2.395       -         
clk_dummy_ff_RNO     SB_LUT4     O        Out     0.661     3.056       -         
flash_mosi_c_i       Net         -        -       1.507     -           1         
clk_dummy_ff         SB_DFF      D        In      -         4.563       -         
==================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_DFF          1 use
SB_GB           1 use
SB_IO_OD        3 uses
SB_LUT4         1 use

I/O ports: 17
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:05:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	8/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	8/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Top|clk | Frequency: 308.23 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 1
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 3 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_clk_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
Ignore unconnected port:flash_miso, when loading IO constraint.
Ignore unconnected port:vox_rx_p, when loading IO constraint.
Ignore unconnected port:vox_clk_p, when loading IO constraint.
Ignore unconnected port:bno_sda, when loading IO constraint.
Ignore unconnected port:vox_rx_n, when loading IO constraint.
Ignore unconnected port:vox_clk_n, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 19:25:25 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input LATCHINPUTVALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input CLOCKENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input INPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTCLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input OUTPUTENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:2:57:10|Input DOUT1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input LATCHINPUTVALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input CLOCKENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input INPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTCLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input OUTPUTENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":64:2:64:10|Input DOUT1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input LATCHINPUTVALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input CLOCKENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input INPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTCLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input OUTPUTENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":71:2:71:10|Input DOUT1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":88:2:88:6|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":89:17:89:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":115:2:115:11|Input LATCH_INPUT_VALUE on instance io_bno_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":115:2:115:11|Input CLOCK_ENABLE on instance io_bno_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":115:2:115:11|Input INPUT_CLK on instance io_bno_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":115:2:115:11|Input OUTPUT_CLK on instance io_bno_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":115:2:115:11|Input D_OUT_1 on instance io_bno_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":116:17:116:23|An input port (port bno_sda) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":129:2:129:11|Input LATCH_INPUT_VALUE on instance io_bno_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":129:2:129:11|Input CLOCK_ENABLE on instance io_bno_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":129:2:129:11|Input INPUT_CLK on instance io_bno_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":129:2:129:11|Input OUTPUT_CLK on instance io_bno_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":129:2:129:11|Input D_OUT_1 on instance io_bno_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CG133 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":110:5:110:17|Object bno_sda_drive is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":124:4:124:16|Object bno_scl_drive is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":115:2:115:11|Removing instance io_bno_sda because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@A: CL153 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":124:4:124:16|*Unassigned bits of bno_scl_drive are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:25:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:25:25 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:25:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:25:26 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 19:25:26 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested      Requested     Clock      Clock               Clock
Clock      Frequency      Period        Type       Group               Load 
----------------------------------------------------------------------------
System     1327.1 MHz     0.754         system     system_clkgroup     1    
============================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found signal identified as System clock which controls 1 sequential elements including clk_dummy_ff.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:25:26 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 19:25:26 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":57:2:57:10|Removing instance io_led_io (in view: work.Top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   1 /         1




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  1          clk_dummy_ff   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":71:2:71:10|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 19:25:27 2025
#


Top view:               Top
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                      Arrival           
Instance         Reference     Type       Pin     Net          Time        Slack 
                 Clock                                                           
---------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     Q       led_io_c     0.796       -0.708
=================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                        Required           
Instance         Reference     Type       Pin     Net            Time         Slack 
                 Clock                                                              
------------------------------------------------------------------------------------
clk_dummy_ff     Top|clk       SB_DFF     D       led_io_c_i     3.856        -0.708
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          clk_dummy_ff / Q
    Ending point:                            clk_dummy_ff / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
clk_dummy_ff         SB_DFF      Q        Out     0.796     0.796       -         
led_io_c             Net         -        -       1.599     -           2         
clk_dummy_ff_RNO     SB_LUT4     I0       In      -         2.395       -         
clk_dummy_ff_RNO     SB_LUT4     O        Out     0.661     3.056       -         
led_io_c_i           Net         -        -       1.507     -           1         
clk_dummy_ff         SB_DFF      D        In      -         4.563       -         
==================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_DFF          1 use
SB_GB           1 use
SB_IO_OD        2 uses
SB_LUT4         1 use

I/O ports: 17
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:25:27 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity io_bno_scl:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	2
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	9/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	2/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_io_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Unrecognizable name Top
Ignore unconnected port:flash_miso, when loading IO constraint.
Ignore unconnected port:vox_rx_p, when loading IO constraint.
Ignore unconnected port:vox_clk_p, when loading IO constraint.
Ignore unconnected port:bno_sda, when loading IO constraint.
Ignore unconnected port:vox_rx_n, when loading IO constraint.
Ignore unconnected port:vox_clk_n, when loading IO constraint.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	2
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	9/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	2/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_io_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 19:30:56 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":59:17:59:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":82:2:82:7|Input LATCH_INPUT_VALUE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":82:2:82:7|Input CLOCK_ENABLE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":82:2:82:7|Input INPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":82:2:82:7|Input OUTPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":82:2:82:7|Input D_OUT_1 on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":83:17:83:23|An input port (port bno_sda) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":94:2:94:7|Input LATCH_INPUT_VALUE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":94:2:94:7|Input CLOCK_ENABLE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":94:2:94:7|Input INPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":94:2:94:7|Input OUTPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":94:2:94:7|Input D_OUT_1 on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CG133 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:5:78:17|Object bno_sda_drive is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":82:2:82:7|Removing instance io_sda because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":112:0:112:5|Pruning unused register keep_sda. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:30:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:30:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:30:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:30:57 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 19:30:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock      Clock               Clock
Clock      Frequency     Period        Type       Group               Load 
---------------------------------------------------------------------------
System     265.7 MHz     3.763         system     system_clkgroup     25   
===========================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":104:0:104:5|Found signal identified as System clock which controls 25 sequential elements including bno_scl_drive.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:30:57 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 19:30:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":104:0:104:5|Found counter in view:work.Top(verilog) instance count[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  23 /        25
   2		0h:00m:00s		    -1.53ns		  23 /        25

   3		0h:00m:00s		    -1.53ns		  23 /        25


   4		0h:00m:00s		    -1.53ns		  23 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  25         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Top|clk with period 7.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 19:30:58 2025
#


Top view:               Top
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
count[0]     Top|clk       SB_DFF     Q       count[0]     0.796       -1.338
count[1]     Top|clk       SB_DFF     Q       count[1]     0.796       -1.138
count[2]     Top|clk       SB_DFF     Q       count[2]     0.796       -0.938
count[3]     Top|clk       SB_DFF     Q       count[3]     0.796       -0.738
count[4]     Top|clk       SB_DFF     Q       count[4]     0.796       -0.538
count[5]     Top|clk       SB_DFF     Q       count[5]     0.796       -0.338
count[6]     Top|clk       SB_DFF     Q       count[6]     0.796       -0.138
count[7]     Top|clk       SB_DFF     Q       count[7]     0.796       0.062 
count[8]     Top|clk       SB_DFF     Q       count[8]     0.796       0.262 
count[9]     Top|clk       SB_DFF     Q       count[9]     0.796       0.462 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
count[23]     Top|clk       SB_DFF     D       count_s[23]     7.429        -1.338
count[22]     Top|clk       SB_DFF     D       count_s[22]     7.429        -1.138
count[21]     Top|clk       SB_DFF     D       count_s[21]     7.429        -0.938
count[20]     Top|clk       SB_DFF     D       count_s[20]     7.429        -0.738
count[19]     Top|clk       SB_DFF     D       count_s[19]     7.429        -0.538
count[18]     Top|clk       SB_DFF     D       count_s[18]     7.429        -0.338
count[17]     Top|clk       SB_DFF     D       count_s[17]     7.429        -0.138
count[16]     Top|clk       SB_DFF     D       count_s[16]     7.429        0.062 
count[15]     Top|clk       SB_DFF     D       count_s[15]     7.429        0.262 
count[14]     Top|clk       SB_DFF     D       count_s[14]     7.429        0.462 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          count[0] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.768       -         
==================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[1] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[1]            SB_DFF       Q        Out     0.796     0.796       -         
count[1]            Net          -        -       0.834     -           2         
count_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[0] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.386     -           2         
count_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[22]         Net          -        -       1.507     -           1         
count[22]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[2] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[2]            SB_DFF       Q        Out     0.796     0.796       -         
count[2]            Net          -        -       0.834     -           2         
count_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.386     -           2         
count_RNO[21]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[21]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[21]         Net          -        -       1.507     -           1         
count[21]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        23 uses
SB_DFF          25 uses
SB_GB           1 use
SB_LUT4         24 uses

I/O ports: 17
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (2%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 24 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 24 = 24 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:30:58 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal connectivity io_scl:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Removing the instance 'bno_scl_drive' because it is not driving any logic
Warning: Removing the net 'bno_scl_drive' becasue no there is no driver for it
Warning: Removing the net 'bno_scl_drive' becasue it is not driving any logic

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal connectivity io_scl:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Removing the instance 'bno_scl_drive' because it is not driving any logic
Warning: Removing the net 'bno_scl_drive' becasue no there is no driver for it
Warning: Removing the net 'bno_scl_drive' becasue it is not driving any logic

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	25
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	25/1248
    PLBs                        :	4/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	11/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_rx_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 19:31:40 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":59:17:59:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input LATCH_INPUT_VALUE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input CLOCK_ENABLE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input INPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input OUTPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input D_OUT_1 on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":79:17:79:23|An input port (port bno_sda) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input LATCH_INPUT_VALUE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input CLOCK_ENABLE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input INPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input OUTPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input D_OUT_1 on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:17|Removing wire led_io, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":32:12:32:17|Removing wire led_rx, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:17|Removing wire led_tx, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CG133 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":74:5:74:17|Object bno_sda_drive is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Removing instance io_sda because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":108:0:108:5|Pruning unused register keep_sda. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:17|*Output led_io has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":32:12:32:17|*Output led_rx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:17|*Output led_tx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:31:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:31:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:31:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:31:42 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 19:31:42 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock      Clock               Clock
Clock      Frequency     Period        Type       Group               Load 
---------------------------------------------------------------------------
System     265.7 MHz     3.763         system     system_clkgroup     25   
===========================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found signal identified as System clock which controls 25 sequential elements including bno_scl_drive.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:31:42 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 19:31:42 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found counter in view:work.Top(verilog) instance count[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  23 /        25
   2		0h:00m:00s		    -1.53ns		  23 /        25

   3		0h:00m:00s		    -1.53ns		  23 /        25


   4		0h:00m:00s		    -1.53ns		  23 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  25         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Top|clk with period 7.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 19:31:43 2025
#


Top view:               Top
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
count[0]     Top|clk       SB_DFF     Q       count[0]     0.796       -1.338
count[1]     Top|clk       SB_DFF     Q       count[1]     0.796       -1.138
count[2]     Top|clk       SB_DFF     Q       count[2]     0.796       -0.938
count[3]     Top|clk       SB_DFF     Q       count[3]     0.796       -0.738
count[4]     Top|clk       SB_DFF     Q       count[4]     0.796       -0.538
count[5]     Top|clk       SB_DFF     Q       count[5]     0.796       -0.338
count[6]     Top|clk       SB_DFF     Q       count[6]     0.796       -0.138
count[7]     Top|clk       SB_DFF     Q       count[7]     0.796       0.062 
count[8]     Top|clk       SB_DFF     Q       count[8]     0.796       0.262 
count[9]     Top|clk       SB_DFF     Q       count[9]     0.796       0.462 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
count[23]     Top|clk       SB_DFF     D       count_s[23]     7.429        -1.338
count[22]     Top|clk       SB_DFF     D       count_s[22]     7.429        -1.138
count[21]     Top|clk       SB_DFF     D       count_s[21]     7.429        -0.938
count[20]     Top|clk       SB_DFF     D       count_s[20]     7.429        -0.738
count[19]     Top|clk       SB_DFF     D       count_s[19]     7.429        -0.538
count[18]     Top|clk       SB_DFF     D       count_s[18]     7.429        -0.338
count[17]     Top|clk       SB_DFF     D       count_s[17]     7.429        -0.138
count[16]     Top|clk       SB_DFF     D       count_s[16]     7.429        0.062 
count[15]     Top|clk       SB_DFF     D       count_s[15]     7.429        0.262 
count[14]     Top|clk       SB_DFF     D       count_s[14]     7.429        0.462 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          count[0] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.768       -         
==================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[1] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[1]            SB_DFF       Q        Out     0.796     0.796       -         
count[1]            Net          -        -       0.834     -           2         
count_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[0] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.386     -           2         
count_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[22]         Net          -        -       1.507     -           1         
count[22]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[2] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[2]            SB_DFF       Q        Out     0.796     0.796       -         
count[2]            Net          -        -       0.834     -           2         
count_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.386     -           2         
count_RNO[21]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[21]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[21]         Net          -        -       1.507     -           1         
count[21]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        23 uses
SB_DFF          25 uses
SB_GB           1 use
SB_LUT4         24 uses

I/O ports: 17
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (2%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 24 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 24 = 24 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:31:43 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity io_scl:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Removing the instance 'bno_scl_drive' because it is not driving any logic
Warning: Removing the net 'bno_scl_drive' becasue no there is no driver for it
Warning: Removing the net 'bno_scl_drive' becasue it is not driving any logic

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	24/1248
    PLBs                        :	3/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	11/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_rx_obuft incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	24/1248
    PLBs                        :	3/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	11/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_rx_obuft incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Unrecognizable name Top
Ignore unconnected port:flash_miso, when loading IO constraint.
Ignore unconnected port:vox_rx_p, when loading IO constraint.
Ignore unconnected port:vox_clk_p, when loading IO constraint.
Ignore unconnected port:bno_sda, when loading IO constraint.
Ignore unconnected port:vox_rx_n, when loading IO constraint.
Ignore unconnected port:vox_clk_n, when loading IO constraint.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
VoxLink_Protocol_Implmnt: newer file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 19:35:22 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:30:58:34|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":59:17:59:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input LATCH_INPUT_VALUE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input CLOCK_ENABLE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input INPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input OUTPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Input D_OUT_1 on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":79:17:79:23|An input port (port bno_sda) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input LATCH_INPUT_VALUE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input CLOCK_ENABLE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input INPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input OUTPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":90:2:90:7|Input D_OUT_1 on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|Removing wire flash_mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|Removing wire flash_sck, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|Removing wire flash_cs_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:17|Removing wire led_io, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":32:12:32:17|Removing wire led_rx, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:17|Removing wire led_tx, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|Removing wire bno_rst_n, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|Removing wire vox_tx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|Removing wire vox_tx_n, as there is no assignment to it.
@W: CG133 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":74:5:74:17|Object bno_sda_drive is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":78:2:78:7|Removing instance io_sda because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":108:0:108:5|Pruning unused register keep_sda. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:17|*Output led_io has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":32:12:32:17|*Output led_rx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:17|*Output led_tx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:35:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:35:22 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:35:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:35:23 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 19:35:23 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock      Clock               Clock
Clock      Frequency     Period        Type       Group               Load 
---------------------------------------------------------------------------
System     265.7 MHz     3.763         system     system_clkgroup     25   
===========================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found signal identified as System clock which controls 25 sequential elements including bno_scl_drive.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:35:23 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 19:35:24 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":100:0:100:5|Found counter in view:work.Top(verilog) instance count[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  23 /        25
   2		0h:00m:00s		    -1.53ns		  23 /        25

   3		0h:00m:00s		    -1.53ns		  23 /        25


   4		0h:00m:00s		    -1.53ns		  23 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  25         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Top|clk with period 7.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 19:35:24 2025
#


Top view:               Top
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
count[0]     Top|clk       SB_DFF     Q       count[0]     0.796       -1.338
count[1]     Top|clk       SB_DFF     Q       count[1]     0.796       -1.138
count[2]     Top|clk       SB_DFF     Q       count[2]     0.796       -0.938
count[3]     Top|clk       SB_DFF     Q       count[3]     0.796       -0.738
count[4]     Top|clk       SB_DFF     Q       count[4]     0.796       -0.538
count[5]     Top|clk       SB_DFF     Q       count[5]     0.796       -0.338
count[6]     Top|clk       SB_DFF     Q       count[6]     0.796       -0.138
count[7]     Top|clk       SB_DFF     Q       count[7]     0.796       0.062 
count[8]     Top|clk       SB_DFF     Q       count[8]     0.796       0.262 
count[9]     Top|clk       SB_DFF     Q       count[9]     0.796       0.462 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
count[23]     Top|clk       SB_DFF     D       count_s[23]     7.429        -1.338
count[22]     Top|clk       SB_DFF     D       count_s[22]     7.429        -1.138
count[21]     Top|clk       SB_DFF     D       count_s[21]     7.429        -0.938
count[20]     Top|clk       SB_DFF     D       count_s[20]     7.429        -0.738
count[19]     Top|clk       SB_DFF     D       count_s[19]     7.429        -0.538
count[18]     Top|clk       SB_DFF     D       count_s[18]     7.429        -0.338
count[17]     Top|clk       SB_DFF     D       count_s[17]     7.429        -0.138
count[16]     Top|clk       SB_DFF     D       count_s[16]     7.429        0.062 
count[15]     Top|clk       SB_DFF     D       count_s[15]     7.429        0.262 
count[14]     Top|clk       SB_DFF     D       count_s[14]     7.429        0.462 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          count[0] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.768       -         
==================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[1] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[1]            SB_DFF       Q        Out     0.796     0.796       -         
count[1]            Net          -        -       0.834     -           2         
count_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[0] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.386     -           2         
count_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[22]         Net          -        -       1.507     -           1         
count[22]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[2] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[2]            SB_DFF       Q        Out     0.796     0.796       -         
count[2]            Net          -        -       0.834     -           2         
count_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.386     -           2         
count_RNO[21]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[21]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[21]         Net          -        -       1.507     -           1         
count[21]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        23 uses
SB_DFF          25 uses
SB_GB           1 use
SB_LUT4         24 uses

I/O ports: 17
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (2%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 24 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 24 = 24 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:35:24 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity io_scl:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: Removing the instance 'bno_scl_drive' because it is not driving any logic
Warning: Removing the net 'bno_scl_drive' becasue no there is no driver for it
Warning: Removing the net 'bno_scl_drive' becasue it is not driving any logic

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for bno_sda, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	24/1248
    PLBs                        :	3/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	11/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_rx_obuft incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 19:39:43 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":13:7:13:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:30:48:34|Input LATCH_INPUT_VALUE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:30:48:34|Input CLOCK_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:30:48:34|Input INPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:30:48:34|Input OUTPUT_CLK on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:30:48:34|Input OUTPUT_ENABLE on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:30:48:34|Input D_OUT_1 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:30:48:34|Input D_OUT_0 on instance i_clk is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":49:17:49:19|An input port (port clk) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":76:2:76:7|Input LATCH_INPUT_VALUE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":76:2:76:7|Input CLOCK_ENABLE on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":76:2:76:7|Input INPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":76:2:76:7|Input OUTPUT_CLK on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":76:2:76:7|Input D_OUT_1 on instance io_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":87:2:87:7|Input LATCH_INPUT_VALUE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":87:2:87:7|Input CLOCK_ENABLE on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":87:2:87:7|Input INPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":87:2:87:7|Input OUTPUT_CLK on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":87:2:87:7|Input D_OUT_1 on instance io_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":103:2:103:10|Input LATCH_INPUT_VALUE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":103:2:103:10|Input CLOCK_ENABLE on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":103:2:103:10|Input INPUT_CLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":103:2:103:10|Input OUTPUT_CLK on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":103:2:103:10|Input D_OUT_1 on instance io_led_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":113:2:113:10|Input LATCH_INPUT_VALUE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":113:2:113:10|Input CLOCK_ENABLE on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":113:2:113:10|Input INPUT_CLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":113:2:113:10|Input OUTPUT_CLK on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":113:2:113:10|Input D_OUT_1 on instance io_led_tx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":123:2:123:10|Input LATCH_INPUT_VALUE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":123:2:123:10|Input CLOCK_ENABLE on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":123:2:123:10|Input INPUT_CLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":123:2:123:10|Input OUTPUT_CLK on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":123:2:123:10|Input D_OUT_1 on instance io_led_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":133:0:133:5|Pruning unused register keep_alive[5:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":19:12:19:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":34:12:34:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":35:12:35:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:39:44 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":13:7:13:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":13:7:13:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:39:44 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:39:44 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":13:7:13:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":13:7:13:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 19:39:45 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 19:39:45 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start      Requested     Requested     Clock      Clock               Clock
Clock      Frequency     Period        Type       Group               Load 
---------------------------------------------------------------------------
System     265.7 MHz     3.763         system     system_clkgroup     24   
===========================================================================

@W: MT531 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":62:0:62:5|Found signal identified as System clock which controls 24 sequential elements including count[23:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:39:45 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 19:39:45 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":62:0:62:5|Found counter in view:work.Top(verilog) instance count[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  24 /        24
   2		0h:00m:00s		    -1.53ns		  24 /        24

   3		0h:00m:00s		    -1.53ns		  24 /        24


   4		0h:00m:00s		    -1.53ns		  24 /        24

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clk               SB_IO                  24         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Top|clk with period 7.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 19:39:46 2025
#


Top view:               Top
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk            131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
Top|clk   Top|clk  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
count[0]     Top|clk       SB_DFF     Q       count[0]     0.796       -1.338
count[1]     Top|clk       SB_DFF     Q       count[1]     0.796       -1.138
count[2]     Top|clk       SB_DFF     Q       count[2]     0.796       -0.938
count[3]     Top|clk       SB_DFF     Q       count[3]     0.796       -0.738
count[4]     Top|clk       SB_DFF     Q       count[4]     0.796       -0.538
count[5]     Top|clk       SB_DFF     Q       count[5]     0.796       -0.338
count[6]     Top|clk       SB_DFF     Q       count[6]     0.796       -0.138
count[7]     Top|clk       SB_DFF     Q       count[7]     0.796       0.062 
count[8]     Top|clk       SB_DFF     Q       count[8]     0.796       0.262 
count[9]     Top|clk       SB_DFF     Q       count[9]     0.796       0.462 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
count[23]     Top|clk       SB_DFF     D       count_s[23]     7.429        -1.338
count[22]     Top|clk       SB_DFF     D       count_s[22]     7.429        -1.138
count[21]     Top|clk       SB_DFF     D       count_s[21]     7.429        -0.938
count[20]     Top|clk       SB_DFF     D       count_s[20]     7.429        -0.738
count[19]     Top|clk       SB_DFF     D       count_s[19]     7.429        -0.538
count[18]     Top|clk       SB_DFF     D       count_s[18]     7.429        -0.338
count[17]     Top|clk       SB_DFF     D       count_s[17]     7.429        -0.138
count[16]     Top|clk       SB_DFF     D       count_s[16]     7.429        0.062 
count[15]     Top|clk       SB_DFF     D       count_s[15]     7.429        0.262 
count[14]     Top|clk       SB_DFF     D       count_s[14]     7.429        0.462 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          count[0] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.768       -         
==================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[1] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[1]            SB_DFF       Q        Out     0.796     0.796       -         
count[1]            Net          -        -       0.834     -           2         
count_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[0] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.386     -           2         
count_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[22]         Net          -        -       1.507     -           1         
count[22]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[2] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[2]            SB_DFF       Q        Out     0.796     0.796       -         
count[2]            Net          -        -       0.834     -           2         
count_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            Top|clk [rising] on pin C
    The end   point is clocked by            Top|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.386     -           2         
count_RNO[21]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[21]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[21]         Net          -        -       1.507     -           1         
count[21]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        23 uses
SB_DFF          24 uses
SB_GB           1 use
SB_LUT4         25 uses

I/O ports: 17
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (2%)
Total load per clock:
   Top|clk: 1

@S |Mapping Summary:
Total  LUTs: 25 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 19:39:46 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal connectivity io_scl:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_led_rx:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_led_tx:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_led_io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_clk_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for vox_rx_p, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for flash_miso, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/1248
    PLBs                        :	4/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	12/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance io_led_rx incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
7:40:04 PM
