<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p634" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_634{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_634{left:692px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_634{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_634{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_634{left:96px;bottom:1040px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t6_634{left:270px;bottom:1039px;letter-spacing:0.12px;}
#t7_634{left:303px;bottom:1039px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t8_634{left:616px;bottom:1039px;letter-spacing:0.04px;word-spacing:-0.37px;}
#t9_634{left:96px;bottom:1018px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ta_634{left:96px;bottom:997px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tb_634{left:96px;bottom:938px;letter-spacing:0.19px;}
#tc_634{left:192px;bottom:938px;letter-spacing:0.22px;word-spacing:-0.17px;}
#td_634{left:96px;bottom:902px;letter-spacing:0.13px;word-spacing:-0.46px;}
#te_634{left:96px;bottom:880px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_634{left:96px;bottom:841px;letter-spacing:0.11px;}
#tg_634{left:147px;bottom:841px;letter-spacing:0.17px;word-spacing:0.05px;}
#th_634{left:96px;bottom:804px;letter-spacing:-0.25px;word-spacing:0.15px;}
#ti_634{left:381px;bottom:804px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tj_634{left:96px;bottom:782px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tk_634{left:96px;bottom:761px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tl_634{left:96px;bottom:739px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tm_634{left:96px;bottom:704px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tn_634{left:96px;bottom:683px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_634{left:96px;bottom:648px;letter-spacing:0.12px;word-spacing:-0.72px;}
#tp_634{left:96px;bottom:626px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tq_634{left:96px;bottom:605px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_634{left:96px;bottom:570px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ts_634{left:96px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_634{left:96px;bottom:527px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tu_634{left:96px;bottom:506px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_634{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tw_634{left:96px;bottom:449px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tx_634{left:96px;bottom:428px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_634{left:96px;bottom:388px;letter-spacing:0.11px;}
#tz_634{left:147px;bottom:388px;letter-spacing:0.17px;}
#t10_634{left:96px;bottom:351px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_634{left:377px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_634{left:96px;bottom:329px;letter-spacing:0.13px;word-spacing:-0.82px;}
#t13_634{left:96px;bottom:308px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_634{left:96px;bottom:272px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_634{left:656px;bottom:271px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t16_634{left:96px;bottom:249px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_634{left:96px;bottom:228px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t18_634{left:96px;bottom:207px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_634{left:96px;bottom:167px;letter-spacing:0.11px;}
#t1a_634{left:147px;bottom:167px;letter-spacing:0.12px;word-spacing:0.04px;}
#t1b_634{left:96px;bottom:130px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_634{left:333px;bottom:130px;letter-spacing:0.12px;}
#t1d_634{left:366px;bottom:130px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t1e_634{left:454px;bottom:130px;letter-spacing:0.15px;word-spacing:-0.46px;}
#t1f_634{left:550px;bottom:130px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1g_634{left:632px;bottom:130px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1h_634{left:96px;bottom:108px;letter-spacing:0.14px;}
#t1i_634{left:234px;bottom:108px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t1j_634{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_634{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_634{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_634{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_634{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_634{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_634{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_634{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_634{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts634" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg634Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg634" style="-webkit-user-select: none;"><object width="935" height="1210" data="634/634.svg" type="image/svg+xml" id="pdf634" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_634" class="t s1_634">179 </span><span id="t2_634" class="t s2_634">System Instructions </span>
<span id="t3_634" class="t s1_634">AMD64 Technology </span><span id="t4_634" class="t s1_634">24593—Rev. 3.41—June 2023 </span>
<span id="t5_634" class="t s3_634">RDTSCP Instruction. </span><span id="t6_634" class="t s4_634">The </span><span id="t7_634" class="t s5_634">read time-stamp counter and processor ID </span><span id="t8_634" class="t s4_634">instruction, RDTSCP, is used </span>
<span id="t9_634" class="t s4_634">to read the model-specific time-stamp counter (TSC) register. as well as the low 32 bits of the </span>
<span id="ta_634" class="t s4_634">TSC_AUX register (MSR C000_0103h). </span>
<span id="tb_634" class="t s6_634">6.3 </span><span id="tc_634" class="t s6_634">Segment Register and Descriptor Register Access </span>
<span id="td_634" class="t s4_634">The AMD64 architecture supports the legacy instructions that load and store segment registers and </span>
<span id="te_634" class="t s4_634">descriptor registers. In some cases the instruction capabilities are expanded to support long mode. </span>
<span id="tf_634" class="t s7_634">6.3.1 </span><span id="tg_634" class="t s7_634">Accessing Segment Registers </span>
<span id="th_634" class="t s3_634">MOV, POP, and PUSH Instructions. </span><span id="ti_634" class="t s4_634">The MOV and POP instructions can be used to load a selector </span>
<span id="tj_634" class="t s4_634">into a segment register from a general-purpose register or memory (MOV) or from the stack (POP). </span>
<span id="tk_634" class="t s4_634">Any segment register, except the CS register, can be loaded with the MOV and POP instructions. The </span>
<span id="tl_634" class="t s4_634">CS register must be loaded with a far-transfer instruction. </span>
<span id="tm_634" class="t s4_634">All segment register selectors can be stored in a general-purpose register or memory using the MOV </span>
<span id="tn_634" class="t s4_634">instruction or pushed onto the stack using the PUSH instruction. </span>
<span id="to_634" class="t s4_634">When a selector is loaded into a segment register, the processor automatically loads the corresponding </span>
<span id="tp_634" class="t s4_634">descriptor-table entry into the hidden portion of the selector register. The hidden portion contains the </span>
<span id="tq_634" class="t s4_634">base address, limit, and segment attributes. </span>
<span id="tr_634" class="t s4_634">Segment-load and segment-store instructions work normally in 64-bit mode. The appropriate entry is </span>
<span id="ts_634" class="t s4_634">read from the system descriptor table (GDT or LDT) and is loaded into the hidden portion of the </span>
<span id="tt_634" class="t s4_634">segment descriptor register. However, the contents of data-segment and stack-segment descriptor </span>
<span id="tu_634" class="t s4_634">registers are ignored, except in the case of the FS and GS segment-register base fields—see “FS and </span>
<span id="tv_634" class="t s4_634">GS Registers in 64-Bit Mode” on page 80 for more information. </span>
<span id="tw_634" class="t s4_634">The ability to use segment-load instructions allows a 64-bit operating system to set up segment </span>
<span id="tx_634" class="t s4_634">registers for a compatibility-mode application before switching to compatibility mode. </span>
<span id="ty_634" class="t s7_634">6.3.2 </span><span id="tz_634" class="t s7_634">Accessing Segment Register Hidden State </span>
<span id="t10_634" class="t s3_634">WRMSR and RDMSR Instructions. </span><span id="t11_634" class="t s4_634">The base address field of the hidden state of the FS and GS </span>
<span id="t12_634" class="t s4_634">registers are mapped to MSRs and may be read and written by privileged software when running in 64- </span>
<span id="t13_634" class="t s4_634">bit mode. </span>
<span id="t14_634" class="t s3_634">RDFSBASE, RDGSBASE, WRFSBASE, and WRGSBASE Instructions. </span><span id="t15_634" class="t s4_634">When supported and </span>
<span id="t16_634" class="t s4_634">enabled, these instructions allow software running at any privilege level to read and write the base </span>
<span id="t17_634" class="t s4_634">address field of the hidden state of the FS and GS segment registers. These instructions are only </span>
<span id="t18_634" class="t s4_634">defined in 64-bit mode. </span>
<span id="t19_634" class="t s7_634">6.3.3 </span><span id="t1a_634" class="t s7_634">Accessing Descriptor-Table Registers </span>
<span id="t1b_634" class="t s3_634">LGDT and LIDT Instructions. </span><span id="t1c_634" class="t s4_634">The </span><span id="t1d_634" class="t s5_634">load GDTR </span><span id="t1e_634" class="t s4_634">(LGDT) and </span><span id="t1f_634" class="t s5_634">load IDTR </span><span id="t1g_634" class="t s4_634">(LIDT) instructions load a </span>
<span id="t1h_634" class="t s5_634">pseudo-descriptor </span><span id="t1i_634" class="t s4_634">from memory into the GDTR or IDTR registers, respectively. </span>
<span id="t1j_634" class="t s8_634">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
