#Start recording tcl command: 4/15/2025 17:06:32
#Project Location: Z:/senior_design/0v7670_Verilog/full_vga; Project name: full_vga
prj_create -name "full_vga" -impl "impl_1" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
file copy -force -- "Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/camera_read.v" "Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/my_pll.v" "Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/single_capture.v" "Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/vga.v" "Z:/senior_design/0v7670_Verilog/full_vga/source/impl_1"
prj_add_source "Z:/senior_design/0v7670_Verilog/full_vga/source/impl_1/camera_read.v" "Z:/senior_design/0v7670_Verilog/full_vga/source/impl_1/my_pll.v" "Z:/senior_design/0v7670_Verilog/full_vga/source/impl_1/single_capture.v" "Z:/senior_design/0v7670_Verilog/full_vga/source/impl_1/vga.v"
prj_save 
prj_remove_source "Z:/senior_design/0v7670_Verilog/full_vga/source/impl_1/my_pll.v"
prj_add_source "Z:/senior_design/0v7670_Verilog/full_vga/mypll/mypll.ipx"
prj_run Map -impl impl_1
prj_add_source "Z:/senior_design/0v7670_Verilog/full_vga/pins.pdc"
prj_enable_source "Z:/senior_design/0v7670_Verilog/full_vga/pins.pdc"
prj_run Export -impl impl_1
prj_run Map -impl impl_1
prj_set_impl_opt -impl "impl_1" "top" "top"
prj_set_impl_opt synthesis "synplify"
prj_run Synthesis -impl impl_1
prj_run Map -impl impl_1
prj_run Export -impl impl_1
launch_programmer_prj "C:/lscc/radiant/2023.1"
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
launch_programmer_prj "C:/lscc/radiant/2023.1"
prj_run Export -impl impl_1
launch_programmer_prj "C:/lscc/radiant/2023.1"
prj_run Export -impl impl_1
launch_programmer_prj "C:/lscc/radiant/2023.1"
prj_run Export -impl impl_1
#Stop recording: 4/15/2025 20:11:01
