

================================================================
== Synthesis Summary Report of 'accelerate'
================================================================
+ General Information: 
    * Date:           Sat May 14 14:36:17 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        SPMV_CSR
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ accelerate  |    II|  0.39|        8|  80.000|         -|        2|     -|       yes|     -|  12 (5%)|  2736 (2%)|  1507 (2%)|    -|
    | + reduce     |    II|  0.41|        2|  20.000|         -|        1|     -|       yes|     -|        -|  650 (~0%)|  501 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+----------------------+---------+----------+
| Interface            | Mode    | Bitwidth |
+----------------------+---------+----------+
| init                 | ap_none | 1        |
| init_vector_0        | ap_none | 32       |
| init_vector_1        | ap_none | 32       |
| init_vector_10       | ap_none | 32       |
| init_vector_11       | ap_none | 32       |
| init_vector_12       | ap_none | 32       |
| init_vector_13       | ap_none | 32       |
| init_vector_14       | ap_none | 32       |
| init_vector_15       | ap_none | 32       |
| init_vector_16       | ap_none | 32       |
| init_vector_17       | ap_none | 32       |
| init_vector_18       | ap_none | 32       |
| init_vector_19       | ap_none | 32       |
| init_vector_2        | ap_none | 32       |
| init_vector_20       | ap_none | 32       |
| init_vector_21       | ap_none | 32       |
| init_vector_22       | ap_none | 32       |
| init_vector_3        | ap_none | 32       |
| init_vector_4        | ap_none | 32       |
| init_vector_5        | ap_none | 32       |
| init_vector_6        | ap_none | 32       |
| init_vector_7        | ap_none | 32       |
| init_vector_8        | ap_none | 32       |
| init_vector_9        | ap_none | 32       |
| label_r              | ap_none | 32       |
| mult_enables_0       | ap_none | 1        |
| mult_enables_1       | ap_none | 1        |
| mult_enables_2       | ap_none | 1        |
| mult_enables_3       | ap_none | 1        |
| out_r                | ap_none | 32       |
| subrow_col_indices_0 | ap_none | 32       |
| subrow_col_indices_1 | ap_none | 32       |
| subrow_col_indices_2 | ap_none | 32       |
| subrow_col_indices_3 | ap_none | 32       |
| subrow_vals_0        | ap_none | 32       |
| subrow_vals_1        | ap_none | 32       |
| subrow_vals_2        | ap_none | 32       |
| subrow_vals_3        | ap_none | 32       |
+----------------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+----------+
| Argument           | Direction | Datatype |
+--------------------+-----------+----------+
| out                | out       | int&     |
| subrow_vals        | in        | int*     |
| subrow_col_indices | in        | int*     |
| mult_enables       | in        | bool*    |
| label              | in        | int      |
| init_vector        | in        | int*     |
| init               | in        | bool     |
+--------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------+----------------------+---------+
| Argument           | HW Interface         | HW Type |
+--------------------+----------------------+---------+
| out                | out_r                | port    |
| out                | out_r_ap_vld         | port    |
| out                | out_r_ap_lwr         | port    |
| subrow_vals        | subrow_vals_0        | port    |
| subrow_vals        | subrow_vals_1        | port    |
| subrow_vals        | subrow_vals_2        | port    |
| subrow_vals        | subrow_vals_3        | port    |
| subrow_col_indices | subrow_col_indices_0 | port    |
| subrow_col_indices | subrow_col_indices_1 | port    |
| subrow_col_indices | subrow_col_indices_2 | port    |
| subrow_col_indices | subrow_col_indices_3 | port    |
| mult_enables       | mult_enables_0       | port    |
| mult_enables       | mult_enables_1       | port    |
| mult_enables       | mult_enables_2       | port    |
| mult_enables       | mult_enables_3       | port    |
| label              | label_r              | port    |
| init_vector        | init_vector_0        | port    |
| init_vector        | init_vector_1        | port    |
| init_vector        | init_vector_2        | port    |
| init_vector        | init_vector_3        | port    |
| init_vector        | init_vector_4        | port    |
| init_vector        | init_vector_5        | port    |
| init_vector        | init_vector_6        | port    |
| init_vector        | init_vector_7        | port    |
| init_vector        | init_vector_8        | port    |
| init_vector        | init_vector_9        | port    |
| init_vector        | init_vector_10       | port    |
| init_vector        | init_vector_11       | port    |
| init_vector        | init_vector_12       | port    |
| init_vector        | init_vector_13       | port    |
| init_vector        | init_vector_14       | port    |
| init_vector        | init_vector_15       | port    |
| init_vector        | init_vector_16       | port    |
| init_vector        | init_vector_17       | port    |
| init_vector        | init_vector_18       | port    |
| init_vector        | init_vector_19       | port    |
| init_vector        | init_vector_20       | port    |
| init_vector        | init_vector_21       | port    |
| init_vector        | init_vector_22       | port    |
| init               | init                 | port    |
+--------------------+----------------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+-----------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable        | Op  | Impl   | Latency |
+------------------------------+-----+--------+-----------------+-----+--------+---------+
| + accelerate                 | 12  |        |                 |     |        |         |
|   mul_32s_32s_32_2_1_U9      | 3   |        | mul_ln27        | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U11     | 3   |        | mul_ln27_1      | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U10     | 3   |        | mul_ln27_2      | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U12     | 3   |        | mul_ln27_3      | mul | auto   | 1       |
|   add_ln41_fu_924_p2         | -   |        | add_ln41        | add | tadder | 0       |
|   add_ln41_1_fu_910_p2       | -   |        | add_ln41_1      | add | tadder | 0       |
|   add_ln41_2_fu_915_p2       | -   |        | add_ln41_2      | add | tadder | 0       |
|   add_ln41_3_fu_929_p2       | -   |        | add_ln41_3      | add | tadder | 0       |
|  + reduce                    | 0   |        |                 |     |        |         |
|    add_ln35_fu_287_p2        | -   |        | add_ln35        | add | fabric | 0       |
|    level_out_value_fu_309_p2 | -   |        | level_out_value | add | fabric | 0       |
|    add_ln35_1_fu_366_p2      | -   |        | add_ln35_1      | add | fabric | 0       |
|    add_ln18_fu_412_p2        | -   |        | add_ln18        | add | fabric | 0       |
|    out_data_value_fu_444_p2  | -   |        | out_data_value  | add | fabric | 0       |
+------------------------------+-----+--------+-----------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------------------+-------------------------------------------+--------------------------------------------------------------------------------+
| Type               | Options                                   | Location                                                                       |
+--------------------+-------------------------------------------+--------------------------------------------------------------------------------+
| array_partition    | variable=init_vector type=complete        | SPMV_CSR_src/accelerator/accelerator.cpp:6 in set_storage, init_vector         |
| array_partition    | variable=storage type=complete            | SPMV_CSR_src/accelerator/accelerator.cpp:7 in set_storage, storage             |
| unroll             |                                           | SPMV_CSR_src/accelerator/accelerator.cpp:11 in set_storage                     |
| array_partition    | variable=multiplier_outs type=complete    | SPMV_CSR_src/accelerator/accelerator.cpp:18 in multipliers, multiplier_outs    |
| array_partition    | variable=mult_enables type=complete       | SPMV_CSR_src/accelerator/accelerator.cpp:19 in multipliers, mult_enables       |
| array_partition    | variable=subrow_vals type=complete        | SPMV_CSR_src/accelerator/accelerator.cpp:20 in multipliers, subrow_vals        |
| array_partition    | variable=subrow_col_indices type=complete | SPMV_CSR_src/accelerator/accelerator.cpp:21 in multipliers, subrow_col_indices |
| array_partition    | variable=storage type=complete            | SPMV_CSR_src/accelerator/accelerator.cpp:22 in multipliers, storage            |
| unroll             |                                           | SPMV_CSR_src/accelerator/accelerator.cpp:25 in multipliers                     |
| expression_balance |                                           | SPMV_CSR_src/accelerator/accelerator.cpp:36 in adders                          |
| array_partition    | variable=multiplier_outs type=complete    | SPMV_CSR_src/accelerator/accelerator.cpp:37 in adders, multiplier_outs         |
| pipeline           |                                           | SPMV_CSR_src/accelerator/accelerator.cpp:40 in adders                          |
| array_partition    | variable=subrow_vals type=complete        | SPMV_CSR_src/accelerator/accelerator.cpp:47 in accelerate, subrow_vals         |
| array_partition    | variable=subrow_col_indices type=complete | SPMV_CSR_src/accelerator/accelerator.cpp:48 in accelerate, subrow_col_indices  |
| pipeline           |                                           | SPMV_CSR_src/accelerator/accelerator.cpp:56 in accelerate                      |
| unroll             |                                           | SPMV_CSR_src/accelerator/reducer.cpp:40 in set_levels                          |
| unroll             |                                           | SPMV_CSR_src/accelerator/reducer.cpp:53 in reduce                              |
+--------------------+-------------------------------------------+--------------------------------------------------------------------------------+


