{
  "Top": "hls_real2xfft",
  "RtlTop": "hls_real2xfft",
  "RtlPrefix": "",
  "RtlSubPrefix": "hls_real2xfft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "din": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dout": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<xfft_axis_t<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0> >, 0>&",
      "srcSize": "48",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top hls_real2xfft -name hls_real2xfft"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hls_real2xfft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "512",
    "Latency": "1549"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_real2xfft",
    "Version": "1.0",
    "DisplayName": "Hls_real2xfft",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hls_real2xfft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/real2xfft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hls_real2xfft_data2window_V_RAM_AUTO_2R1W.vhd",
      "impl\/vhdl\/hls_real2xfft_data2window_V_RAM_AUTO_2R1W_memcore.vhd",
      "impl\/vhdl\/hls_real2xfft_fifo_w16_d256_A.vhd",
      "impl\/vhdl\/hls_real2xfft_fifo_w16_d512_A.vhd",
      "impl\/vhdl\/hls_real2xfft_Loop_real2xfft_output_proc3.vhd",
      "impl\/vhdl\/hls_real2xfft_Loop_sliding_win_delay_proc1.vhd",
      "impl\/vhdl\/hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W.vhd",
      "impl\/vhdl\/hls_real2xfft_Loop_sliding_win_output_proc2.vhd",
      "impl\/vhdl\/hls_real2xfft_mul_mul_16s_15ns_31_4_1.vhd",
      "impl\/vhdl\/hls_real2xfft_regslice_both.vhd",
      "impl\/vhdl\/hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0.vhd",
      "impl\/vhdl\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s.vhd",
      "impl\/vhdl\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_bkb.vhd",
      "impl\/vhdl\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_cud.vhd",
      "impl\/vhdl\/hls_real2xfft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_real2xfft_data2window_V_RAM_AUTO_2R1W.v",
      "impl\/verilog\/hls_real2xfft_data2window_V_RAM_AUTO_2R1W_memcore.v",
      "impl\/verilog\/hls_real2xfft_fifo_w16_d256_A.v",
      "impl\/verilog\/hls_real2xfft_fifo_w16_d512_A.v",
      "impl\/verilog\/hls_real2xfft_hls_deadlock_detection_unit.v",
      "impl\/verilog\/hls_real2xfft_hls_deadlock_detector.vh",
      "impl\/verilog\/hls_real2xfft_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/hls_real2xfft_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/hls_real2xfft_hls_deadlock_report_unit.vh",
      "impl\/verilog\/hls_real2xfft_Loop_real2xfft_output_proc3.v",
      "impl\/verilog\/hls_real2xfft_Loop_sliding_win_delay_proc1.v",
      "impl\/verilog\/hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W.v",
      "impl\/verilog\/hls_real2xfft_Loop_sliding_win_output_proc2.v",
      "impl\/verilog\/hls_real2xfft_mul_mul_16s_15ns_31_4_1.v",
      "impl\/verilog\/hls_real2xfft_regslice_both.v",
      "impl\/verilog\/hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0.v",
      "impl\/verilog\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s.v",
      "impl\/verilog\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_bkb.dat",
      "impl\/verilog\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_bkb.v",
      "impl\/verilog\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_cud.dat",
      "impl\/verilog\/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_cud.v",
      "impl\/verilog\/hls_real2xfft.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hls_real2xfft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "din:dout",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "din": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_",
      "ports": [
        "din_TDATA",
        "din_TREADY",
        "din_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din"
        }]
    },
    "dout": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "48",
      "portPrefix": "dout_",
      "ports": [
        "dout_TDATA",
        "dout_TREADY",
        "dout_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "din_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dout_TDATA": {
      "dir": "out",
      "width": "48"
    },
    "dout_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_real2xfft",
      "Instances": [
        {
          "ModuleName": "Loop_sliding_win_delay_proc1",
          "InstanceName": "Loop_sliding_win_delay_proc1_U0"
        },
        {
          "ModuleName": "Loop_sliding_win_output_proc2",
          "InstanceName": "Loop_sliding_win_output_proc2_U0"
        },
        {
          "ModuleName": "window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s",
          "InstanceName": "window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0"
        },
        {
          "ModuleName": "Loop_real2xfft_output_proc3",
          "InstanceName": "Loop_real2xfft_output_proc3_U0"
        }
      ]
    },
    "Info": {
      "Loop_sliding_win_delay_proc1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_sliding_win_output_proc2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_real2xfft_output_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hls_real2xfft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_sliding_win_delay_proc1": {
        "Latency": {
          "LatencyBest": "512",
          "LatencyAvg": "512",
          "LatencyWorst": "513",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.823"
        },
        "Loops": [{
            "Name": "sliding_win_delay",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "121",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_sliding_win_output_proc2": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "515",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.731"
        },
        "Loops": [{
            "Name": "sliding_win_output",
            "TripCount": "512",
            "Latency": "514",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "373",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "246",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s": {
        "Latency": {
          "LatencyBest": "518",
          "LatencyAvg": "518",
          "LatencyWorst": "519",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.150"
        },
        "Loops": [{
            "Name": "apply_win_fn",
            "TripCount": "512",
            "Latency": "518",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "293",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_real2xfft_output_proc3": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "515",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.770"
        },
        "Loops": [{
            "Name": "real2xfft_output",
            "TripCount": "512",
            "Latency": "514",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "94",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hls_real2xfft": {
        "Latency": {
          "LatencyBest": "1549",
          "LatencyAvg": "1549",
          "LatencyWorst": "1552",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.150"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1589",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1102",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-03-26 21:16:05 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
