// Seed: 451456173
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd87
) (
    input uwire _id_0,
    input wand  id_1
);
  module_0 modCall_1 ();
  logic [-1 'b0 : id_0] id_3;
endmodule
module module_2 #(
    parameter id_6 = 32'd86
) (
    input tri id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri _id_6,
    input tri id_7,
    input wor id_8,
    output wire id_9
);
  logic [1 : id_6] id_11;
  assign id_11 = id_8;
  module_0 modCall_1 ();
  parameter id_12 = 1;
  and primCall (id_1, id_11, id_3, id_4, id_5, id_7, id_8);
endmodule
