// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module AXI4Deinterleaver(
  input         clock,
                reset,
                auto_in_aw_valid,
  input  [3:0]  auto_in_aw_bits_id,
  input  [31:0] auto_in_aw_bits_addr,
  input  [7:0]  auto_in_aw_bits_len,
  input  [2:0]  auto_in_aw_bits_size,
  input  [1:0]  auto_in_aw_bits_burst,
  input         auto_in_aw_bits_lock,
  input  [3:0]  auto_in_aw_bits_cache,
  input  [2:0]  auto_in_aw_bits_prot,
  input  [3:0]  auto_in_aw_bits_qos,
                auto_in_aw_bits_echo_tl_state_size,
                auto_in_aw_bits_echo_tl_state_source,
  input         auto_in_w_valid,
  input  [63:0] auto_in_w_bits_data,
  input  [7:0]  auto_in_w_bits_strb,
  input         auto_in_w_bits_last,
                auto_in_b_ready,
                auto_in_ar_valid,
  input  [3:0]  auto_in_ar_bits_id,
  input  [31:0] auto_in_ar_bits_addr,
  input  [7:0]  auto_in_ar_bits_len,
  input  [2:0]  auto_in_ar_bits_size,
  input  [1:0]  auto_in_ar_bits_burst,
  input         auto_in_ar_bits_lock,
  input  [3:0]  auto_in_ar_bits_cache,
  input  [2:0]  auto_in_ar_bits_prot,
  input  [3:0]  auto_in_ar_bits_qos,
                auto_in_ar_bits_echo_tl_state_size,
                auto_in_ar_bits_echo_tl_state_source,
  input         auto_in_r_ready,
                auto_out_aw_ready,
                auto_out_w_ready,
                auto_out_b_valid,
  input  [3:0]  auto_out_b_bits_id,
  input  [1:0]  auto_out_b_bits_resp,
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,
                auto_out_b_bits_echo_tl_state_source,
  input         auto_out_ar_ready,
                auto_out_r_valid,
  input  [3:0]  auto_out_r_bits_id,
  input  [63:0] auto_out_r_bits_data,
  input  [1:0]  auto_out_r_bits_resp,
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,
                auto_out_r_bits_echo_tl_state_source,
  input         auto_out_r_bits_last,
  output        auto_in_aw_ready,
                auto_in_w_ready,
                auto_in_b_valid,
  output [3:0]  auto_in_b_bits_id,
  output [1:0]  auto_in_b_bits_resp,
  output [3:0]  auto_in_b_bits_echo_tl_state_size,
                auto_in_b_bits_echo_tl_state_source,
  output        auto_in_ar_ready,
                auto_in_r_valid,
  output [3:0]  auto_in_r_bits_id,
  output [63:0] auto_in_r_bits_data,
  output [1:0]  auto_in_r_bits_resp,
  output [3:0]  auto_in_r_bits_echo_tl_state_size,
                auto_in_r_bits_echo_tl_state_source,
  output        auto_in_r_bits_last,
                auto_out_aw_valid,
  output [3:0]  auto_out_aw_bits_id,
  output [31:0] auto_out_aw_bits_addr,
  output [7:0]  auto_out_aw_bits_len,
  output [2:0]  auto_out_aw_bits_size,
  output [1:0]  auto_out_aw_bits_burst,
  output        auto_out_aw_bits_lock,
  output [3:0]  auto_out_aw_bits_cache,
  output [2:0]  auto_out_aw_bits_prot,
  output [3:0]  auto_out_aw_bits_qos,
                auto_out_aw_bits_echo_tl_state_size,
                auto_out_aw_bits_echo_tl_state_source,
  output        auto_out_w_valid,
  output [63:0] auto_out_w_bits_data,
  output [7:0]  auto_out_w_bits_strb,
  output        auto_out_w_bits_last,
                auto_out_b_ready,
                auto_out_ar_valid,
  output [3:0]  auto_out_ar_bits_id,
  output [31:0] auto_out_ar_bits_addr,
  output [7:0]  auto_out_ar_bits_len,
  output [2:0]  auto_out_ar_bits_size,
  output [1:0]  auto_out_ar_bits_burst,
  output        auto_out_ar_bits_lock,
  output [3:0]  auto_out_ar_bits_cache,
  output [2:0]  auto_out_ar_bits_prot,
  output [3:0]  auto_out_ar_bits_qos,
                auto_out_ar_bits_echo_tl_state_size,
                auto_out_ar_bits_echo_tl_state_source,
  output        auto_out_r_ready
);

  wire              x1_r_ready;	// @[Deinterleaver.scala:128:21]
  wire              bundleIn_0_r_bits_last;	// @[Deinterleaver.scala:117:20]
  wire              _qs_queue_15_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_15_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_15_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_15_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_15_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_15_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_15_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_14_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_14_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_14_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_14_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_14_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_14_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_14_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_13_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_13_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_13_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_13_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_13_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_13_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_13_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_12_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_12_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_12_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_12_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_12_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_12_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_12_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_11_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_11_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_11_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_11_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_11_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_11_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_11_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_10_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_10_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_10_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_10_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_10_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_10_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_10_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_9_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_9_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_9_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_9_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_9_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_9_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_9_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_8_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_8_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_8_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_8_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_8_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_8_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_8_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_7_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_7_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_7_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_7_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_7_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_7_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_7_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_6_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_6_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_6_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_6_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_6_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_6_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_6_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_5_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_5_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_5_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_5_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_5_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_5_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_5_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_4_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_4_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_4_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_4_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_4_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_4_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_4_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_3_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_3_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_3_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_3_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_3_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_3_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_3_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_2_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_2_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_2_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_2_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_1_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_1_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_1_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_1_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_0_io_enq_ready;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_id;	// @[Deinterleaver.scala:68:27]
  wire [63:0]       _qs_queue_0_io_deq_bits_data;	// @[Deinterleaver.scala:68:27]
  wire [1:0]        _qs_queue_0_io_deq_bits_resp;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_echo_tl_state_size;	// @[Deinterleaver.scala:68:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_echo_tl_state_source;	// @[Deinterleaver.scala:68:27]
  wire              _qs_queue_0_io_deq_bits_last;	// @[Deinterleaver.scala:68:27]
  reg               locked;	// @[Deinterleaver.scala:84:29]
  reg  [3:0]        deq_id;	// @[Deinterleaver.scala:85:25]
  reg  [3:0]        pending_count;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_0 = auto_out_r_bits_id == 4'h0;	// @[Deinterleaver.scala:94:32, :96:29]
  wire              _pending_inc_T_46 = x1_r_ready & auto_out_r_valid;	// @[Decoupled.scala:51:35, Deinterleaver.scala:128:21]
  wire              pending_inc = enq_OH_bools_0 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_0 = deq_id == 4'h0;	// @[Deinterleaver.scala:85:25, :94:32, :97:29]
  wire              _queue_15_io_deq_ready_T = auto_in_r_ready & locked;	// @[Decoupled.scala:51:35, Deinterleaver.scala:84:29]
  wire              pending_dec = deq_OH_bools_0 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_1;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_1 = auto_out_r_bits_id == 4'h1;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_1 = enq_OH_bools_1 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_1 = deq_id == 4'h1;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_1 = deq_OH_bools_1 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_2;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_2 = auto_out_r_bits_id == 4'h2;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_2 = enq_OH_bools_2 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_2 = deq_id == 4'h2;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_2 = deq_OH_bools_2 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_3;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_3 = auto_out_r_bits_id == 4'h3;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_3 = enq_OH_bools_3 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_3 = deq_id == 4'h3;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_3 = deq_OH_bools_3 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_4;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_4 = auto_out_r_bits_id == 4'h4;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_4 = enq_OH_bools_4 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_4 = deq_id == 4'h4;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_4 = deq_OH_bools_4 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_5;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_5 = auto_out_r_bits_id == 4'h5;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_5 = enq_OH_bools_5 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_5 = deq_id == 4'h5;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_5 = deq_OH_bools_5 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_6;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_6 = auto_out_r_bits_id == 4'h6;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_6 = enq_OH_bools_6 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_6 = deq_id == 4'h6;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_6 = deq_OH_bools_6 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_7;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_7 = auto_out_r_bits_id == 4'h7;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_7 = enq_OH_bools_7 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_7 = deq_id == 4'h7;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_7 = deq_OH_bools_7 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_8;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_8 = auto_out_r_bits_id == 4'h8;	// @[Deinterleaver.scala:96:29, :102:35]
  wire              pending_inc_8 = enq_OH_bools_8 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_8 = deq_id == 4'h8;	// @[Deinterleaver.scala:85:25, :97:29, :102:35]
  wire              pending_dec_8 = deq_OH_bools_8 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_9;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_9 = auto_out_r_bits_id == 4'h9;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_9 = enq_OH_bools_9 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_9 = deq_id == 4'h9;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_9 = deq_OH_bools_9 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_10;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_10 = auto_out_r_bits_id == 4'hA;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_10 = enq_OH_bools_10 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_10 = deq_id == 4'hA;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_10 = deq_OH_bools_10 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_11;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_11 = auto_out_r_bits_id == 4'hB;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_11 = enq_OH_bools_11 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_11 = deq_id == 4'hB;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_11 = deq_OH_bools_11 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_12;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_12 = auto_out_r_bits_id == 4'hC;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_12 = enq_OH_bools_12 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_12 = deq_id == 4'hC;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_12 = deq_OH_bools_12 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_13;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_13 = auto_out_r_bits_id == 4'hD;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_13 = enq_OH_bools_13 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_13 = deq_id == 4'hD;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_13 = deq_OH_bools_13 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_14;	// @[Deinterleaver.scala:94:32]
  wire              enq_OH_bools_14 = auto_out_r_bits_id == 4'hE;	// @[Deinterleaver.scala:96:29, OneHot.scala:64:12]
  wire              pending_inc_14 = enq_OH_bools_14 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              deq_OH_bools_14 = deq_id == 4'hE;	// @[Deinterleaver.scala:85:25, :97:29, OneHot.scala:64:12]
  wire              pending_dec_14 = deq_OH_bools_14 & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:{29,46}, :117:20]
  reg  [3:0]        pending_count_15;	// @[Deinterleaver.scala:94:32]
  wire              pending_inc_15 = (&auto_out_r_bits_id) & _pending_inc_T_46 & auto_out_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:96:{29,47}]
  wire              pending_dec_15 = (&deq_id) & _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:85:25, :97:{29,46}, :117:20]
  wire [15:0][3:0]  _GEN = {{_qs_queue_15_io_deq_bits_id}, {_qs_queue_14_io_deq_bits_id}, {_qs_queue_13_io_deq_bits_id}, {_qs_queue_12_io_deq_bits_id}, {_qs_queue_11_io_deq_bits_id}, {_qs_queue_10_io_deq_bits_id}, {_qs_queue_9_io_deq_bits_id}, {_qs_queue_8_io_deq_bits_id}, {_qs_queue_7_io_deq_bits_id}, {_qs_queue_6_io_deq_bits_id}, {_qs_queue_5_io_deq_bits_id}, {_qs_queue_4_io_deq_bits_id}, {_qs_queue_3_io_deq_bits_id}, {_qs_queue_2_io_deq_bits_id}, {_qs_queue_1_io_deq_bits_id}, {_qs_queue_0_io_deq_bits_id}};	// @[Deinterleaver.scala:68:27, :117:20]
  wire [15:0][63:0] _GEN_0 = {{_qs_queue_15_io_deq_bits_data}, {_qs_queue_14_io_deq_bits_data}, {_qs_queue_13_io_deq_bits_data}, {_qs_queue_12_io_deq_bits_data}, {_qs_queue_11_io_deq_bits_data}, {_qs_queue_10_io_deq_bits_data}, {_qs_queue_9_io_deq_bits_data}, {_qs_queue_8_io_deq_bits_data}, {_qs_queue_7_io_deq_bits_data}, {_qs_queue_6_io_deq_bits_data}, {_qs_queue_5_io_deq_bits_data}, {_qs_queue_4_io_deq_bits_data}, {_qs_queue_3_io_deq_bits_data}, {_qs_queue_2_io_deq_bits_data}, {_qs_queue_1_io_deq_bits_data}, {_qs_queue_0_io_deq_bits_data}};	// @[Deinterleaver.scala:68:27, :117:20]
  wire [15:0][1:0]  _GEN_1 = {{_qs_queue_15_io_deq_bits_resp}, {_qs_queue_14_io_deq_bits_resp}, {_qs_queue_13_io_deq_bits_resp}, {_qs_queue_12_io_deq_bits_resp}, {_qs_queue_11_io_deq_bits_resp}, {_qs_queue_10_io_deq_bits_resp}, {_qs_queue_9_io_deq_bits_resp}, {_qs_queue_8_io_deq_bits_resp}, {_qs_queue_7_io_deq_bits_resp}, {_qs_queue_6_io_deq_bits_resp}, {_qs_queue_5_io_deq_bits_resp}, {_qs_queue_4_io_deq_bits_resp}, {_qs_queue_3_io_deq_bits_resp}, {_qs_queue_2_io_deq_bits_resp}, {_qs_queue_1_io_deq_bits_resp}, {_qs_queue_0_io_deq_bits_resp}};	// @[Deinterleaver.scala:68:27, :117:20]
  wire [15:0][3:0]  _GEN_2 = {{_qs_queue_15_io_deq_bits_echo_tl_state_size}, {_qs_queue_14_io_deq_bits_echo_tl_state_size}, {_qs_queue_13_io_deq_bits_echo_tl_state_size}, {_qs_queue_12_io_deq_bits_echo_tl_state_size}, {_qs_queue_11_io_deq_bits_echo_tl_state_size}, {_qs_queue_10_io_deq_bits_echo_tl_state_size}, {_qs_queue_9_io_deq_bits_echo_tl_state_size}, {_qs_queue_8_io_deq_bits_echo_tl_state_size}, {_qs_queue_7_io_deq_bits_echo_tl_state_size}, {_qs_queue_6_io_deq_bits_echo_tl_state_size}, {_qs_queue_5_io_deq_bits_echo_tl_state_size}, {_qs_queue_4_io_deq_bits_echo_tl_state_size}, {_qs_queue_3_io_deq_bits_echo_tl_state_size}, {_qs_queue_2_io_deq_bits_echo_tl_state_size}, {_qs_queue_1_io_deq_bits_echo_tl_state_size}, {_qs_queue_0_io_deq_bits_echo_tl_state_size}};	// @[Deinterleaver.scala:68:27, :117:20]
  wire [15:0][3:0]  _GEN_3 = {{_qs_queue_15_io_deq_bits_echo_tl_state_source}, {_qs_queue_14_io_deq_bits_echo_tl_state_source}, {_qs_queue_13_io_deq_bits_echo_tl_state_source}, {_qs_queue_12_io_deq_bits_echo_tl_state_source}, {_qs_queue_11_io_deq_bits_echo_tl_state_source}, {_qs_queue_10_io_deq_bits_echo_tl_state_source}, {_qs_queue_9_io_deq_bits_echo_tl_state_source}, {_qs_queue_8_io_deq_bits_echo_tl_state_source}, {_qs_queue_7_io_deq_bits_echo_tl_state_source}, {_qs_queue_6_io_deq_bits_echo_tl_state_source}, {_qs_queue_5_io_deq_bits_echo_tl_state_source}, {_qs_queue_4_io_deq_bits_echo_tl_state_source}, {_qs_queue_3_io_deq_bits_echo_tl_state_source}, {_qs_queue_2_io_deq_bits_echo_tl_state_source}, {_qs_queue_1_io_deq_bits_echo_tl_state_source}, {_qs_queue_0_io_deq_bits_echo_tl_state_source}};	// @[Deinterleaver.scala:68:27, :117:20]
  wire [15:0]       _GEN_4 = {{_qs_queue_15_io_deq_bits_last}, {_qs_queue_14_io_deq_bits_last}, {_qs_queue_13_io_deq_bits_last}, {_qs_queue_12_io_deq_bits_last}, {_qs_queue_11_io_deq_bits_last}, {_qs_queue_10_io_deq_bits_last}, {_qs_queue_9_io_deq_bits_last}, {_qs_queue_8_io_deq_bits_last}, {_qs_queue_7_io_deq_bits_last}, {_qs_queue_6_io_deq_bits_last}, {_qs_queue_5_io_deq_bits_last}, {_qs_queue_4_io_deq_bits_last}, {_qs_queue_3_io_deq_bits_last}, {_qs_queue_2_io_deq_bits_last}, {_qs_queue_1_io_deq_bits_last}, {_qs_queue_0_io_deq_bits_last}};	// @[Deinterleaver.scala:68:27, :117:20]
  assign bundleIn_0_r_bits_last = _GEN_4[deq_id];	// @[Deinterleaver.scala:85:25, :117:20]
  wire [15:0]       _GEN_5 = {{_qs_queue_15_io_enq_ready}, {_qs_queue_14_io_enq_ready}, {_qs_queue_13_io_enq_ready}, {_qs_queue_12_io_enq_ready}, {_qs_queue_11_io_enq_ready}, {_qs_queue_10_io_enq_ready}, {_qs_queue_9_io_enq_ready}, {_qs_queue_8_io_enq_ready}, {_qs_queue_7_io_enq_ready}, {_qs_queue_6_io_enq_ready}, {_qs_queue_5_io_enq_ready}, {_qs_queue_4_io_enq_ready}, {_qs_queue_3_io_enq_ready}, {_qs_queue_2_io_enq_ready}, {_qs_queue_1_io_enq_ready}, {_qs_queue_0_io_enq_ready}};	// @[Deinterleaver.scala:68:27, :128:21]
  assign x1_r_ready = _GEN_5[auto_out_r_bits_id];	// @[Deinterleaver.scala:128:21]
  wire [3:0]        pending_next = pending_count + {3'h0, pending_inc} - {3'h0, pending_dec};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_1 = pending_count_1 + {3'h0, pending_inc_1} - {3'h0, pending_dec_1};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_2 = pending_count_2 + {3'h0, pending_inc_2} - {3'h0, pending_dec_2};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_3 = pending_count_3 + {3'h0, pending_inc_3} - {3'h0, pending_dec_3};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_4 = pending_count_4 + {3'h0, pending_inc_4} - {3'h0, pending_dec_4};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_5 = pending_count_5 + {3'h0, pending_inc_5} - {3'h0, pending_dec_5};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_6 = pending_count_6 + {3'h0, pending_inc_6} - {3'h0, pending_dec_6};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_7 = pending_count_7 + {3'h0, pending_inc_7} - {3'h0, pending_dec_7};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_8 = pending_count_8 + {3'h0, pending_inc_8} - {3'h0, pending_dec_8};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_9 = pending_count_9 + {3'h0, pending_inc_9} - {3'h0, pending_dec_9};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_10 = pending_count_10 + {3'h0, pending_inc_10} - {3'h0, pending_dec_10};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_11 = pending_count_11 + {3'h0, pending_inc_11} - {3'h0, pending_dec_11};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_12 = pending_count_12 + {3'h0, pending_inc_12} - {3'h0, pending_dec_12};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_13 = pending_count_13 + {3'h0, pending_inc_13} - {3'h0, pending_dec_13};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_14 = pending_count_14 + {3'h0, pending_inc_14} - {3'h0, pending_dec_14};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire [3:0]        pending_next_15 = pending_count_15 + {3'h0, pending_inc_15} - {3'h0, pending_dec_15};	// @[Deinterleaver.scala:94:32, :96:47, :97:46, :98:{27,40}]
  wire              _T_3 = ~locked | _queue_15_io_deq_ready_T & bundleIn_0_r_bits_last;	// @[Decoupled.scala:51:35, Deinterleaver.scala:84:29, :109:{15,23,37}, :117:20]
  wire              _GEN_6 = (|pending_next_12) | (|pending_next_11);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_7 = (|pending_next_11) | (|pending_next_10);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_8 = (|pending_next_10) | (|pending_next_9);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_9 = (|pending_next_9) | (|pending_next_8);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_10 = (|pending_next_8) | (|pending_next_7);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_11 = (|pending_next_7) | (|pending_next_6);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_12 = (|pending_next_6) | (|pending_next_5);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_13 = (|pending_next_5) | (|pending_next_4);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_14 = (|pending_next_4) | (|pending_next_3);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_15 = (|pending_next_3) | (|pending_next_2);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_16 = (|pending_next_2) | (|pending_next_1);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_17 = (|pending_next_1) | (|pending_next);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_18 = _GEN_8 | _GEN_10;	// @[package.scala:245:43]
  wire              _GEN_19 = _GEN_9 | _GEN_11;	// @[package.scala:245:43]
  wire              _GEN_20 = _GEN_10 | _GEN_12;	// @[package.scala:245:43]
  wire              _GEN_21 = _GEN_11 | _GEN_13;	// @[package.scala:245:43]
  wire              _GEN_22 = _GEN_12 | _GEN_14;	// @[package.scala:245:43]
  wire              _GEN_23 = _GEN_13 | _GEN_15;	// @[package.scala:245:43]
  wire              _GEN_24 = _GEN_14 | _GEN_16;	// @[package.scala:245:43]
  wire              _GEN_25 = _GEN_15 | _GEN_17;	// @[package.scala:245:43]
  wire              _GEN_26 = _GEN_16 | (|pending_next);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire              _GEN_27 = _GEN_22 | _GEN_26;	// @[package.scala:245:43]
  wire              _GEN_28 = _GEN_23 | _GEN_17;	// @[package.scala:245:43]
  wire              _GEN_29 = _GEN_24 | (|pending_next);	// @[Deinterleaver.scala:98:40, :103:18, package.scala:245:43]
  wire [14:0]       _GEN_30 = {|pending_next_15, |pending_next_14, |pending_next_13, |pending_next_12, |pending_next_11, |pending_next_10, |pending_next_9, |pending_next_8, |pending_next_7, |pending_next_6, |pending_next_5, |pending_next_4, |pending_next_3, |pending_next_2, |pending_next_1} & {~((|pending_next_14) | (|pending_next_13) | _GEN_6 | _GEN_18 | _GEN_27), ~((|pending_next_13) | (|pending_next_12) | _GEN_7 | _GEN_19 | _GEN_28), ~(_GEN_6 | _GEN_8 | _GEN_20 | _GEN_29), ~(_GEN_7 | _GEN_9 | _GEN_21 | _GEN_25), ~(_GEN_18 | _GEN_22 | _GEN_26), ~(_GEN_19 | _GEN_23 | _GEN_17), ~(_GEN_20 | _GEN_24 | (|pending_next)), ~(_GEN_21 | _GEN_25), ~_GEN_27, ~_GEN_28, ~_GEN_29, ~_GEN_25, ~_GEN_26, ~_GEN_17, ~(|pending_next)};	// @[Deinterleaver.scala:98:40, :103:18, :108:{31,33,51}, package.scala:245:43]
  wire [6:0]        _GEN_31 = _GEN_30[14:8] | _GEN_30[6:0];	// @[Deinterleaver.scala:108:31, OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]        _GEN_32 = _GEN_31[6:4] | _GEN_31[2:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin
    if (reset) begin
      locked <= 1'h0;	// @[Deinterleaver.scala:84:29]
      pending_count <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_1 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_2 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_3 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_4 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_5 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_6 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_7 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_8 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_9 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_10 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_11 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_12 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_13 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_14 <= 4'h0;	// @[Deinterleaver.scala:94:32]
      pending_count_15 <= 4'h0;	// @[Deinterleaver.scala:94:32]
    end
    else begin
      if (_T_3)	// @[Deinterleaver.scala:109:23]
        locked <= |{|pending_next_15, |pending_next_14, |pending_next_13, |pending_next_12, |pending_next_11, |pending_next_10, |pending_next_9, |pending_next_8, |pending_next_7, |pending_next_6, |pending_next_5, |pending_next_4, |pending_next_3, |pending_next_2, |pending_next_1, |pending_next};	// @[Cat.scala:33:92, Deinterleaver.scala:84:29, :98:40, :103:18, :110:29]
      pending_count <= pending_next;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_1 <= pending_next_1;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_2 <= pending_next_2;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_3 <= pending_next_3;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_4 <= pending_next_4;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_5 <= pending_next_5;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_6 <= pending_next_6;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_7 <= pending_next_7;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_8 <= pending_next_8;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_9 <= pending_next_9;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_10 <= pending_next_10;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_11 <= pending_next_11;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_12 <= pending_next_12;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_13 <= pending_next_13;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_14 <= pending_next_14;	// @[Deinterleaver.scala:94:32, :98:40]
      pending_count_15 <= pending_next_15;	// @[Deinterleaver.scala:94:32, :98:40]
    end
    if (_T_3)	// @[Deinterleaver.scala:109:23]
      deq_id <= {|(_GEN_30[14:7]), |(_GEN_31[6:3]), |(_GEN_32[2:1]), _GEN_32[2] | _GEN_32[0]};	// @[Deinterleaver.scala:85:25, :108:31, :111:18, OneHot.scala:30:18, :31:18, :32:{14,28}]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[Deinterleaver.scala:101:20]
      if (~reset & ~(~pending_dec | (|pending_count))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc | pending_count != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_1 | (|pending_count_1))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_1 | pending_count_1 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_2 | (|pending_count_2))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_2 | pending_count_2 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_3 | (|pending_count_3))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_3 | pending_count_3 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_4 | (|pending_count_4))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_4 | pending_count_4 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_5 | (|pending_count_5))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_5 | pending_count_5 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_6 | (|pending_count_6))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_6 | pending_count_6 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_7 | (|pending_count_7))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_7 | pending_count_7 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_8 | (|pending_count_8))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_8 | pending_count_8 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_9 | (|pending_count_9))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_9 | pending_count_9 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_10 | (|pending_count_10))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_10 | pending_count_10 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_11 | (|pending_count_11))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_11 | pending_count_11 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_12 | (|pending_count_12))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_12 | pending_count_12 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_13 | (|pending_count_13))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_13 | pending_count_13 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_14 | (|pending_count_14))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_14 | pending_count_14 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
      if (~reset & ~(~pending_dec_15 | (|pending_count_15))) begin	// @[Deinterleaver.scala:94:32, :97:46, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!dec || count =/= 0.U)\n");	// @[Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:101:20]
          $fatal;	// @[Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_inc_15 | pending_count_15 != 4'h8)) begin	// @[Deinterleaver.scala:94:32, :96:47, :102:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[Deinterleaver.scala:102:20]
          $error("Assertion failed\n    at Deinterleaver.scala:102 assert (!inc || count =/= beats.U)\n");	// @[Deinterleaver.scala:102:20]
        if (`STOP_COND_)	// @[Deinterleaver.scala:102:20]
          $fatal;	// @[Deinterleaver.scala:102:20]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        locked = _RANDOM_0[0];	// @[Deinterleaver.scala:84:29]
        deq_id = _RANDOM_0[4:1];	// @[Deinterleaver.scala:84:29, :85:25]
        pending_count = _RANDOM_0[8:5];	// @[Deinterleaver.scala:84:29, :94:32]
        pending_count_1 = _RANDOM_0[12:9];	// @[Deinterleaver.scala:84:29, :94:32]
        pending_count_2 = _RANDOM_0[16:13];	// @[Deinterleaver.scala:84:29, :94:32]
        pending_count_3 = _RANDOM_0[20:17];	// @[Deinterleaver.scala:84:29, :94:32]
        pending_count_4 = _RANDOM_0[24:21];	// @[Deinterleaver.scala:84:29, :94:32]
        pending_count_5 = _RANDOM_0[28:25];	// @[Deinterleaver.scala:84:29, :94:32]
        pending_count_6 = {_RANDOM_0[31:29], _RANDOM_1[0]};	// @[Deinterleaver.scala:84:29, :94:32]
        pending_count_7 = _RANDOM_1[4:1];	// @[Deinterleaver.scala:94:32]
        pending_count_8 = _RANDOM_1[8:5];	// @[Deinterleaver.scala:94:32]
        pending_count_9 = _RANDOM_1[12:9];	// @[Deinterleaver.scala:94:32]
        pending_count_10 = _RANDOM_1[16:13];	// @[Deinterleaver.scala:94:32]
        pending_count_11 = _RANDOM_1[20:17];	// @[Deinterleaver.scala:94:32]
        pending_count_12 = _RANDOM_1[24:21];	// @[Deinterleaver.scala:94:32]
        pending_count_13 = _RANDOM_1[28:25];	// @[Deinterleaver.scala:94:32]
        pending_count_14 = {_RANDOM_1[31:29], _RANDOM_2[0]};	// @[Deinterleaver.scala:94:32]
        pending_count_15 = _RANDOM_2[4:1];	// @[Deinterleaver.scala:94:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Queue_4 qs_queue_0 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_0 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_0 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_0_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_0_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_0_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_0_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_0_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_0_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_0_io_deq_bits_last)
  );
  Queue_4 qs_queue_1 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_1 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_1 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_1_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_1_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_1_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_1_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_1_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_1_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_1_io_deq_bits_last)
  );
  Queue_4 qs_queue_2 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_2 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_2 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_2_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_2_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_2_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_2_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_2_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_2_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_2_io_deq_bits_last)
  );
  Queue_4 qs_queue_3 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_3 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_3 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_3_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_3_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_3_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_3_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_3_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_3_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_3_io_deq_bits_last)
  );
  Queue_4 qs_queue_4 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_4 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_4 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_4_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_4_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_4_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_4_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_4_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_4_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_4_io_deq_bits_last)
  );
  Queue_4 qs_queue_5 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_5 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_5 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_5_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_5_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_5_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_5_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_5_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_5_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_5_io_deq_bits_last)
  );
  Queue_4 qs_queue_6 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_6 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_6 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_6_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_6_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_6_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_6_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_6_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_6_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_6_io_deq_bits_last)
  );
  Queue_4 qs_queue_7 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_7 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_7 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_7_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_7_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_7_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_7_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_7_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_7_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_7_io_deq_bits_last)
  );
  Queue_4 qs_queue_8 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_8 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_8 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_8_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_8_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_8_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_8_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_8_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_8_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_8_io_deq_bits_last)
  );
  Queue_4 qs_queue_9 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_9 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_9 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_9_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_9_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_9_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_9_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_9_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_9_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_9_io_deq_bits_last)
  );
  Queue_4 qs_queue_10 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_10 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_10 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_10_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_10_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_10_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_10_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_10_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_10_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_10_io_deq_bits_last)
  );
  Queue_4 qs_queue_11 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_11 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_11 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_11_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_11_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_11_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_11_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_11_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_11_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_11_io_deq_bits_last)
  );
  Queue_4 qs_queue_12 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_12 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_12 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_12_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_12_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_12_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_12_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_12_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_12_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_12_io_deq_bits_last)
  );
  Queue_4 qs_queue_13 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_13 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_13 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_13_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_13_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_13_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_13_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_13_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_13_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_13_io_deq_bits_last)
  );
  Queue_4 qs_queue_14 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     (enq_OH_bools_14 & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_14 & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:97:29, :121:28]
    .io_enq_ready                     (_qs_queue_14_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_14_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_14_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_14_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_14_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_14_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_14_io_deq_bits_last)
  );
  Queue_4 qs_queue_15 (	// @[Deinterleaver.scala:68:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_valid                     ((&auto_out_r_bits_id) & auto_out_r_valid),	// @[Deinterleaver.scala:96:29, :130:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     ((&deq_id) & _queue_15_io_deq_ready_T),	// @[Decoupled.scala:51:35, Deinterleaver.scala:85:25, :97:29, :121:28]
    .io_enq_ready                     (_qs_queue_15_io_enq_ready),
    .io_deq_bits_id                   (_qs_queue_15_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_15_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_15_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_15_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_15_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_15_io_deq_bits_last)
  );
  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_tl_state_size = auto_out_b_bits_echo_tl_state_size;
  assign auto_in_b_bits_echo_tl_state_source = auto_out_b_bits_echo_tl_state_source;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = locked;	// @[Deinterleaver.scala:84:29]
  assign auto_in_r_bits_id = _GEN[deq_id];	// @[Deinterleaver.scala:85:25, :117:20]
  assign auto_in_r_bits_data = _GEN_0[deq_id];	// @[Deinterleaver.scala:85:25, :117:20]
  assign auto_in_r_bits_resp = _GEN_1[deq_id];	// @[Deinterleaver.scala:85:25, :117:20]
  assign auto_in_r_bits_echo_tl_state_size = _GEN_2[deq_id];	// @[Deinterleaver.scala:85:25, :117:20]
  assign auto_in_r_bits_echo_tl_state_source = _GEN_3[deq_id];	// @[Deinterleaver.scala:85:25, :117:20]
  assign auto_in_r_bits_last = bundleIn_0_r_bits_last;	// @[Deinterleaver.scala:117:20]
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_burst = auto_in_aw_bits_burst;
  assign auto_out_aw_bits_lock = auto_in_aw_bits_lock;
  assign auto_out_aw_bits_cache = auto_in_aw_bits_cache;
  assign auto_out_aw_bits_prot = auto_in_aw_bits_prot;
  assign auto_out_aw_bits_qos = auto_in_aw_bits_qos;
  assign auto_out_aw_bits_echo_tl_state_size = auto_in_aw_bits_echo_tl_state_size;
  assign auto_out_aw_bits_echo_tl_state_source = auto_in_aw_bits_echo_tl_state_source;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_burst = auto_in_ar_bits_burst;
  assign auto_out_ar_bits_lock = auto_in_ar_bits_lock;
  assign auto_out_ar_bits_cache = auto_in_ar_bits_cache;
  assign auto_out_ar_bits_prot = auto_in_ar_bits_prot;
  assign auto_out_ar_bits_qos = auto_in_ar_bits_qos;
  assign auto_out_ar_bits_echo_tl_state_size = auto_in_ar_bits_echo_tl_state_size;
  assign auto_out_ar_bits_echo_tl_state_source = auto_in_ar_bits_echo_tl_state_source;
  assign auto_out_r_ready = x1_r_ready;	// @[Deinterleaver.scala:128:21]
endmodule

