#ifndef CACHE_H
#define CACHE_H

#define BYTE (1)
#define KB (1024*BYTE)
#define MB (1024*KB)
#define GB (1024*MB)

// cache values
#define L1_SETS 64
#define L1_SET_BITS 6 // note: this is log2Ceil(L1_SETS)
#define L1_WAYS 8 //note: ways in your cache
#define L1_BLOCK_SZ_BYTES 64
#define L1_BLOCK_BITS 6 // note: this is log2Ceil(L1_BLOCK_SZ_BYTES)
#define L1_SZ_BYTES (L1_SETS*L1_WAYS*L1_BLOCK_SZ_BYTES)
#define FULL_MASK 0xFFFFFFFFFFFFFFFF
#define OFF_MASK (~(FULL_MASK << L1_BLOCK_BITS))
#define TAG_MASK (FULL_MASK << (L1_SET_BITS + L1_BLOCK_BITS))
#define SET_MASK (~(TAG_MASK | OFF_MASK))
#define C_VAL 2
#define D_VAL 1
#define S_VAL 10

#ifndef USE_EVICTION_FLUSH
#define USE_EVICTION_FLUSH 0
#endif

#ifndef INCLUDE_LEGACY_EVICT_HELPER
#define INCLUDE_LEGACY_EVICT_HELPER 0
#endif

#if USE_EVICTION_FLUSH && INCLUDE_LEGACY_EVICT_HELPER
char __attribute__((aligned(4096))) buffer[4 * 1024 * 1024];

static inline __attribute__((always_inline)) void maccess(void *addr) {
  *(volatile unsigned char *)addr;
}
#endif

static inline void xs_flush_cache_line(void* addr) {
  asm volatile (
    "cbo.flush 0(%0)"
    :
    : "r"(addr)
    : "memory");
}

static inline void xs_fence(void) {
  asm volatile ("fence rw, rw" ::: "memory");
}

static inline uint64_t xs_probe_time(volatile uint8_t* addr) {
  uint64_t start, end;
  uint8_t volatile dummy = 0;

  xs_fence();
  start = rdcycle();
  dummy &= *addr;
  xs_fence();
  end = rdcycle();

  return end - start;
}

static inline uint64_t xs_calibrate_threshold(uint8_t* probe, uint64_t stride) {
  uint64_t hot_total = 0;
  uint64_t cold_total = 0;
  uint8_t volatile dummy = 0;

  for (uint64_t i = 0; i < 8; ++i) {
    volatile uint8_t* hot = &probe[0];
    volatile uint8_t* cold = &probe[stride];

    dummy &= *hot;
    hot_total += xs_probe_time(hot);

    xs_flush_cache_line((void*)cold);
    xs_fence();
    cold_total += xs_probe_time(cold);
  }

  return ((hot_total / 8) + (cold_total / 8)) / 2;
}

#if USE_EVICTION_FLUSH && INCLUDE_LEGACY_EVICT_HELPER
static void __attribute__((unused)) evict(void *addr) {
  size_t start =
      (((size_t)(buffer) >> 12) << 12) + ((size_t)addr & 0xfff);
  #define S 14
  for (int s = 0; s < S_VAL; s += 1) {
    for (int d = 0; d < D_VAL; d++) {
      for (int c = 0; c < C_VAL; c++) {
        maccess((void *)(start + ((s + c) << S)));
      }
    }
  }
}
#endif

/* ----------------------------------
 * |                  Cache address |
 * ----------------------------------
 * |       tag |      idx |  offset |
 * ----------------------------------
 * | 63 <-> 12 | 11 <-> 6 | 5 <-> 0 |
 * ----------------------------------
 */

// setup array size of cache to "put" in the cache on $ flush
// guarantees contiguous set of addrs that is at least the sz of cache
// 5 so that you can hit more
#if USE_EVICTION_FLUSH
uint8_t dummyMem[5 * L1_SZ_BYTES];

/**
 * Flush the cache of the address given since RV64 does not have a
 * clflush type of instruction. Clears any set that has the same idx bits
 * as the address input range.
 *
 * Note: This does not work if you are trying to flush dummyMem out of the
 * cache.
 *
 * @param addr starting address to clear the cache
 * @param sz size of the data to remove in bytes
 */
void flushCache(uint64_t addr, uint64_t sz){
    //printf("Flushed addr(0x%x) tag(0x%x) set(0x%x) off(0x%x) sz(%d)\n", addr, (addr & TAG_MASK) >> (L1_SET_BITS + L1_BLOCK_BITS), (addr & SET_MASK) >> L1_BLOCK_BITS, addr & OFF_MASK, sz);

    // find out the amount of blocks you want to clear
    uint64_t numSetsClear = sz >> L1_BLOCK_BITS;
    if ((sz & OFF_MASK) != 0){
        numSetsClear += 1;
    }
    if (numSetsClear > L1_SETS){
        // flush entire cache with no rollover (makes the function finish faster) 
        numSetsClear = L1_SETS;
    }
    
    //printf("numSetsClear(%d)\n", numSetsClear);

    // temp variable used for nothing
    volatile uint8_t dummy = 0;

    // this mem address is the start of a contiguous set of memory that will fit inside of the
    // cache
    // thus it has the following properties
    // 1. dummyMem <= alignedMem < dummyMem + sizeof(dummyMem)
    // 2. alignedMem has idx = 0 and offset = 0 
    uint64_t alignedMem = (((uint64_t)&dummyMem) + L1_SZ_BYTES) & TAG_MASK;
    //printf("alignedMem(0x%x)\n", alignedMem);
        
    for (uint64_t i = 0; i < numSetsClear; ++i){
        // offset to move across the sets that you want to flush
        uint64_t setOffset = (((addr & SET_MASK) >> L1_BLOCK_BITS) + i) << L1_BLOCK_BITS;
        //printf("setOffset(0x%x)\n", setOffset);

        // since there are L1_WAYS you need to flush the entire set
        for(uint64_t j = 0; j < 4*L1_WAYS; ++j){
            // offset to reaccess the set
            uint64_t wayOffset = j << (L1_BLOCK_BITS + L1_SET_BITS);
            //printf("wayOffset(0x%x)\n", wayOffset);

            // evict the previous cache block and put in the dummy mem
            dummy = *((uint8_t*)(alignedMem + setOffset + wayOffset));
            //printf("evict read(0x%x)\n", alignedMem + setOffset + wayOffset);
        }
    }
    asm volatile("" : : "r"(dummy) : "memory");
}
#endif

#endif
