# CPU_5stage_pipeline
Digital design contest at EDABK Lab 
<span style="font-size: 120 px;">**Overview:**</span>

Description: This project implements and optimization IBEX core including 5 stage pipeline.

<span style="font-size: 120 px;">**Features**</span>  
-Design Metrics: Using Architecture of pipeline 5 stages, the architecture pipeline 5 stage are Instruction fetch, Instruction decode, Instruction Execute, Instruction Memory and Instruction Writeback

-Verification Mothod: Create Constraint random verification environment to create stilulus for DUT and create testcase for design.

-Synthesis to nestlist and measure the power consumption.

