\hypertarget{structNVIC__Type}{}\doxysection{NVIC\+\_\+\+Type Struct Reference}
\label{structNVIC__Type}\index{NVIC\_Type@{NVIC\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_af90c80b7c2b48e248780b3781e0df80f}{ISER}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a9902d183a09f63611c4bbb21d4130e9f}{RESERVED1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a1965a2e68b61d2e2009621f6949211a5}{ICER}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_aaf68a62c812c5e98af55eb2104424c0e}{RESERVED2}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_acf8e38fc2e97316242ddeb7ea959ab90}{ISPR}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_abf640682e37df60122dea1b33c3344ed}{RESERVED3}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a46241be64208436d35c9a4f8552575c5}{ICPR}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a9e1928739090978ecf8e7c2ecce2a85c}{RESERVED4}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a33e917b381e08dabe4aa5eb2881a7c11}{IABR}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_aaafacd000af77204e83199af6588080b}{RESERVED5}} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{structNVIC__Type_aef706153e62c2681367f60cd3ee5526b}{IPR}} \mbox{[}240\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_aca4508c9927af217f26271f1923f48d4}{RESERVED6}} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{group__ACESS__MODIFIERS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}{STIR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00152}{152}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structNVIC__Type_a33e917b381e08dabe4aa5eb2881a7c11}\label{structNVIC__Type_a33e917b381e08dabe4aa5eb2881a7c11}} 
\index{NVIC\_Type@{NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+IABR\mbox{[}8\mbox{]}}

0x200 (R/W) Interrupt active bit 

Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00161}{161}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_a1965a2e68b61d2e2009621f6949211a5}\label{structNVIC__Type_a1965a2e68b61d2e2009621f6949211a5}} 
\index{NVIC\_Type@{NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICER\mbox{[}8\mbox{]}}

0x080 (R/W) Interrupt clear-\/enable 

Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00155}{155}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_a46241be64208436d35c9a4f8552575c5}\label{structNVIC__Type_a46241be64208436d35c9a4f8552575c5}} 
\index{NVIC\_Type@{NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICPR\mbox{[}8\mbox{]}}

0x180 (R/W) Interrupt clear-\/pending 

Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00159}{159}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_aef706153e62c2681367f60cd3ee5526b}\label{structNVIC__Type_aef706153e62c2681367f60cd3ee5526b}} 
\index{NVIC\_Type@{NVIC\_Type}!IPR@{IPR}}
\index{IPR@{IPR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IPR}{IPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t NVIC\+\_\+\+Type\+::\+IPR\mbox{[}240\mbox{]}}

0x300 (R/W) Interrupt priority 

Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00163}{163}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_af90c80b7c2b48e248780b3781e0df80f}\label{structNVIC__Type_af90c80b7c2b48e248780b3781e0df80f}} 
\index{NVIC\_Type@{NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISER\mbox{[}8\mbox{]}}

0x000 (R/W) Interrupt set-\/enable 

Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00153}{153}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_acf8e38fc2e97316242ddeb7ea959ab90}\label{structNVIC__Type_acf8e38fc2e97316242ddeb7ea959ab90}} 
\index{NVIC\_Type@{NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISPR\mbox{[}8\mbox{]}}

0x100 (R/W) Interrupt set-\/pending 

Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00157}{157}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_a9902d183a09f63611c4bbb21d4130e9f}\label{structNVIC__Type_a9902d183a09f63611c4bbb21d4130e9f}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED1\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00154}{154}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_aaf68a62c812c5e98af55eb2104424c0e}\label{structNVIC__Type_aaf68a62c812c5e98af55eb2104424c0e}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED2\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00156}{156}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_abf640682e37df60122dea1b33c3344ed}\label{structNVIC__Type_abf640682e37df60122dea1b33c3344ed}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED3\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00158}{158}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_a9e1928739090978ecf8e7c2ecce2a85c}\label{structNVIC__Type_a9e1928739090978ecf8e7c2ecce2a85c}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED4\mbox{[}24\mbox{]}}



Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00160}{160}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_aaafacd000af77204e83199af6588080b}\label{structNVIC__Type_aaafacd000af77204e83199af6588080b}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED5\mbox{[}56\mbox{]}}



Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00162}{162}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_aca4508c9927af217f26271f1923f48d4}\label{structNVIC__Type_aca4508c9927af217f26271f1923f48d4}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+RESERVED6\mbox{[}644\mbox{]}}



Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00164}{164}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.

\mbox{\Hypertarget{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}\label{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}} 
\index{NVIC\_Type@{NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ACESS__MODIFIERS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+STIR}

0x\+E00 (W) Software trigger interrupt 

Definition at line \mbox{\hyperlink{stm32f410rb_8h_source_l00165}{165}} of file \mbox{\hyperlink{stm32f410rb_8h_source}{stm32f410rb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/include/stm32f410rb.\+h\end{DoxyCompactItemize}
