
+++
image = ""
showonlyimage = true
draft = true 
date = "2019-06-26T00:00:00+05:00"
title = "RISC-Vs ARM"
categories = [ "blog" ]
weight = 0
+++

The other day, I was on a call with a friend at ARM and we slipped our conversation on RISC-V. 

RISC-V is a opensourced microprocessor architecture specification started by University of California Berkeley
and is a direct threat to companies like ARM which have legacy IP cores which are very successful in the current
market of small devices and tablets. 

ARM sells a microprocessor core IP of various sizes and for various applications. 

So is RISC-V a threat to ARM ?
Yesterday I read and tweeted an article about Microsoft and Linux, which was in a similar vein back in 2001 and now. 
-- write about the article --

So how should ARM deal with this threat ?
ARM should not think of RISC-V as a threat. The management in ARM should understand that it has been a long time
that ARM has enjoyed being a monopoly in the market with it being the biggest and only player in the domain of
MIPS, Lexra. It has to think very similat to how Microsoft is thinking of Linux today instead of thinking it as 
a challenge. The monopoly over the years has probably manifested into probably some architecture issues of ARM which
have been worked on and worked around over time in software. The pressure of achiveing the best lowpower, speed and area, 
are probably what lead to the development of RISCV. There are a few options of for ARM, it can go about its business as 
usual and face the doom similar to the ones suggested by Prof. Clayton Christiansons theory. 

It can re-innovate and go back and fix and tune its current architecure to meet the demands of its customers, and 
optimize or re-engineer its own architecture. This is what they are probably doing now. This though is a great option is 
still perhaps similar to upgrading from mule-drawn carriages to better fed horse drawn carriages.

The bolder option in my opinion is however to adopt RISC-V as it is opensource and leverage the benefits it offers
to replace some of the pieces of its own architecture which have fallen behind. This is a story similar to what multiple
people have tried before. It startes with some market research and find out and identify what portions of its microprocessor 
portfolio provide REAL value to its customers. Once these key factors are identified, it is very important that they
start a "new" team of business unit, which does not have any legacy ARM bias or culture, and empower them to use RISC-V as the 
main core and develop the "REAL value adds" and any other feedback they understand from their customers, as extensions and bolt-ons 
to the main RISC-V core. This strategy would help bolster ARM's current non-up/uc portfolio as well as prepare itself to  


they should learn and understand the
RISC-V architecture and consider the benefits that it offers. 


Before we think of this as a doom or a boom we should see 

In the good old days of the last century and early this century I used to run a small blog
or a resource page about VLSI (Very Large Scale Integrated) circuit design and resources.
The domain was pretty new in the time and there were very little resources available at the time.
The technology is developing fast, however the industry is commoditized and disaapearing to the east.
The [blog](http://mayursvlsiinfopage.blogspot.com/)  is still hosted on blogspot but I have stopped maintaining it. This post summarizes some of its relevant content which may still be useful for folks.

<!--more-->


#### Free VLSI Design Tools
* [NanoHub](http://nanohub.org/)
* [IBIBLIO List of tools for Electronic Design](http://www.ibiblio.org/pub/linux/apps/circuits/)
* [Stanford University TCAD tools](http://www-tcad.stanford.edu/tcad/programs.html)
* [Berkeley Spice](https://ptolemy.berkeley.edu/projects/embedded/pubs/downloads/spice/index.htm)
* [MAGIC Layout Tool](https://ptolemy.berkeley.edu/projects/embedded/pubs/downloads/magic/index.htm)
* [Ptolemy](https://ptolemy.berkeley.edu/ptolemyII/index.htm)
* [GNU Electric](http://www.gnu.org/software/electric/)
* [VLSI Academy List](http://www.vlsiacademy.org/open-source-cad-tools.html)

#### Verilog Resources
* [Rajesh Bawankule's Verilog Center](http://www.angelfire.com/in/rajesh52/verilog.html)
* Project VeriPage (PLI resources)
* Veripool: Public domain verilog resources
* Alternate Verilog FAQ.
* Verilog On-Line Mannual, by Prof. Gerrard Blair
* Verilog Introduction for Digital Design

#### VHDL Resources
* VASG
* VHDL Tutorial


#### Books
The Books I have usually referenced
* [[[https://images.pexels.com/photos/67636/rose-blue-flower-rose-blooms-67636.jpeg?auto=compress&cs=tinysrgb&dpr=2&w=100|width=50px]]](http://www.inf.ufrgs.br/~gozardo)
* [![HOO HAAA](https://images-na.ssl-images-amazon.com/images/I/51K40RDDBSL._SX375_BO1,204,203,200_.jpg)](https://amzn.to/2IQPQPY) [Verilog HDL (2nd Edition)](https://amzn.to/2IQPQPY)
* [The Designer's Guide to VHDL (Systems on Silicon)]()
* [Principles of CMOS VLSI Design]()
* [CMOS IC Layout : Concepts, Methodologies, and Tools (Newnes)]()
* [Writing Testbenches using SystemVerilog]()
* [A Practical Guide for SystemVerilog Assertions]()
* [Advanced ASIC Chip Synthesis Using Synopsys速 Design Compiler速 Physical Compiler速 and PrimeTime速]()
* [Physical Design Essentials: An ASIC Design Implementation Perspective]()
* [Switching and Finite Automata Theory (McGraw-Hill computer science series)]()

#### Links
* [Rajesh Bawankule's Blog](http://rajesh52.blogspot.com/)
* ICCAD
* ISQED
* DAC
* Cadence
* Synopsys
* Magma
* Mentor
* Sequence


 






