==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design -O -ldflags -z stack-size=1048576000 -argv ../../../../../../data/power_64x8 ../../../../../../data/temp_64x8 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 46.55 seconds. CPU system time: 0.53 seconds. Elapsed time: 47.45 seconds; current allocated memory: 211.851 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.055 MB.
INFO: [HLS 200-10] Analyzing design file '3dHLS.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:26:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:46:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:66:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:86:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:107:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:129:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:152:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:174:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:197:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:414:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:596:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:1292:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:1810:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:2046:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:2248:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:2387:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.91 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.28 seconds; current allocated memory: 216.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_read_float(float*, ap_uint<512>*, unsigned long, unsigned long)' into 'buffer_load(int, float*, ap_uint<512>*)' (3dHLS.cpp:13:7)
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_write_float(ap_uint<512>*, float*, unsigned long, unsigned long)' into 'buffer_store(int, ap_uint<512>*, float*)' (3dHLS.cpp:120:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (3dHLS.cpp:34:19) in function 'compute' completely with a factor of 64 (3dHLS.cpp:34:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'buffer_store(int, ap_uint<512>*, float*) (.1)' (./mars_wide_bus.h:2227:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.81 seconds. CPU system time: 0.3 seconds. Elapsed time: 8.11 seconds; current allocated memory: 225.044 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.045 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 228.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:391: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 231.081 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_2095_3' (./mars_wide_bus.h:2058) in function 'buffer_store' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1842_2' (./mars_wide_bus.h:1822) in function 'buffer_load' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2099_4' (./mars_wide_bus.h:2097) in function 'buffer_store' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1851_3' (./mars_wide_bus.h:1822) in function 'buffer_load' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'top_buf0' (3dHLS.cpp:143) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'center_buf0' (3dHLS.cpp:145) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'bottom_buf0' (3dHLS.cpp:147) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'power_buf0' (3dHLS.cpp:149) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'result_buf0' (3dHLS.cpp:151) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'top_buf1' (3dHLS.cpp:154) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'center_buf1' (3dHLS.cpp:156) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'bottom_buf1' (3dHLS.cpp:158) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'power_buf1' (3dHLS.cpp:160) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'result_buf1' (3dHLS.cpp:162) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'top_buf2' (3dHLS.cpp:165) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'center_buf2' (3dHLS.cpp:167) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'bottom_buf2' (3dHLS.cpp:169) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'power_buf2' (3dHLS.cpp:171) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'result_buf2' (3dHLS.cpp:173) in dimension 1 with a cyclic factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 256.989 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'result_buf[0]' (3dHLS.cpp:47:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dest[0]' (./mars_wide_bus.h:1856:41)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 301.431 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hotspot_HW' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1842_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1842_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 303.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selectLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 303.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 304.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('center_buf_0_load_1', 3dHLS.cpp:47) on array 'center_buf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'center_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 68, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.32 seconds; current allocated memory: 316.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.23 seconds; current allocated memory: 337.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2095_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_2095_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.18 seconds; current allocated memory: 337.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 338.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hotspot_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 339.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.7 seconds. CPU system time: 0 seconds. Elapsed time: 3.69 seconds; current allocated memory: 341.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 342.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selectLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'selectLayer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 344.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 10176 from HDL expression: ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 85 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 364.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 9.97 seconds; current allocated memory: 411.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hotspot_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/result' to 'ap_memory'.
INFO