ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 1


   1              		.cpu cortex-m23
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32e23x_misc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.nvic_irq_enable,"ax",%progbits
  16              		.align	1
  17              		.global	nvic_irq_enable
  18              		.arch armv8-m.base
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	nvic_irq_enable:
  25              	.LVL0:
  26              	.LFB66:
  27              		.file 1 "Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c"
   1:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
   2:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \file    gd32e23x_misc.c
   3:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief   MISC driver
   4:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     
   5:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \version 2019-02-19, V1.0.0, firmware for GD32E23x
   6:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \version 2020-12-12, V1.1.0, firmware for GD32E23x
   7:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
   8:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
   9:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*
  10:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  11:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  12:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  13:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** are permitted provided that the following conditions are met:
  14:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  15:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  16:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****        list of conditions and the following disclaimer.
  17:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  18:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****        this list of conditions and the following disclaimer in the documentation 
  19:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****        and/or other materials provided with the distribution.
  20:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  21:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****        may be used to endorse or promote products derived from this software without 
  22:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****        specific prior written permission.
  23:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  24:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  25:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  26:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  27:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  28:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  29:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  30:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  31:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 2


  32:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  33:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** OF SUCH DAMAGE.
  34:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
  35:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  36:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** #include "gd32e23x_misc.h"
  37:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  38:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
  39:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief      enable NVIC request
  40:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  nvic_irq: the NVIC interrupt request, detailed in IRQn_Type
  41:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  nvic_irq_priority: the priority needed to set (0-3)
  42:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[out] none
  43:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \retval     none
  44:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
  45:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** void nvic_irq_enable(uint8_t nvic_irq, 
  46:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****                      uint8_t nvic_irq_priority)
  47:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** {
  28              		.loc 1 47 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 47 1 is_stmt 0 view .LVU1
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 CE46     		mov	lr, r9
  42 0004 4746     		mov	r7, r8
  43 0006 80B5     		push	{r7, lr}
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 28
  46              		.cfi_offset 8, -28
  47              		.cfi_offset 9, -24
  48:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     /* set the priority and enable the selected IRQ */
  49:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     NVIC_SetPriority((IRQn_Type)nvic_irq, (uint32_t)nvic_irq_priority);
  48              		.loc 1 49 5 is_stmt 1 view .LVU2
  49 0008 43B2     		sxtb	r3, r0
  50              	.LVL1:
  51              	.LBB14:
  52              	.LBI14:
  53              		.file 2 "Drivers/CMSIS/Core/Include/core_cm23.h"
   1:Drivers/CMSIS/Core/Include/core_cm23.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @file     core_cm23.h
   3:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @brief    CMSIS Cortex-M23 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Core/Include/core_cm23.h ****  * @date     12. November 2018
   6:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/core_cm23.h **** /*
   8:Drivers/CMSIS/Core/Include/core_cm23.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  10:Drivers/CMSIS/Core/Include/core_cm23.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  12:Drivers/CMSIS/Core/Include/core_cm23.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/core_cm23.h ****  * not use this file except in compliance with the License.
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 3


  14:Drivers/CMSIS/Core/Include/core_cm23.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  16:Drivers/CMSIS/Core/Include/core_cm23.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/core_cm23.h ****  *
  18:Drivers/CMSIS/Core/Include/core_cm23.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/core_cm23.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/core_cm23.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/core_cm23.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/core_cm23.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
  24:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  25:Drivers/CMSIS/Core/Include/core_cm23.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Core/Include/core_cm23.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Core/Include/core_cm23.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
  30:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  31:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifndef __CORE_CM23_H_GENERIC
  32:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CORE_CM23_H_GENERIC
  33:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  34:Drivers/CMSIS/Core/Include/core_cm23.h **** #include <stdint.h>
  35:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  36:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Core/Include/core_cm23.h ****  extern "C" {
  38:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
  39:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  40:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
  41:Drivers/CMSIS/Core/Include/core_cm23.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Core/Include/core_cm23.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  44:Drivers/CMSIS/Core/Include/core_cm23.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Core/Include/core_cm23.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  47:Drivers/CMSIS/Core/Include/core_cm23.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Core/Include/core_cm23.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  50:Drivers/CMSIS/Core/Include/core_cm23.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Core/Include/core_cm23.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
  53:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  54:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  55:Drivers/CMSIS/Core/Include/core_cm23.h **** /*******************************************************************************
  56:Drivers/CMSIS/Core/Include/core_cm23.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
  59:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup Cortex_M23
  60:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
  61:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
  62:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  63:Drivers/CMSIS/Core/Include/core_cm23.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  65:Drivers/CMSIS/Core/Include/core_cm23.h **** /*  CMSIS definitions */
  66:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CM23_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31
  67:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CM23_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15
  68:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Core/Include/core_cm23.h ****                                      __CM23_CMSIS_VERSION_SUB           )      /*!< \deprecated CMS
  70:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 4


  71:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CORTEX_M                 (23U)                                       /*!< Cortex-M Core *
  72:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  73:Drivers/CMSIS/Core/Include/core_cm23.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Core/Include/core_cm23.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Core/Include/core_cm23.h **** */
  76:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  78:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  82:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  83:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  87:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  88:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  92:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  93:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
  97:Drivers/CMSIS/Core/Include/core_cm23.h **** 
  98:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 102:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 103:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 107:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 108:Drivers/CMSIS/Core/Include/core_cm23.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Core/Include/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 112:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 113:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 114:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 115:Drivers/CMSIS/Core/Include/core_cm23.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 117:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 118:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Core/Include/core_cm23.h **** }
 120:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 121:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 122:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* __CORE_CM23_H_GENERIC */
 123:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 124:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 126:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifndef __CORE_CM23_H_DEPENDANT
 127:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __CORE_CM23_H_DEPENDANT
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 5


 128:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 129:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Core/Include/core_cm23.h ****  extern "C" {
 131:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 132:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 133:Drivers/CMSIS/Core/Include/core_cm23.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __CM23_REV
 136:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __CM23_REV                0x0000U
 137:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__CM23_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 139:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 140:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __FPU_PRESENT
 141:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __FPU_PRESENT             0U
 142:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 144:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 145:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __MPU_PRESENT
 146:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __MPU_PRESENT             0U
 147:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 149:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 150:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __SAUREGION_PRESENT
 151:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __SAUREGION_PRESENT       0U
 152:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 153:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 154:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 155:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __VTOR_PRESENT
 156:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __VTOR_PRESENT            0U
 157:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 158:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 159:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 160:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __NVIC_PRIO_BITS
 161:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __NVIC_PRIO_BITS          2U
 162:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 163:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 164:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 165:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __Vendor_SysTickConfig
 166:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __Vendor_SysTickConfig    0U
 167:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 168:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 169:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 170:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __ETM_PRESENT
 171:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __ETM_PRESENT             0U
 172:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__ETM_PRESENT not defined in device header file; using default!"
 173:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 174:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 175:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef __MTB_PRESENT
 176:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define __MTB_PRESENT             0U
 177:Drivers/CMSIS/Core/Include/core_cm23.h ****     #warning "__MTB_PRESENT not defined in device header file; using default!"
 178:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
 179:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 180:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 181:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 182:Drivers/CMSIS/Core/Include/core_cm23.h **** /* IO definitions (access restrictions to peripheral registers) */
 183:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 184:Drivers/CMSIS/Core/Include/core_cm23.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 6


 185:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 186:Drivers/CMSIS/Core/Include/core_cm23.h ****     <strong>IO Type Qualifiers</strong> are used
 187:Drivers/CMSIS/Core/Include/core_cm23.h ****     \li to specify the access to peripheral variables.
 188:Drivers/CMSIS/Core/Include/core_cm23.h ****     \li for automatic generation of peripheral register debug information.
 189:Drivers/CMSIS/Core/Include/core_cm23.h **** */
 190:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef __cplusplus
 191:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 192:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
 193:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 194:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 195:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 196:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 197:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 198:Drivers/CMSIS/Core/Include/core_cm23.h **** /* following defines should be used for structure members */
 199:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 200:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 201:Drivers/CMSIS/Core/Include/core_cm23.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 202:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 203:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group Cortex_M23 */
 204:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 205:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 206:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 207:Drivers/CMSIS/Core/Include/core_cm23.h **** /*******************************************************************************
 208:Drivers/CMSIS/Core/Include/core_cm23.h ****  *                 Register Abstraction
 209:Drivers/CMSIS/Core/Include/core_cm23.h ****   Core Register contain:
 210:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core Register
 211:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core NVIC Register
 212:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SCB Register
 213:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SysTick Register
 214:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core Debug Register
 215:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core MPU Register
 216:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SAU Register
 217:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
 218:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 219:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 220:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 221:Drivers/CMSIS/Core/Include/core_cm23.h **** */
 222:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 223:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 224:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
 225:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 226:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Core Register type definitions.
 227:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 228:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 229:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 230:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 231:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 232:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 233:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 234:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 235:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 236:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 237:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 238:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 239:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 240:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 241:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 7


 242:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 243:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 244:Drivers/CMSIS/Core/Include/core_cm23.h **** } APSR_Type;
 245:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 246:Drivers/CMSIS/Core/Include/core_cm23.h **** /* APSR Register Definitions */
 247:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 248:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 249:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 250:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 251:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 252:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 253:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 254:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 255:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 256:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 257:Drivers/CMSIS/Core/Include/core_cm23.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 258:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 259:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 260:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 261:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 262:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 263:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 264:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 265:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 266:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 267:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 268:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 269:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Drivers/CMSIS/Core/Include/core_cm23.h **** } IPSR_Type;
 272:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 273:Drivers/CMSIS/Core/Include/core_cm23.h **** /* IPSR Register Definitions */
 274:Drivers/CMSIS/Core/Include/core_cm23.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 275:Drivers/CMSIS/Core/Include/core_cm23.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 276:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 277:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 278:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 279:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 281:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 282:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 283:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 284:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 285:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 286:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 287:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 288:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 289:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 290:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 291:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 292:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 293:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Core/Include/core_cm23.h **** } xPSR_Type;
 296:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 297:Drivers/CMSIS/Core/Include/core_cm23.h **** /* xPSR Register Definitions */
 298:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 8


 299:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 300:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 301:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 302:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 303:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 304:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 305:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 306:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 307:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 308:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 309:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 310:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 311:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 312:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 313:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 314:Drivers/CMSIS/Core/Include/core_cm23.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 315:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 316:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 317:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 318:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Union type to access the Control Registers (CONTROL).
 319:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 320:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef union
 321:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 322:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct
 323:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 324:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 325:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 326:Drivers/CMSIS/Core/Include/core_cm23.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 327:Drivers/CMSIS/Core/Include/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 328:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 329:Drivers/CMSIS/Core/Include/core_cm23.h **** } CONTROL_Type;
 330:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 331:Drivers/CMSIS/Core/Include/core_cm23.h **** /* CONTROL Register Definitions */
 332:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 333:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 334:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 335:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 336:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 337:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 338:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_CORE */
 339:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 340:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 341:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 342:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
 343:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 344:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Type definitions for the NVIC Registers
 345:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 346:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 347:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 348:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 349:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 350:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 351:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 352:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 353:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 354:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[16U];
 355:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 9


 356:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RSERVED1[16U];
 357:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 358:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED2[16U];
 359:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 360:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED3[16U];
 361:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 362:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[16U];
 363:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 364:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED5[16U];
 365:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 366:Drivers/CMSIS/Core/Include/core_cm23.h **** }  NVIC_Type;
 367:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 368:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_NVIC */
 369:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 370:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 371:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 372:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 373:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 374:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the System Control Block Registers
 375:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 376:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 377:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 378:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 379:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the System Control Block (SCB).
 380:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 381:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 382:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 383:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 384:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 385:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 386:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 387:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
 388:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0;
 389:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 390:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 391:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 392:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 393:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED1;
 394:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 395:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 396:Drivers/CMSIS/Core/Include/core_cm23.h **** } SCB_Type;
 397:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 398:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB CPUID Register Definitions */
 399:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 400:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 401:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 402:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 403:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 404:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 405:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 406:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 407:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 408:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 409:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 410:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 411:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 412:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 10


 413:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 414:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Interrupt Control State Register Definitions */
 415:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 416:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 417:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 418:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 419:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 420:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 421:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 422:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 424:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 425:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 426:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 427:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 428:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 429:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 430:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 431:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 432:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 433:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 434:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 435:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 436:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 437:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 438:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 439:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 440:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 441:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 442:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 443:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 444:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 445:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 446:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 447:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 448:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 449:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 450:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 451:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 452:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 453:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 454:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 455:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Vector Table Offset Register Definitions */
 456:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 457:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 458:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 459:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 460:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 461:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 462:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 463:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 464:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 465:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 466:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 467:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 468:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 469:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 11


 470:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 471:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 472:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 473:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 474:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 475:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 476:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 477:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 478:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 479:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 480:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 481:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 482:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 483:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 484:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 485:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB System Control Register Definitions */
 486:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 487:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 488:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 489:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 490:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 491:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 492:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 493:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 494:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 495:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 496:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 497:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 498:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB Configuration Control Register Definitions */
 499:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 500:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 501:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 502:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 503:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 504:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 505:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 506:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 507:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 508:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 509:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 510:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 511:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 512:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 513:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 514:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 515:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 516:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 517:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 518:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 519:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 520:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 521:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 522:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 523:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SCB System Handler Control and State Register Definitions */
 524:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 525:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 526:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 12


 527:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 528:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 529:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 530:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 531:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 532:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 533:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 534:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 535:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 536:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 537:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 538:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 539:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 540:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 541:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 542:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 543:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 544:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 545:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_SCB */
 546:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 547:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 548:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 549:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 550:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 551:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the System Timer Registers.
 552:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 553:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 554:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 555:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 556:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the System Timer (SysTick).
 557:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 558:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 559:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 560:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 561:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 562:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 563:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 564:Drivers/CMSIS/Core/Include/core_cm23.h **** } SysTick_Type;
 565:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 566:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Control / Status Register Definitions */
 567:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 568:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 569:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 570:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 571:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 572:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 573:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 574:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 575:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 576:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 577:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 578:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 579:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Reload Register Definitions */
 580:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 581:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 582:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 583:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Current Register Definitions */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 13


 584:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 585:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 586:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 587:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SysTick Calibration Register Definitions */
 588:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 589:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 590:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 591:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 592:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 593:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 594:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 595:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 596:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 597:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_SysTick */
 598:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 599:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 600:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 601:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 602:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 603:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 604:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 605:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 606:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 607:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 608:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 609:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 610:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 611:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 612:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 613:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[6U];
 614:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 615:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 616:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED1[1U];
 617:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 618:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED2[1U];
 619:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 620:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED3[1U];
 621:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 622:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[1U];
 623:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 624:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED5[1U];
 625:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 626:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED6[1U];
 627:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 628:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED7[1U];
 629:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 630:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED8[1U];
 631:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
 632:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED9[1U];
 633:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
 634:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED10[1U];
 635:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
 636:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED11[1U];
 637:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
 638:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED12[1U];
 639:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
 640:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED13[1U];
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 14


 641:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
 642:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED14[1U];
 643:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
 644:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED15[1U];
 645:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
 646:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED16[1U];
 647:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
 648:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED17[1U];
 649:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
 650:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED18[1U];
 651:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
 652:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED19[1U];
 653:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
 654:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED20[1U];
 655:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
 656:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED21[1U];
 657:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
 658:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED22[1U];
 659:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
 660:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED23[1U];
 661:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
 662:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED24[1U];
 663:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
 664:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED25[1U];
 665:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
 666:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED26[1U];
 667:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
 668:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED27[1U];
 669:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
 670:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED28[1U];
 671:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
 672:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED29[1U];
 673:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
 674:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED30[1U];
 675:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
 676:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED31[1U];
 677:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
 678:Drivers/CMSIS/Core/Include/core_cm23.h **** } DWT_Type;
 679:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 680:Drivers/CMSIS/Core/Include/core_cm23.h **** /* DWT Control Register Definitions */
 681:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 682:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 683:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 684:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 685:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 686:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 687:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 688:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 689:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 690:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 691:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 692:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 693:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 694:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 695:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 696:Drivers/CMSIS/Core/Include/core_cm23.h **** /* DWT Comparator Function Register Definitions */
 697:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 15


 698:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
 699:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 700:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 701:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 702:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 703:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 704:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 705:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 706:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
 707:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
 708:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 709:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
 710:Drivers/CMSIS/Core/Include/core_cm23.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
 711:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 712:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@}*/ /* end of group CMSIS_DWT */
 713:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 714:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 715:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 716:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 717:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 718:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 719:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 720:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 721:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 722:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 723:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 724:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 725:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 726:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 727:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 728:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 729:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[2U];
 730:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 731:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED1[55U];
 732:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 733:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED2[131U];
 734:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 735:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 736:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
 737:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED3[759U];
 738:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
 739:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 
 740:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Reg
 741:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[1U];
 742:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Reg
 743:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 
 744:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 745:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED5[39U];
 746:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 747:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 748:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED7[8U];
 749:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
 750:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
 751:Drivers/CMSIS/Core/Include/core_cm23.h **** } TPI_Type;
 752:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 753:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 754:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 16


 755:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 756:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 757:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Selected Pin Protocol Register Definitions */
 758:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
 759:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 760:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 761:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Formatter and Flush Status Register Definitions */
 762:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
 763:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 764:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 765:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
 766:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 767:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 768:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
 769:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 770:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 771:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
 772:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 773:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 774:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Formatter and Flush Control Register Definitions */
 775:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
 776:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 777:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 778:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
 779:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
 780:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 781:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
 782:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 783:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 784:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI TRIGGER Register Definitions */
 785:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
 786:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
 787:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 788:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test FIFO Test Data 0 Register Definitions */
 789:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
 790:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
 791:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 792:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
 793:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI IT
 794:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 795:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
 796:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
 797:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 798:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
 799:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI IT
 800:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 801:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITF
 802:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
 803:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 804:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITF
 805:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
 806:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 807:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI IT
 808:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI I
 809:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 810:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test ATB Control Register 2 Register Definitions */
 811:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITA
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 17


 812:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITA
 813:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 814:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITA
 815:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITA
 816:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 817:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITA
 818:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITA
 819:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 820:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITA
 821:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITA
 822:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 823:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test FIFO Test Data 1 Register Definitions */
 824:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
 825:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
 826:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 827:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
 828:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI IT
 829:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 830:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
 831:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
 832:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 833:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
 834:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI IT
 835:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 836:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITF
 837:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
 838:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 839:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITF
 840:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
 841:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 842:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI IT
 843:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI I
 844:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 845:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Test ATB Control Register 0 Definitions */
 846:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITA
 847:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITA
 848:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 849:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITA
 850:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITA
 851:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 852:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITA
 853:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITA
 854:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 855:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITA
 856:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITA
 857:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 858:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI Integration Mode Control Register Definitions */
 859:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
 860:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
 861:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 862:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI DEVID Register Definitions */
 863:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
 864:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 865:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 866:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
 867:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 868:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 18


 869:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
 870:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 871:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 872:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
 873:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
 874:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 875:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
 876:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
 877:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 878:Drivers/CMSIS/Core/Include/core_cm23.h **** /* TPI DEVTYPE Register Definitions */
 879:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
 880:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
 881:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 882:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
 883:Drivers/CMSIS/Core/Include/core_cm23.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
 884:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 885:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@}*/ /* end of group CMSIS_TPI */
 886:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 887:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 888:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 889:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 890:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 892:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 893:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
 894:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 895:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 896:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 897:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 898:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
 899:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
 900:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 901:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 902:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 903:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
 904:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 905:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
 906:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED0[7U];
 907:Drivers/CMSIS/Core/Include/core_cm23.h ****   union {
 908:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t MAIR[2];
 909:Drivers/CMSIS/Core/Include/core_cm23.h ****   struct {
 910:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
 911:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
 912:Drivers/CMSIS/Core/Include/core_cm23.h ****   };
 913:Drivers/CMSIS/Core/Include/core_cm23.h ****   };
 914:Drivers/CMSIS/Core/Include/core_cm23.h **** } MPU_Type;
 915:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 916:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_RALIASES                  1U
 917:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 918:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Type Register Definitions */
 919:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 920:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 921:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 922:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 923:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 924:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 925:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 19


 926:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 927:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 928:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Control Register Definitions */
 929:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 930:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 931:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 932:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 933:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 934:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 935:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 936:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 937:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 938:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Region Number Register Definitions */
 939:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 940:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 941:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 942:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Region Base Address Register Definitions */
 943:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
 944:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
 945:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 946:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
 947:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
 948:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 949:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
 950:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
 951:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 952:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
 953:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
 954:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 955:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Region Limit Address Register Definitions */
 956:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
 957:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
 958:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 959:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
 960:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
 961:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 962:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
 963:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
 964:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 965:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
 966:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
 967:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
 968:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 969:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
 970:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
 971:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 972:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
 973:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
 974:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 975:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
 976:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
 977:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 978:Drivers/CMSIS/Core/Include/core_cm23.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
 979:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
 980:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
 981:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 982:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 20


 983:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
 984:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 985:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
 986:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
 987:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 988:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
 989:Drivers/CMSIS/Core/Include/core_cm23.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
 990:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 991:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_MPU */
 992:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
 993:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 994:Drivers/CMSIS/Core/Include/core_cm23.h **** 
 995:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 996:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
 997:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
 998:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
 999:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
1000:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1001:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1002:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1003:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1004:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
1005:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1006:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
1007:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1008:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
1009:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
1010:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1011:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
1012:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
1013:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
1014:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1015:Drivers/CMSIS/Core/Include/core_cm23.h **** } SAU_Type;
1016:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1017:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Control Register Definitions */
1018:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
1019:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
1020:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1021:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
1022:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
1023:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1024:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Type Register Definitions */
1025:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
1026:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
1027:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1028:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1029:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Region Number Register Definitions */
1030:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
1031:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
1032:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1033:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Region Base Address Register Definitions */
1034:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
1035:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
1036:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1037:Drivers/CMSIS/Core/Include/core_cm23.h **** /* SAU Region Limit Address Register Definitions */
1038:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
1039:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 21


1040:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1041:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
1042:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
1043:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1044:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
1045:Drivers/CMSIS/Core/Include/core_cm23.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
1046:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1047:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
1048:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1049:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_SAU */
1050:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1051:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1052:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1053:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1054:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_core_register
1055:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1056:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Type definitions for the Core Debug Registers
1057:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1058:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1059:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1060:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1061:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1062:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1063:Drivers/CMSIS/Core/Include/core_cm23.h **** typedef struct
1064:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1065:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1066:Drivers/CMSIS/Core/Include/core_cm23.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1067:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1068:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1069:Drivers/CMSIS/Core/Include/core_cm23.h ****         uint32_t RESERVED4[1U];
1070:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
1071:Drivers/CMSIS/Core/Include/core_cm23.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
1072:Drivers/CMSIS/Core/Include/core_cm23.h **** } CoreDebug_Type;
1073:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1074:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Halting Control and Status Register Definitions */
1075:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1076:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1077:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1078:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< Core
1079:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< Core
1080:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1081:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1082:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1083:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1084:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1085:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1086:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1087:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1088:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1089:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1090:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1091:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1092:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1093:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1094:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1095:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1096:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 22


1097:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1098:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1099:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1100:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1101:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1102:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1103:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1104:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1105:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1106:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1107:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1108:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1109:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1110:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1111:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Core Register Selector Register Definitions */
1112:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1113:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1114:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1115:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1116:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1117:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1118:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Exception and Monitor Control Register */
1119:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< Core
1120:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< Core
1121:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1122:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1123:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1124:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1125:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1126:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1127:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1128:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Authentication Control Register Definitions */
1129:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< Core
1130:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< Core
1131:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1132:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< Core
1133:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< Core
1134:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1135:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< Core
1136:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< Core
1137:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1138:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< Core
1139:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< Core
1140:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1141:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Debug Security Control and Status Register Definitions */
1142:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< Core
1143:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< Core
1144:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1145:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< Core
1146:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< Core
1147:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1148:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< Core
1149:Drivers/CMSIS/Core/Include/core_cm23.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< Core
1150:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1151:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_CoreDebug */
1152:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1153:Drivers/CMSIS/Core/Include/core_cm23.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 23


1154:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1155:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
1156:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1157:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1158:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1159:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1160:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1161:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1162:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1163:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] field  Name of the register bit field.
1164:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1165:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return           Masked and shifted value.
1166:Drivers/CMSIS/Core/Include/core_cm23.h **** */
1167:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1168:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1169:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1170:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1171:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] field  Name of the register bit field.
1172:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1173:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return           Masked and shifted bit field value.
1174:Drivers/CMSIS/Core/Include/core_cm23.h **** */
1175:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1176:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1177:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} end of group CMSIS_core_bitfield */
1178:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1179:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1180:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1181:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup    CMSIS_core_register
1182:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup   CMSIS_core_base     Core Definitions
1183:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief      Definitions for base addresses, unions, and structures.
1184:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1185:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1186:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1187:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Memory mapping of Core Hardware */
1188:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
1189:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
1190:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
1191:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Addre
1192:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
1193:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
1194:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
1195:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1196:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1197:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
1198:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
1199:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
1200:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
1201:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
1202:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configurat
1203:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1204:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
1206:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
1207:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1208:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1209:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1210:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 24


1211:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
1212:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1213:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1214:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1215:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
1216:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Addre
1217:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
1218:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
1219:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
1220:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1221:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
1222:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
1223:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
1224:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configurat
1225:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1226:Drivers/CMSIS/Core/Include/core_cm23.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1227:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
1228:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
1229:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1230:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1231:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1232:Drivers/CMSIS/Core/Include/core_cm23.h **** /*@} */
1233:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1234:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1235:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1236:Drivers/CMSIS/Core/Include/core_cm23.h **** /*******************************************************************************
1237:Drivers/CMSIS/Core/Include/core_cm23.h ****  *                Hardware Abstraction Layer
1238:Drivers/CMSIS/Core/Include/core_cm23.h ****   Core Function Interface contains:
1239:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core NVIC Functions
1240:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core SysTick Functions
1241:Drivers/CMSIS/Core/Include/core_cm23.h ****   - Core Register Access Functions
1242:Drivers/CMSIS/Core/Include/core_cm23.h ****  ******************************************************************************/
1243:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1244:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1245:Drivers/CMSIS/Core/Include/core_cm23.h **** */
1246:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1247:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1248:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1249:Drivers/CMSIS/Core/Include/core_cm23.h **** /* ##########################   NVIC functions  #################################### */
1250:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1251:Drivers/CMSIS/Core/Include/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1252:Drivers/CMSIS/Core/Include/core_cm23.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1253:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1254:Drivers/CMSIS/Core/Include/core_cm23.h ****   @{
1255:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1256:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1257:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef CMSIS_NVIC_VIRTUAL
1258:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1259:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1260:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1261:Drivers/CMSIS/Core/Include/core_cm23.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1262:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1263:Drivers/CMSIS/Core/Include/core_cm23.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */
1264:Drivers/CMSIS/Core/Include/core_cm23.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */
1265:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1266:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1267:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 25


1268:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1269:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1270:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1271:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetActive              __NVIC_GetActive
1272:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1273:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1274:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1275:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1276:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1277:Drivers/CMSIS/Core/Include/core_cm23.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1278:Drivers/CMSIS/Core/Include/core_cm23.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1279:Drivers/CMSIS/Core/Include/core_cm23.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1280:Drivers/CMSIS/Core/Include/core_cm23.h ****   #endif
1281:Drivers/CMSIS/Core/Include/core_cm23.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1282:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1283:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_SetVector              __NVIC_SetVector
1284:Drivers/CMSIS/Core/Include/core_cm23.h ****   #define NVIC_GetVector              __NVIC_GetVector
1285:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1286:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1287:Drivers/CMSIS/Core/Include/core_cm23.h **** #define NVIC_USER_IRQ_OFFSET          16
1288:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1289:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1290:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
1291:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1292:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
1293:Drivers/CMSIS/Core/Include/core_cm23.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
1294:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1295:Drivers/CMSIS/Core/Include/core_cm23.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
1296:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
1297:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
1298:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
1299:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
1300:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
1301:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
1302:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
1303:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1304:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
1305:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
1306:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
1307:Drivers/CMSIS/Core/Include/core_cm23.h **** #else 
1308:Drivers/CMSIS/Core/Include/core_cm23.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
1309:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1310:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1311:Drivers/CMSIS/Core/Include/core_cm23.h **** 	
1312:Drivers/CMSIS/Core/Include/core_cm23.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
1313:Drivers/CMSIS/Core/Include/core_cm23.h **** /* The following MACROS handle generation of the register offset and byte masks */
1314:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
1315:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
1316:Drivers/CMSIS/Core/Include/core_cm23.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
1317:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1318:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
1319:Drivers/CMSIS/Core/Include/core_cm23.h **** #define __NVIC_GetPriorityGrouping()  (0U)
1320:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1321:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1322:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Enable Interrupt
1323:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1324:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 26


1325:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1326:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1327:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1328:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1329:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1330:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1331:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
1332:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1333:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
1334:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1335:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1336:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1337:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1338:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1339:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Enable status
1340:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1341:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1342:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt is not enabled.
1343:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt is enabled.
1344:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1345:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1346:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1347:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1348:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1349:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1350:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1351:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1352:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1353:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1354:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1355:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1356:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1357:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1358:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1359:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1360:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Disable Interrupt
1361:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1362:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1363:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1364:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1365:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1366:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1367:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1368:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1369:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1370:Drivers/CMSIS/Core/Include/core_cm23.h ****     __DSB();
1371:Drivers/CMSIS/Core/Include/core_cm23.h ****     __ISB();
1372:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1373:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1374:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1375:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1376:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1377:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Pending Interrupt
1378:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1379:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1380:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt status is not pending.
1381:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt status is pending.
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 27


1382:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1383:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1384:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1385:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1386:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1387:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1388:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1389:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1390:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1391:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1392:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1393:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1394:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1395:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1396:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1397:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1398:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Pending Interrupt
1399:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1400:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1401:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1402:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1403:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1404:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1405:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1406:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1407:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1408:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1409:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1410:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1411:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1412:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1413:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Clear Pending Interrupt
1414:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1415:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1416:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1417:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1418:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1419:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1420:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1421:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1422:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1423:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1424:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1425:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1426:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1427:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1428:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Active Interrupt
1429:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1430:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1431:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  Interrupt status is not active.
1432:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  Interrupt status is active.
1433:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1434:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1435:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1436:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1437:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1438:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 28


1439:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1440:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1441:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1442:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1443:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1444:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1445:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1446:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1447:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1448:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1449:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1450:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Target State
1451:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
1452:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1453:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1454:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             1  if interrupt is assigned to Non Secure
1455:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1456:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1457:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
1458:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1459:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1460:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1461:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1462:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1463:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1464:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1465:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1466:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1467:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1468:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1469:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1470:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1471:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Interrupt Target State
1472:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
1473:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1474:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1475:Drivers/CMSIS/Core/Include/core_cm23.h ****                       1  if interrupt is assigned to Non Secure
1476:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1477:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1478:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
1479:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1480:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1481:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1482:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
1483:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1484:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1485:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1486:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1487:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1488:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1489:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1490:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1491:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1492:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1493:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Clear Interrupt Target State
1494:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
1495:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 29


1496:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1497:Drivers/CMSIS/Core/Include/core_cm23.h ****                       1  if interrupt is assigned to Non Secure
1498:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    IRQn must not be negative.
1499:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1500:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
1501:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1502:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1503:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1504:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
1505:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1506:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1507:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1508:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1509:Drivers/CMSIS/Core/Include/core_cm23.h ****     return(0U);
1510:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1511:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1512:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1513:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1514:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1515:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1516:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Interrupt Priority
1517:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1518:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1519:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1520:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]      IRQn  Interrupt number.
1521:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]  priority  Priority to set.
1522:Drivers/CMSIS/Core/Include/core_cm23.h ****   \note    The priority cannot be set for every processor exception.
1523:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1524:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
  54              		.loc 2 1524 22 view .LVU3
  55              	.LBB15:
1525:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1526:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
  56              		.loc 2 1526 3 view .LVU4
  57              		.loc 2 1526 6 is_stmt 0 view .LVU5
  58 000a 002B     		cmp	r3, #0
  59 000c 27DB     		blt	.L2
1527:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1528:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn
  60              		.loc 2 1528 5 is_stmt 1 view .LVU6
  61              		.loc 2 1528 55 is_stmt 0 view .LVU7
  62 000e 9A08     		lsrs	r2, r3, #2
  63              		.loc 2 1528 54 view .LVU8
  64 0010 4EF20017 		movw	r7, #57600
  65 0014 CEF20007 		movt	r7, 57344
  66 0018 C032     		adds	r2, r2, #192
  67 001a 9200     		lsls	r2, r2, #2
  68 001c D459     		ldr	r4, [r2, r7]
  69              		.loc 2 1528 85 view .LVU9
  70 001e 0325     		movs	r5, #3
  71 0020 0540     		ands	r5, r0
  72 0022 ED00     		lsls	r5, r5, #3
  73              		.loc 2 1528 82 view .LVU10
  74 0024 40F2FF09 		movw	r9, #255
  75 0028 4E46     		mov	r6, r9
  76 002a AE40     		lsls	r6, r6, r5
  77              		.loc 2 1528 34 view .LVU11
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 30


  78 002c B443     		bics	r4, r6
  79 002e 2600     		movs	r6, r4
1529:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  80              		.loc 2 1529 20 view .LVU12
  81 0030 8901     		lsls	r1, r1, #6
  82              	.LVL2:
  83              		.loc 2 1529 48 view .LVU13
  84 0032 4C46     		mov	r4, r9
  85 0034 0C40     		ands	r4, r1
  86              		.loc 2 1529 68 view .LVU14
  87 0036 AC40     		lsls	r4, r4, r5
1528:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  88              		.loc 2 1528 104 view .LVU15
  89 0038 3443     		orrs	r4, r6
1528:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  90              		.loc 2 1528 31 view .LVU16
  91 003a D451     		str	r4, [r2, r7]
  92              	.L3:
  93              	.LVL3:
1528:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  94              		.loc 2 1528 31 view .LVU17
  95              	.LBE15:
  96              	.LBE14:
  50:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     NVIC_EnableIRQ((IRQn_Type)nvic_irq);
  97              		.loc 1 50 5 is_stmt 1 view .LVU18
  98              	.LBB17:
  99              	.LBI17:
1327:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 100              		.loc 2 1327 22 view .LVU19
 101              	.LBB18:
1329:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 102              		.loc 2 1329 3 view .LVU20
1329:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 103              		.loc 2 1329 6 is_stmt 0 view .LVU21
 104 003c 002B     		cmp	r3, #0
 105 003e 0ADB     		blt	.L1
1331:Drivers/CMSIS/Core/Include/core_cm23.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 106              		.loc 2 1331 5 is_stmt 1 view .LVU22
1332:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
 107              		.loc 2 1332 5 view .LVU23
1332:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
 108              		.loc 2 1332 81 is_stmt 0 view .LVU24
 109 0040 1F22     		movs	r2, #31
 110 0042 1040     		ands	r0, r2
 111              	.LVL4:
1332:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
 112              		.loc 2 1332 34 view .LVU25
 113 0044 5B09     		lsrs	r3, r3, #5
 114              	.LVL5:
1332:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
 115              		.loc 2 1332 45 view .LVU26
 116 0046 1E3A     		subs	r2, r2, #30
 117 0048 8240     		lsls	r2, r2, r0
1332:Drivers/CMSIS/Core/Include/core_cm23.h ****     __COMPILER_BARRIER();
 118              		.loc 2 1332 43 view .LVU27
 119 004a 4EF20011 		movw	r1, #57600
 120 004e CEF20001 		movt	r1, 57344
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 31


 121 0052 9B00     		lsls	r3, r3, #2
 122 0054 5A50     		str	r2, [r3, r1]
1333:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
 123              		.loc 2 1333 5 is_stmt 1 view .LVU28
 124              	.LVL6:
 125              	.L1:
1333:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
 126              		.loc 2 1333 5 is_stmt 0 view .LVU29
 127              	.LBE18:
 128              	.LBE17:
  51:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** }
 129              		.loc 1 51 1 view .LVU30
 130              		@ sp needed
 131 0056 C0BC     		pop	{r6, r7}
 132 0058 B946     		mov	r9, r7
 133 005a B046     		mov	r8, r6
 134 005c F0BD     		pop	{r4, r5, r6, r7, pc}
 135              	.LVL7:
 136              	.L2:
 137              	.LBB19:
 138              	.LBB16:
1530:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1531:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1532:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****     SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn
 139              		.loc 2 1533 5 is_stmt 1 view .LVU31
 140              		.loc 2 1533 55 is_stmt 0 view .LVU32
 141 005e 0F22     		movs	r2, #15
 142 0060 0240     		ands	r2, r0
 143 0062 083A     		subs	r2, r2, #8
 144 0064 9208     		lsrs	r2, r2, #2
 145              		.loc 2 1533 54 view .LVU33
 146 0066 0632     		adds	r2, r2, #6
 147 0068 9200     		lsls	r2, r2, #2
 148 006a 4EF6005C 		movw	ip, #60672
 149 006e CEF2000C 		movt	ip, 57344
 150 0072 6244     		add	r2, r2, ip
 151 0074 5668     		ldr	r6, [r2, #4]
 152              		.loc 2 1533 85 view .LVU34
 153 0076 0325     		movs	r5, #3
 154 0078 0540     		ands	r5, r0
 155 007a ED00     		lsls	r5, r5, #3
 156              		.loc 2 1533 82 view .LVU35
 157 007c FF24     		movs	r4, #255
 158 007e 2700     		movs	r7, r4
 159 0080 AF40     		lsls	r7, r7, r5
 160              		.loc 2 1533 34 view .LVU36
 161 0082 BE43     		bics	r6, r7
1534:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 162              		.loc 2 1534 20 view .LVU37
 163 0084 8901     		lsls	r1, r1, #6
 164              	.LVL8:
 165              		.loc 2 1534 48 view .LVU38
 166 0086 0C40     		ands	r4, r1
 167              		.loc 2 1534 68 view .LVU39
 168 0088 AC40     		lsls	r4, r4, r5
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 32


 169              		.loc 2 1533 104 view .LVU40
 170 008a 3443     		orrs	r4, r6
1533:Drivers/CMSIS/Core/Include/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 171              		.loc 2 1533 31 view .LVU41
 172 008c 5460     		str	r4, [r2, #4]
 173 008e D5E7     		b	.L3
 174              	.LBE16:
 175              	.LBE19:
 176              		.cfi_endproc
 177              	.LFE66:
 179              		.section	.text.nvic_irq_disable,"ax",%progbits
 180              		.align	1
 181              		.global	nvic_irq_disable
 182              		.syntax unified
 183              		.code	16
 184              		.thumb_func
 185              		.fpu softvfp
 187              	nvic_irq_disable:
 188              	.LVL9:
 189              	.LFB67:
  52:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  53:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
  54:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief      disable NVIC request
  55:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  nvic_irq: the NVIC interrupt request, detailed in IRQn_Type
  56:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[out] none
  57:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \retval     none
  58:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
  59:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** void nvic_irq_disable(uint8_t nvic_irq)
  60:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** {
 190              		.loc 1 60 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
  61:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     /* disable the selected IRQ.*/
  62:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     NVIC_DisableIRQ((IRQn_Type)nvic_irq);
 195              		.loc 1 62 5 view .LVU43
 196 0000 43B2     		sxtb	r3, r0
 197              	.LVL10:
 198              	.LBB26:
 199              	.LBI26:
1365:Drivers/CMSIS/Core/Include/core_cm23.h **** {
 200              		.loc 2 1365 22 view .LVU44
 201              	.LBB27:
1367:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 202              		.loc 2 1367 3 view .LVU45
1367:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 203              		.loc 2 1367 6 is_stmt 0 view .LVU46
 204 0002 002B     		cmp	r3, #0
 205 0004 0FDB     		blt	.L5
1369:Drivers/CMSIS/Core/Include/core_cm23.h ****     __DSB();
 206              		.loc 2 1369 5 is_stmt 1 view .LVU47
1369:Drivers/CMSIS/Core/Include/core_cm23.h ****     __DSB();
 207              		.loc 2 1369 81 is_stmt 0 view .LVU48
 208 0006 1F22     		movs	r2, #31
 209 0008 1040     		ands	r0, r2
 210              	.LVL11:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 33


1369:Drivers/CMSIS/Core/Include/core_cm23.h ****     __DSB();
 211              		.loc 2 1369 34 view .LVU49
 212 000a 5B09     		lsrs	r3, r3, #5
 213              	.LVL12:
1369:Drivers/CMSIS/Core/Include/core_cm23.h ****     __DSB();
 214              		.loc 2 1369 45 view .LVU50
 215 000c 1E3A     		subs	r2, r2, #30
 216 000e 8240     		lsls	r2, r2, r0
1369:Drivers/CMSIS/Core/Include/core_cm23.h ****     __DSB();
 217              		.loc 2 1369 43 view .LVU51
 218 0010 4EF20011 		movw	r1, #57600
 219 0014 CEF20001 		movt	r1, 57344
 220 0018 2033     		adds	r3, r3, #32
 221 001a 9B00     		lsls	r3, r3, #2
 222 001c 5A50     		str	r2, [r3, r1]
1370:Drivers/CMSIS/Core/Include/core_cm23.h ****     __ISB();
 223              		.loc 2 1370 5 is_stmt 1 view .LVU52
 224              	.LBB28:
 225              	.LBI28:
 226              		.file 3 "Drivers/CMSIS/Core/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 34


  38:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 35


  95:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 36


 152:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 37


 209:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 38


 266:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 39


 323:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 40


 380:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 41


 437:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 42


 494:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 43


 551:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 44


 608:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 45


 665:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 46


 722:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 47


 779:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 48


 836:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 49


 893:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 227              		.loc 3 944 27 view .LVU53
 228              	.LBB29:
 945:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 229              		.loc 3 946 3 view .LVU54
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 50


 230              		.syntax divided
 231              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 232 001e BFF34F8F 		dsb 0xF
 233              	@ 0 "" 2
 234              		.thumb
 235              		.syntax unified
 236              	.LBE29:
 237              	.LBE28:
1371:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
 238              		.loc 2 1371 5 view .LVU55
 239              	.LBB30:
 240              	.LBI30:
 933:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 241              		.loc 3 933 27 view .LVU56
 242              	.LBB31:
 935:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 243              		.loc 3 935 3 view .LVU57
 244              		.syntax divided
 245              	@ 935 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 246 0022 BFF36F8F 		isb 0xF
 247              	@ 0 "" 2
 248              	.LVL13:
 249              		.thumb
 250              		.syntax unified
 251              	.L5:
 935:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 252              		.loc 3 935 3 is_stmt 0 view .LVU58
 253              	.LBE31:
 254              	.LBE30:
 255              	.LBE27:
 256              	.LBE26:
  63:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** }
 257              		.loc 1 63 1 view .LVU59
 258              		@ sp needed
 259 0026 7047     		bx	lr
 260              		.cfi_endproc
 261              	.LFE67:
 263              		.section	.text.nvic_system_reset,"ax",%progbits
 264              		.align	1
 265              		.global	nvic_system_reset
 266              		.syntax unified
 267              		.code	16
 268              		.thumb_func
 269              		.fpu softvfp
 271              	nvic_system_reset:
 272              	.LFB68:
  64:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  65:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*  */
  66:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
  67:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief      initiates a system reset request to reset the MCU
  68:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  none
  69:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[out] none
  70:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \retval     none
  71:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
  72:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** void nvic_system_reset(void)
  73:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** {
 273              		.loc 1 73 1 is_stmt 1 view -0
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 51


 274              		.cfi_startproc
 275              		@ Volatile: function does not return.
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		@ link register save eliminated.
  74:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     NVIC_SystemReset();
 279              		.loc 1 74 5 view .LVU61
 280              	.LBB38:
 281              	.LBI38:
1535:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1536:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1537:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1538:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1539:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1540:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Priority
1541:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1542:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1543:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1544:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   IRQn  Interrupt number.
1545:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return             Interrupt Priority.
1546:Drivers/CMSIS/Core/Include/core_cm23.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1547:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1548:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1549:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1550:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1551:Drivers/CMSIS/Core/Include/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1552:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1553:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U 
1554:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1555:Drivers/CMSIS/Core/Include/core_cm23.h ****   else
1556:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1557:Drivers/CMSIS/Core/Include/core_cm23.h ****     return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U 
1558:Drivers/CMSIS/Core/Include/core_cm23.h ****   }
1559:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1560:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1561:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1562:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1563:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Encode Priority
1564:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Encodes the priority for an interrupt with the given priority group,
1565:Drivers/CMSIS/Core/Include/core_cm23.h ****            preemptive priority value, and subpriority value.
1566:Drivers/CMSIS/Core/Include/core_cm23.h ****            In case of a conflict between priority grouping and available
1567:Drivers/CMSIS/Core/Include/core_cm23.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1568:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]     PriorityGroup  Used priority group.
1569:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1570:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1571:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1572:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1573:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1574:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1575:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1576:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PreemptPriorityBits;
1577:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t SubPriorityBits;
1578:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1579:Drivers/CMSIS/Core/Include/core_cm23.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1580:Drivers/CMSIS/Core/Include/core_cm23.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1581:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1582:Drivers/CMSIS/Core/Include/core_cm23.h ****   return (
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 52


1583:Drivers/CMSIS/Core/Include/core_cm23.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1584:Drivers/CMSIS/Core/Include/core_cm23.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1585:Drivers/CMSIS/Core/Include/core_cm23.h ****          );
1586:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1587:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1588:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1589:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1590:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Decode Priority
1591:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Decodes an interrupt priority value with a given priority group to
1592:Drivers/CMSIS/Core/Include/core_cm23.h ****            preemptive priority value and subpriority value.
1593:Drivers/CMSIS/Core/Include/core_cm23.h ****            In case of a conflict between priority grouping and available
1594:Drivers/CMSIS/Core/Include/core_cm23.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1595:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1596:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]     PriorityGroup  Used priority group.
1597:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1598:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1599:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1600:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1601:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1602:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1603:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t PreemptPriorityBits;
1604:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t SubPriorityBits;
1605:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1606:Drivers/CMSIS/Core/Include/core_cm23.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1607:Drivers/CMSIS/Core/Include/core_cm23.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1608:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1609:Drivers/CMSIS/Core/Include/core_cm23.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1610:Drivers/CMSIS/Core/Include/core_cm23.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1611:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1612:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1613:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1614:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1615:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Set Interrupt Vector
1616:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1617:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1618:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1619:Drivers/CMSIS/Core/Include/core_cm23.h ****            VTOR must been relocated to SRAM before.
1620:Drivers/CMSIS/Core/Include/core_cm23.h ****            If VTOR is not present address 0 must be mapped to SRAM.
1621:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   IRQn      Interrupt number
1622:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   vector    Address of interrupt handler function
1623:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1624:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1625:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1626:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
1627:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1628:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1629:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)0x0U;
1630:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1631:Drivers/CMSIS/Core/Include/core_cm23.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1632:Drivers/CMSIS/Core/Include/core_cm23.h ****   __DSB();
1633:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1634:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1635:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1636:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1637:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   Get Interrupt Vector
1638:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Reads an interrupt vector from interrupt vector table.
1639:Drivers/CMSIS/Core/Include/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 53


1640:Drivers/CMSIS/Core/Include/core_cm23.h ****            or negative to specify a processor exception.
1641:Drivers/CMSIS/Core/Include/core_cm23.h ****   \param [in]   IRQn      Interrupt number.
1642:Drivers/CMSIS/Core/Include/core_cm23.h ****   \return                 Address of interrupt handler function
1643:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1644:Drivers/CMSIS/Core/Include/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1645:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1646:Drivers/CMSIS/Core/Include/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
1647:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1648:Drivers/CMSIS/Core/Include/core_cm23.h **** #else
1649:Drivers/CMSIS/Core/Include/core_cm23.h ****   uint32_t *vectors = (uint32_t *)0x0U;
1650:Drivers/CMSIS/Core/Include/core_cm23.h **** #endif
1651:Drivers/CMSIS/Core/Include/core_cm23.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1652:Drivers/CMSIS/Core/Include/core_cm23.h **** }
1653:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1654:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1655:Drivers/CMSIS/Core/Include/core_cm23.h **** /**
1656:Drivers/CMSIS/Core/Include/core_cm23.h ****   \brief   System Reset
1657:Drivers/CMSIS/Core/Include/core_cm23.h ****   \details Initiates a system reset request to reset the MCU.
1658:Drivers/CMSIS/Core/Include/core_cm23.h ****  */
1659:Drivers/CMSIS/Core/Include/core_cm23.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 282              		.loc 2 1659 34 view .LVU62
 283              	.LBB39:
1660:Drivers/CMSIS/Core/Include/core_cm23.h **** {
1661:Drivers/CMSIS/Core/Include/core_cm23.h ****   __DSB();                                                          /* Ensure all outstanding memor
 284              		.loc 2 1661 3 view .LVU63
 285              	.LBB40:
 286              	.LBI40:
 944:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 287              		.loc 3 944 27 view .LVU64
 288              	.LBB41:
 289              		.loc 3 946 3 view .LVU65
 290              		.syntax divided
 291              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 292 0000 BFF34F8F 		dsb 0xF
 293              	@ 0 "" 2
 294              		.thumb
 295              		.syntax unified
 296              	.LBE41:
 297              	.LBE40:
1662:Drivers/CMSIS/Core/Include/core_cm23.h ****                                                                        buffered write are completed
1663:Drivers/CMSIS/Core/Include/core_cm23.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 298              		.loc 2 1663 3 view .LVU66
 299              		.loc 2 1663 15 is_stmt 0 view .LVU67
 300 0004 4EF60053 		movw	r3, #60672
 301 0008 CEF20003 		movt	r3, 57344
 302 000c 0422     		movs	r2, #4
 303 000e C0F2FA52 		movt	r2, 1530
 304 0012 DA60     		str	r2, [r3, #12]
1664:Drivers/CMSIS/Core/Include/core_cm23.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
1665:Drivers/CMSIS/Core/Include/core_cm23.h ****   __DSB();                                                          /* Ensure completion of memory 
 305              		.loc 2 1665 3 is_stmt 1 view .LVU68
 306              	.LBB42:
 307              	.LBI42:
 944:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 308              		.loc 3 944 27 view .LVU69
 309              	.LBB43:
 310              		.loc 3 946 3 view .LVU70
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 54


 311              		.syntax divided
 312              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 313 0014 BFF34F8F 		dsb 0xF
 314              	@ 0 "" 2
 315              		.thumb
 316              		.syntax unified
 317              	.L8:
 318              	.LBE43:
 319              	.LBE42:
1666:Drivers/CMSIS/Core/Include/core_cm23.h **** 
1667:Drivers/CMSIS/Core/Include/core_cm23.h ****   for(;;)                                                           /* wait until reset */
 320              		.loc 2 1667 3 view .LVU71
1668:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
1669:Drivers/CMSIS/Core/Include/core_cm23.h ****     __NOP();
 321              		.loc 2 1669 5 view .LVU72
 322              		.syntax divided
 323              	@ 1669 "Drivers/CMSIS/Core/Include/core_cm23.h" 1
 324 0018 C046     		nop
 325              	@ 0 "" 2
1667:Drivers/CMSIS/Core/Include/core_cm23.h ****   {
 326              		.loc 2 1667 8 view .LVU73
 327              		.thumb
 328              		.syntax unified
 329 001a FDE7     		b	.L8
 330              	.LBE39:
 331              	.LBE38:
 332              		.cfi_endproc
 333              	.LFE68:
 335              		.section	.text.nvic_vector_table_set,"ax",%progbits
 336              		.align	1
 337              		.global	nvic_vector_table_set
 338              		.syntax unified
 339              		.code	16
 340              		.thumb_func
 341              		.fpu softvfp
 343              	nvic_vector_table_set:
 344              	.LVL14:
 345              	.LFB69:
  75:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** }
  76:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  77:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
  78:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief      set the NVIC vector table base address
  79:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  nvic_vict_tab: the RAM or FLASH base address
  80:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        NVIC_VECTTAB_RAM: RAM base address
  81:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        NVIC_VECTTAB_FLASH: Flash base address
  82:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  offset: Vector Table offset
  83:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[out] none
  84:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \retval     none
  85:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
  86:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** void nvic_vector_table_set(uint32_t nvic_vict_tab, uint32_t offset)
  87:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** {
 346              		.loc 1 87 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
  88:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     SCB->VTOR = nvic_vict_tab | (offset & NVIC_VECTTAB_OFFSET_MASK);
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 55


 351              		.loc 1 88 5 view .LVU75
 352              		.loc 1 88 41 is_stmt 0 view .LVU76
 353 0000 4FF68073 		movw	r3, #65408
 354 0004 C1F6FF73 		movt	r3, 8191
 355 0008 1940     		ands	r1, r3
 356              	.LVL15:
 357              		.loc 1 88 31 view .LVU77
 358 000a 0143     		orrs	r1, r0
 359              		.loc 1 88 15 view .LVU78
 360 000c 4EF60053 		movw	r3, #60672
 361 0010 CEF20003 		movt	r3, 57344
 362 0014 9960     		str	r1, [r3, #8]
  89:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** }
 363              		.loc 1 89 1 view .LVU79
 364              		@ sp needed
 365 0016 7047     		bx	lr
 366              		.cfi_endproc
 367              	.LFE69:
 369              		.section	.text.system_lowpower_set,"ax",%progbits
 370              		.align	1
 371              		.global	system_lowpower_set
 372              		.syntax unified
 373              		.code	16
 374              		.thumb_func
 375              		.fpu softvfp
 377              	system_lowpower_set:
 378              	.LVL16:
 379              	.LFB70:
  90:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
  91:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
  92:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief      set the state of the low power mode
  93:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  lowpower_mode: the low power mode state
  94:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SCB_LPM_SLEEP_EXIT_ISR: if chose this para, the system always enter low power 
  95:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****                     mode by exiting from ISR
  96:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SCB_LPM_DEEPSLEEP: if chose this para, the system will enter the DEEPSLEEP mode
  97:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SCB_LPM_WAKE_BY_ALL_INT: if chose this para, the lowpower mode can be woke up 
  98:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****                     by all the enable and disable interrupts
  99:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[out] none
 100:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \retval     none
 101:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
 102:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** void system_lowpower_set(uint8_t lowpower_mode)
 103:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** {
 380              		.loc 1 103 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 104:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     SCB->SCR |= (uint32_t)lowpower_mode;
 385              		.loc 1 104 5 view .LVU81
 386              		.loc 1 104 14 is_stmt 0 view .LVU82
 387 0000 4EF60053 		movw	r3, #60672
 388 0004 CEF20003 		movt	r3, 57344
 389 0008 1A69     		ldr	r2, [r3, #16]
 390 000a 0243     		orrs	r2, r0
 391 000c 1A61     		str	r2, [r3, #16]
 105:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** }
 392              		.loc 1 105 1 view .LVU83
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 56


 393              		@ sp needed
 394 000e 7047     		bx	lr
 395              		.cfi_endproc
 396              	.LFE70:
 398              		.section	.text.system_lowpower_reset,"ax",%progbits
 399              		.align	1
 400              		.global	system_lowpower_reset
 401              		.syntax unified
 402              		.code	16
 403              		.thumb_func
 404              		.fpu softvfp
 406              	system_lowpower_reset:
 407              	.LVL17:
 408              	.LFB71:
 106:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
 107:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
 108:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief      reset the state of the low power mode
 109:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  lowpower_mode: the low power mode state
 110:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SCB_LPM_SLEEP_EXIT_ISR: if chose this para, the system will exit low power 
 111:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****                     mode by exiting from ISR
 112:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SCB_LPM_DEEPSLEEP: if chose this para, the system will enter the SLEEP mode
 113:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SCB_LPM_WAKE_BY_ALL_INT: if chose this para, the lowpower mode only can be 
 114:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****                     woke up by the enable interrupts
 115:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[out] none
 116:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \retval     none
 117:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
 118:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** void system_lowpower_reset(uint8_t lowpower_mode)
 119:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** {
 409              		.loc 1 119 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 120:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     SCB->SCR &= (~(uint32_t)lowpower_mode);
 414              		.loc 1 120 5 view .LVU85
 415              		.loc 1 120 14 is_stmt 0 view .LVU86
 416 0000 4EF60053 		movw	r3, #60672
 417 0004 CEF20003 		movt	r3, 57344
 418 0008 1A69     		ldr	r2, [r3, #16]
 419 000a 8243     		bics	r2, r0
 420 000c 1A61     		str	r2, [r3, #16]
 121:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** }
 421              		.loc 1 121 1 view .LVU87
 422              		@ sp needed
 423 000e 7047     		bx	lr
 424              		.cfi_endproc
 425              	.LFE71:
 427              		.section	.text.systick_clksource_set,"ax",%progbits
 428              		.align	1
 429              		.global	systick_clksource_set
 430              		.syntax unified
 431              		.code	16
 432              		.thumb_func
 433              		.fpu softvfp
 435              	systick_clksource_set:
 436              	.LVL18:
 437              	.LFB72:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 57


 122:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
 123:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** /*!
 124:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \brief      set the systick clock source
 125:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[in]  systick_clksource: the systick clock source needed to choose
 126:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SYSTICK_CLKSOURCE_HCLK: systick clock source is from HCLK
 127:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****       \arg        SYSTICK_CLKSOURCE_HCLK_DIV8: systick clock source is from HCLK/8
 128:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \param[out] none
 129:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     \retval     none
 130:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** */
 131:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** 
 132:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** void systick_clksource_set(uint32_t systick_clksource)
 133:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** {
 438              		.loc 1 133 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 134:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     if(SYSTICK_CLKSOURCE_HCLK == systick_clksource ){
 443              		.loc 1 134 5 view .LVU89
 444              		.loc 1 134 7 is_stmt 0 view .LVU90
 445 0000 0428     		cmp	r0, #4
 446 0002 08D0     		beq	.L15
 135:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****         /* set the systick clock source from HCLK */
 136:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****         SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 137:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     }else{
 138:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****         /* set the systick clock source from HCLK/8 */
 139:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****         SysTick->CTRL &= SYSTICK_CLKSOURCE_HCLK_DIV8;
 447              		.loc 1 139 9 is_stmt 1 view .LVU91
 448              		.loc 1 139 23 is_stmt 0 view .LVU92
 449 0004 4EF21003 		movw	r3, #57360
 450 0008 CEF20003 		movt	r3, 57344
 451 000c 1A68     		ldr	r2, [r3]
 452 000e 0421     		movs	r1, #4
 453 0010 8A43     		bics	r2, r1
 454 0012 1A60     		str	r2, [r3]
 455              	.L12:
 140:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     }
 141:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c **** }
 456              		.loc 1 141 1 view .LVU93
 457              		@ sp needed
 458 0014 7047     		bx	lr
 459              	.L15:
 136:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     }else{
 460              		.loc 1 136 9 is_stmt 1 view .LVU94
 136:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_misc.c ****     }else{
 461              		.loc 1 136 23 is_stmt 0 view .LVU95
 462 0016 4EF21003 		movw	r3, #57360
 463 001a CEF20003 		movt	r3, 57344
 464 001e 1A68     		ldr	r2, [r3]
 465 0020 0421     		movs	r1, #4
 466 0022 0A43     		orrs	r2, r1
 467 0024 1A60     		str	r2, [r3]
 468 0026 F5E7     		b	.L12
 469              		.cfi_endproc
 470              	.LFE72:
 472              		.text
 473              	.Letext0:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 58


 474              		.file 4 "Drivers/CMSIS/Device/GD/GD32E23x/Include/gd32e23x.h"
 475              		.file 5 "/Users/jgiles/projects/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/machine/_defa
 476              		.file 6 "/Users/jgiles/projects/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/sys/_stdint.h
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e23x_misc.c
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:16     .text.nvic_irq_enable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:24     .text.nvic_irq_enable:0000000000000000 nvic_irq_enable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:180    .text.nvic_irq_disable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:187    .text.nvic_irq_disable:0000000000000000 nvic_irq_disable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:264    .text.nvic_system_reset:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:271    .text.nvic_system_reset:0000000000000000 nvic_system_reset
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:336    .text.nvic_vector_table_set:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:343    .text.nvic_vector_table_set:0000000000000000 nvic_vector_table_set
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:370    .text.system_lowpower_set:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:377    .text.system_lowpower_set:0000000000000000 system_lowpower_set
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:399    .text.system_lowpower_reset:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:406    .text.system_lowpower_reset:0000000000000000 system_lowpower_reset
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:428    .text.systick_clksource_set:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//cc6bfFdW.s:435    .text.systick_clksource_set:0000000000000000 systick_clksource_set

NO UNDEFINED SYMBOLS
