// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );

// wire_assign(in, out)
// wire_assign_out_to_in(in, out)

// wire_assign(in, out)
// wire_assign_out_to_in(in, out)

// wire_assign(in, out)
// wire_assign_out_to_in(in, out)

// wire_assign(in, out)
// wire_assign_out_to_in(in, out)

// wire_assign(in, out)
// wire_assign_out_to_in(in, out)

// wire_assign(in, out)
// wire_assign_out_to_in(in, out)

// wire_assign(endmodule
