#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 12 09:23:28 2024
# Process ID: 2780
# Current directory: F:/Xilinx/Projects/APP1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9852 F:\Xilinx\Projects\APP1\pb_APP_log_comb.xpr
# Log file: F:/Xilinx/Projects/APP1/vivado.log
# Journal file: F:/Xilinx/Projects/APP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/Projects/APP1/pb_APP_log_comb.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tetm2701/Documents/Repos/git_Departement/Enseignement/APP_LogiqueCombi/Vivado/pb_APP_log_comb' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.gen/sources_1', nor could it be found using path 'C:/Users/tetm2701/Documents/Repos/git_Departement/Enseignement/APP_LogiqueCombi/Vivado/pb_APP_log_comb/pb_APP_log_comb.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.ip_user_files', nor could it be found using path 'C:/Users/tetm2701/Documents/Repos/git_Departement/Enseignement/APP_LogiqueCombi/Vivado/pb_APP_log_comb/pb_APP_log_comb.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Install/Vivado/2020.2/data/ip'.
file mkdir F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new
close [ open F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd w ]
add_files F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd
set_property top Add1bitA [current_fileset]
set_property top Add1bitA [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add1bitA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add1bitA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitA'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit add1bita in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Xilinx\Projects\APP1\pb_APP_log_comb.srcs\sources_1\new\Add1bitA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Xilinx\Projects\APP1\pb_APP_log_comb.srcs\sources_1\imports\src\AppCombi_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Xilinx\Projects\APP1\pb_APP_log_comb.srcs\sim_1\imports\verif\AppCombi_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Xilinx\Projects\APP1\pb_APP_log_comb.srcs\sources_1\new\Add1bitA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Xilinx\Projects\APP1\pb_APP_log_comb.srcs\sources_1\imports\src\AppCombi_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Xilinx\Projects\APP1\pb_APP_log_comb.srcs\sim_1\imports\verif\AppCombi_top_tb.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add1bitA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add1bitA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitA'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit add1bita in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add1bitA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add1bitA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit add1bita in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add1bitA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add1bitA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitA'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitA_behav xil_defaultlib.Add1bitA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.add1bita
Built simulation snapshot Add1bitA_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 10:17:53 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Add1bitA_behav -key {Behavioral:sim_1:Functional:Add1bitA} -tclbatch {Add1bitA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Add1bitA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Add1bitA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.125 ; gain = 0.000
add_force {/Add1bitA/a} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Add1bitA/b} -radix hex {0 0ns} {1 100000ps} -repeat_every 200000ps
add_force {/Add1bitA/ci} -radix hex {0 0ns} {1 200000ps} -repeat_every 400000ps
run 800 ns
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1115.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1600 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
close [ open F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd w ]
add_files F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd
set_property top Add1bitB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add1bitB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add1bitB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitA'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitB_behav xil_defaultlib.Add1bitB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitB_behav xil_defaultlib.Add1bitB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.add1bitb
Built simulation snapshot Add1bitB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 10:33:02 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1115.125 ; gain = 0.000
set_property top Add1bitB [current_fileset]
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/Add1bitA_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav
WARNING: [Vivado 12-4421] Failed to remove directory:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/Add1bitA_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitA_behav
WARNING: [Vivado 12-4421] Failed to remove directory:F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add1bitB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add1bitB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitA'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitB'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitB_behav xil_defaultlib.Add1bitB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add1bitB_behav xil_defaultlib.Add1bitB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.add1bitb
Built simulation snapshot Add1bitB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Add1bitB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 10:34:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Xilinx/Projects/APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Add1bitB_behav -key {Behavioral:sim_1:Functional:Add1bitB} -tclbatch {Add1bitB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Add1bitB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Add1bitB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/Add1bitB/a} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Add1bitB/b} -radix hex {0 0ns} {1 100000ps} -repeat_every 200000ps
add_force {/Add1bitB/ci} -radix hex {0 0ns} {1 200000ps} -repeat_every 400000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Jan 12 10:41:16 2024] Launched synth_1...
Run output will be captured here: F:/Xilinx/Projects/APP1/pb_APP_log_comb.runs/synth_1/runme.log
[Fri Jan 12 10:41:16 2024] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/APP1/pb_APP_log_comb.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 12 10:42:43 2024] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/APP1/pb_APP_log_comb.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 12 10:43:51 2024] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/APP1/pb_APP_log_comb.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 11:36:53 2024...
