$date
	Tue May 05 00:41:00 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module additiontest $end
$scope module addition $end
$var wire 32 ! busA [31:0] $end
$var wire 32 " busADD [31:0] $end
$var wire 32 # busB [31:0] $end
$var wire 1 $ cADD $end
$var wire 1 % carryOut $end
$var wire 1 & nADD $end
$var wire 1 ' oADD $end
$var wire 1 ( zADD $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
b1000000010000000100000001 #
b10000000100000001000000010 "
b1000000010000000100000001 !
$end
#60
1$
1%
0&
b1000000010000000011111110 "
b11111111111111111111111111111101 #
#120
1$
1%
0&
b1000000010000000100000000 "
b1000000011111111111111111 #
b11111111111111110000000100000001 !
#180
1&
b11111111111111111011101110111010 "
0'
b11111111111111111011101110111011 #
b11111111111111111111111111111111 !
#240
0$
0%
1&
b11111111111111111011101110111010 "
1'
b1111111111111111011101110111011 #
b1111111111111111111111111111111 !
#300
