// Seed: 140024335
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_4;
  assign id_4 = id_4;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd36,
    parameter id_6 = 32'd44
) (
    input tri1 id_0,
    input wor  id_1
);
  integer id_3, _id_4;
  parameter id_5 = 1;
  logic _id_6;
  logic id_7;
  wire id_8;
  logic id_9;
  wire [-1  +  id_4 : id_6] id_10;
  module_0 modCall_1 (
      id_10,
      id_7,
      id_7
  );
  logic id_11;
  ;
endmodule
