

================================================================
== Vitis HLS Report for 'syfala'
================================================================
* Date:           Thu Jul 25 10:56:42 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        syfala_ip
* Solution:       syfala (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.14 ns|  7.139 ns|     2.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        1|   151068|  8.138 ns|  1.229 ms|    2|  151069|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+--------+--------+-----------------------------------------------+
        |                                                             |                                                 |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
        |                           Instance                          |                      Module                     |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+--------+--------+-----------------------------------------------+
        |grp_syfala_Pipeline_1_fu_1044                                |syfala_Pipeline_1                                |       66|       66|  0.537 us|  0.537 us|      65|      65|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_syfala_Pipeline_VITIS_LOOP_49_1_fu_1050                  |syfala_Pipeline_VITIS_LOOP_49_1                  |   150789|   150789|  1.227 ms|  1.227 ms|  150005|  150005|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4_fu_1193  |syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4  |      139|      139|  1.131 us|  1.131 us|     129|     129|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+--------+--------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      157|  143|   32010|  37692|    0|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|   1400|    -|
|Register         |        -|    -|    2193|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      159|  143|   34203|  39135|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       56|   65|      32|     73|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+
    |                           Instance                          |                      Module                     | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                                              |control_s_axi                                    |        0|    0|    278|    488|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U208                           |fmul_32ns_32ns_32_4_max_dsp_1                    |        0|    3|    143|    321|    0|
    |ram_m_axi_U                                                  |ram_m_axi                                        |       29|    0|   1574|   1662|    0|
    |grp_syfala_Pipeline_1_fu_1044                                |syfala_Pipeline_1                                |        0|    0|     17|     67|    0|
    |grp_syfala_Pipeline_VITIS_LOOP_49_1_fu_1050                  |syfala_Pipeline_VITIS_LOOP_49_1                  |      128|  140|  29730|  34599|    0|
    |grp_syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4_fu_1193  |syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4  |        0|    0|    268|    555|    0|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                        |                                                 |      157|  143|  32010|  37692|    0|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_U  |output_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|    0|    64|   32|     1|         2048|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state75_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_960                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_1202_p2              |      icmp|   0|  0|  39|          32|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          34|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  369|         76|    1|         76|
    |audio_out_0_write       |    9|          2|    1|          2|
    |audio_out_1_write       |    9|          2|    1|          2|
    |grp_fu_2536_ce          |   14|          3|    1|          3|
    |grp_fu_2536_p0          |   14|          3|   32|         96|
    |grp_fu_2536_p1          |   14|          3|   32|         96|
    |input_0_loc_0_reg_1030  |    9|          2|    7|         14|
    |output_address0         |   14|          3|    6|         18|
    |output_address0_local   |  281|         65|    6|        390|
    |output_address1_local   |  281|         65|    6|        390|
    |output_ce0              |   14|          3|    1|          3|
    |output_d0               |    9|          2|   32|         64|
    |output_d0_local         |  147|         33|   32|       1056|
    |output_d1_local         |  147|         33|   32|       1056|
    |output_we0              |    9|          2|    1|          2|
    |ram_ARADDR              |   14|          3|   64|        192|
    |ram_ARLEN               |   14|          3|   32|         96|
    |ram_ARVALID             |   14|          3|    1|          3|
    |ram_RREADY              |    9|          2|    1|          2|
    |ram_blk_n_AR            |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1400|        310|  290|       3563|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  75|   0|   75|          0|
    |grp_syfala_Pipeline_1_fu_1044_ap_start_reg                                |   1|   0|    1|          0|
    |grp_syfala_Pipeline_VITIS_LOOP_49_1_fu_1050_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4_fu_1193_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln35_reg_1878                                                        |   1|   0|    1|          0|
    |initialization                                                            |   1|   0|    1|          0|
    |input_0_loc_0_reg_1030                                                    |   7|   0|   32|         25|
    |output_load_10_reg_2016                                                   |  32|   0|   32|          0|
    |output_load_11_reg_2021                                                   |  32|   0|   32|          0|
    |output_load_12_reg_2036                                                   |  32|   0|   32|          0|
    |output_load_13_reg_2041                                                   |  32|   0|   32|          0|
    |output_load_14_reg_2056                                                   |  32|   0|   32|          0|
    |output_load_15_reg_2061                                                   |  32|   0|   32|          0|
    |output_load_16_reg_2076                                                   |  32|   0|   32|          0|
    |output_load_17_reg_2081                                                   |  32|   0|   32|          0|
    |output_load_18_reg_2096                                                   |  32|   0|   32|          0|
    |output_load_19_reg_2101                                                   |  32|   0|   32|          0|
    |output_load_1_reg_1921                                                    |  32|   0|   32|          0|
    |output_load_20_reg_2116                                                   |  32|   0|   32|          0|
    |output_load_21_reg_2121                                                   |  32|   0|   32|          0|
    |output_load_22_reg_2136                                                   |  32|   0|   32|          0|
    |output_load_23_reg_2141                                                   |  32|   0|   32|          0|
    |output_load_24_reg_2156                                                   |  32|   0|   32|          0|
    |output_load_25_reg_2161                                                   |  32|   0|   32|          0|
    |output_load_26_reg_2176                                                   |  32|   0|   32|          0|
    |output_load_27_reg_2181                                                   |  32|   0|   32|          0|
    |output_load_28_reg_2196                                                   |  32|   0|   32|          0|
    |output_load_29_reg_2201                                                   |  32|   0|   32|          0|
    |output_load_2_reg_1936                                                    |  32|   0|   32|          0|
    |output_load_30_reg_2216                                                   |  32|   0|   32|          0|
    |output_load_31_reg_2221                                                   |  32|   0|   32|          0|
    |output_load_32_reg_2236                                                   |  32|   0|   32|          0|
    |output_load_33_reg_2241                                                   |  32|   0|   32|          0|
    |output_load_34_reg_2256                                                   |  32|   0|   32|          0|
    |output_load_35_reg_2261                                                   |  32|   0|   32|          0|
    |output_load_36_reg_2276                                                   |  32|   0|   32|          0|
    |output_load_37_reg_2281                                                   |  32|   0|   32|          0|
    |output_load_38_reg_2296                                                   |  32|   0|   32|          0|
    |output_load_39_reg_2301                                                   |  32|   0|   32|          0|
    |output_load_3_reg_1941                                                    |  32|   0|   32|          0|
    |output_load_40_reg_2316                                                   |  32|   0|   32|          0|
    |output_load_41_reg_2321                                                   |  32|   0|   32|          0|
    |output_load_42_reg_2336                                                   |  32|   0|   32|          0|
    |output_load_43_reg_2341                                                   |  32|   0|   32|          0|
    |output_load_44_reg_2356                                                   |  32|   0|   32|          0|
    |output_load_45_reg_2361                                                   |  32|   0|   32|          0|
    |output_load_46_reg_2376                                                   |  32|   0|   32|          0|
    |output_load_47_reg_2381                                                   |  32|   0|   32|          0|
    |output_load_48_reg_2396                                                   |  32|   0|   32|          0|
    |output_load_49_reg_2401                                                   |  32|   0|   32|          0|
    |output_load_4_reg_1956                                                    |  32|   0|   32|          0|
    |output_load_50_reg_2416                                                   |  32|   0|   32|          0|
    |output_load_51_reg_2421                                                   |  32|   0|   32|          0|
    |output_load_52_reg_2436                                                   |  32|   0|   32|          0|
    |output_load_53_reg_2441                                                   |  32|   0|   32|          0|
    |output_load_54_reg_2456                                                   |  32|   0|   32|          0|
    |output_load_55_reg_2461                                                   |  32|   0|   32|          0|
    |output_load_56_reg_2476                                                   |  32|   0|   32|          0|
    |output_load_57_reg_2481                                                   |  32|   0|   32|          0|
    |output_load_58_reg_2496                                                   |  32|   0|   32|          0|
    |output_load_59_reg_2501                                                   |  32|   0|   32|          0|
    |output_load_5_reg_1961                                                    |  32|   0|   32|          0|
    |output_load_60_reg_2516                                                   |  32|   0|   32|          0|
    |output_load_61_reg_2521                                                   |  32|   0|   32|          0|
    |output_load_62_reg_2526                                                   |  32|   0|   32|          0|
    |output_load_63_reg_2531                                                   |  32|   0|   32|          0|
    |output_load_6_reg_1976                                                    |  32|   0|   32|          0|
    |output_load_7_reg_1981                                                    |  32|   0|   32|          0|
    |output_load_8_reg_1996                                                    |  32|   0|   32|          0|
    |output_load_9_reg_2001                                                    |  32|   0|   32|          0|
    |output_load_reg_1916                                                      |  32|   0|   32|          0|
    |trunc_ln_reg_1885                                                         |  58|   0|   58|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2193|   0| 2218|         25|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        syfala|  return value|
|m_axi_ram_AWVALID      |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_AWREADY      |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_AWADDR       |  out|   64|       m_axi|           ram|       pointer|
|m_axi_ram_AWID         |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_AWLEN        |  out|    8|       m_axi|           ram|       pointer|
|m_axi_ram_AWSIZE       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_AWBURST      |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_AWLOCK       |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_AWCACHE      |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_AWPROT       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_AWQOS        |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_AWREGION     |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_AWUSER       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WVALID       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WREADY       |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WDATA        |  out|  512|       m_axi|           ram|       pointer|
|m_axi_ram_WSTRB        |  out|   64|       m_axi|           ram|       pointer|
|m_axi_ram_WLAST        |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WID          |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WUSER        |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARVALID      |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARREADY      |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARADDR       |  out|   64|       m_axi|           ram|       pointer|
|m_axi_ram_ARID         |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARLEN        |  out|    8|       m_axi|           ram|       pointer|
|m_axi_ram_ARSIZE       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_ARBURST      |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_ARLOCK       |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_ARCACHE      |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_ARPROT       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_ARQOS        |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_ARREGION     |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_ARUSER       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RVALID       |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RREADY       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RDATA        |   in|  512|       m_axi|           ram|       pointer|
|m_axi_ram_RLAST        |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RID          |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RUSER        |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RRESP        |   in|    2|       m_axi|           ram|       pointer|
|m_axi_ram_BVALID       |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_BREADY       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_BRESP        |   in|    2|       m_axi|           ram|       pointer|
|m_axi_ram_BID          |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_BUSER        |   in|    1|       m_axi|           ram|       pointer|
|audio_out_0_din        |  out|   24|     ap_fifo|   audio_out_0|       pointer|
|audio_out_0_full_n     |   in|    1|     ap_fifo|   audio_out_0|       pointer|
|audio_out_0_write      |  out|    1|     ap_fifo|   audio_out_0|       pointer|
|audio_out_1_din        |  out|   24|     ap_fifo|   audio_out_1|       pointer|
|audio_out_1_full_n     |   in|    1|     ap_fifo|   audio_out_1|       pointer|
|audio_out_1_write      |  out|    1|     ap_fifo|   audio_out_1|       pointer|
|i2s_rst                |   in|    1|     ap_none|       i2s_rst|       pointer|
|bypass                 |   in|    1|     ap_none|        bypass|        scalar|
|mute                   |   in|    1|     ap_none|          mute|        scalar|
|debug                  |   in|    1|     ap_none|         debug|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

