
---------- Begin Simulation Statistics ----------
final_tick                               2541873743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202025                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   202024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.78                       # Real time elapsed on the host
host_tick_rate                              570882959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198381                       # Number of instructions simulated
sim_ops                                       4198381                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011864                       # Number of seconds simulated
sim_ticks                                 11863898500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.504893                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368229                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               791807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2553                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77456                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            841230                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45405                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          291339                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           245934                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1019891                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65042                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31285                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198381                       # Number of instructions committed
system.cpu.committedOps                       4198381                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.648458                       # CPI: cycles per instruction
system.cpu.discardedOps                        214347                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609931                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1458199                       # DTB hits
system.cpu.dtb.data_misses                       7609                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408003                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854970                       # DTB read hits
system.cpu.dtb.read_misses                       6800                       # DTB read misses
system.cpu.dtb.write_accesses                  201928                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603229                       # DTB write hits
system.cpu.dtb.write_misses                       809                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18131                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3435877                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055867                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664259                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16819727                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177039                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  941302                       # ITB accesses
system.cpu.itb.fetch_acv                          827                       # ITB acv
system.cpu.itb.fetch_hits                      934430                       # ITB hits
system.cpu.itb.fetch_misses                      6872                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10949878500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9246000      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17719500      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               891515000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11868359000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8033270500     67.69%     67.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835088500     32.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23714379                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85455      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542798     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839924     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593023     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198381                       # Class of committed instruction
system.cpu.quiesceCycles                        13418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6894652                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          448                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22868456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22868456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22868456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22868456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117274.133333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117274.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117274.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117274.133333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13105490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13105490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13105490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13105490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67207.641026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67207.641026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67207.641026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67207.641026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22518959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22518959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117286.244792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117286.244792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12905993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12905993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67218.713542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67218.713542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267104                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539450129000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267104                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204194                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204194                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128748                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34861                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87087                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34257                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29003                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29003                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40965                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11180672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11180672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6697472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17889841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158061                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002847                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053281                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157611     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     450      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158061                       # Request fanout histogram
system.membus.reqLayer0.occupancy              349000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824514537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376367000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464937250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5607104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10084736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5607104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5607104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         472619013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377416580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850035593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    472619013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        472619013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188058251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188058251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188058251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        472619013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377416580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038093844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168538250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7361                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7361                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408584                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157575                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121723                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157575                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2103                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5762                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011784000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4773715250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13657.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32407.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80618                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157575                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.625661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.330459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.054386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34615     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24349     29.75%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10146     12.39%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4573      5.59%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2356      2.88%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1501      1.83%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          907      1.11%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          628      0.77%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2784      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.009238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.698700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1283     17.43%     17.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5598     76.05%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.95%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6575     89.32%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.22%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              448      6.09%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.38%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.91%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7361                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9427392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7653696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10084800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7790272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11863896500                       # Total gap between requests
system.mem_ctrls.avgGap                      42477.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4983744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4443648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7653696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420076419.230997323990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374552091.793435394764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645124871.896029829979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121723                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2526684500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247030750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290852924750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28839.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32117.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2389465.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315845040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167852850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           562389240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310971060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5188556670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186426240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7668137820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.342163                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    433136000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11034782500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268721040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142802055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489354180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          313283520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5119118130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244900800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7514276445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.373292                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    584286250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10883632250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11856698500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1617123                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1617123                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1617123                       # number of overall hits
system.cpu.icache.overall_hits::total         1617123                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87678                       # number of overall misses
system.cpu.icache.overall_misses::total         87678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5396853500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5396853500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5396853500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5396853500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1704801                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1704801                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1704801                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1704801                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61553.109104                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61553.109104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61553.109104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61553.109104                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87087                       # number of writebacks
system.cpu.icache.writebacks::total             87087                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5309176500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5309176500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5309176500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5309176500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051430                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051430                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60553.120509                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60553.120509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60553.120509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60553.120509                       # average overall mshr miss latency
system.cpu.icache.replacements                  87087                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1617123                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1617123                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5396853500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5396853500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1704801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1704801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61553.109104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61553.109104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5309176500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5309176500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60553.120509                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60553.120509                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1640204                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.817232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3497279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3497279                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318189                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318189                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318189                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105762                       # number of overall misses
system.cpu.dcache.overall_misses::total        105762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779031500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779031500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779031500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779031500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074274                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074274                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074274                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074274                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.043362                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.043362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.043362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.043362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34685                       # number of writebacks
system.cpu.dcache.writebacks::total             34685                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4397138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4397138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4397138500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4397138500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63653.765978                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63653.765978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63653.765978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63653.765978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68939                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3296929500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3296929500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66915.557134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66915.557134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673847000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673847000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66742.723778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66742.723778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531305                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531305                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482102000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482102000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61638.851519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61638.851519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29017                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29017                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723291500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723291500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59389.030568                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59389.030568                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64352500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64352500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71344.235033                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71344.235033                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70344.235033                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70344.235033                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541873743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.516601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68939                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.015753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.516601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2962453                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2962453                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552409635500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 585210                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   585204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.64                       # Real time elapsed on the host
host_tick_rate                              653634820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7398714                       # Number of instructions simulated
sim_ops                                       7398714                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008264                       # Number of seconds simulated
sim_ticks                                  8263892000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.307738                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  192421                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               515767                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1655                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             44654                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            509628                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              32947                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          236377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           203430                       # Number of indirect misses.
system.cpu.branchPred.lookups                  638647                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51311                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        22247                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2459002                       # Number of instructions committed
system.cpu.committedOps                       2459002                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.675848                       # CPI: cycles per instruction
system.cpu.discardedOps                        123771                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165874                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       826778                       # DTB hits
system.cpu.dtb.data_misses                       3069                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108529                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       485391                       # DTB read hits
system.cpu.dtb.read_misses                       2596                       # DTB read misses
system.cpu.dtb.write_accesses                   57345                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341387                       # DTB write hits
system.cpu.dtb.write_misses                       473                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4696                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1969905                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            577818                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           371903                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12360294                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149794                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  347754                       # ITB accesses
system.cpu.itb.fetch_acv                          344                       # ITB acv
system.cpu.itb.fetch_hits                      344727                       # ITB hits
system.cpu.itb.fetch_misses                      3027                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.83%      4.83% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.07% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5047     79.92%     84.99% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.47%     87.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.52% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.30%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.35%     96.17% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.42% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.56%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6315                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9896                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2294     41.30%     41.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     42.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3214     57.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5555                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2291     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2291     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4629                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5911818000     71.54%     71.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65659500      0.79%     72.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10052500      0.12%     72.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2276348000     27.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8263878000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712819                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833303                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 415                      
system.cpu.kern.mode_good::user                   415                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 415                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.541775                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.702794                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6921750500     83.76%     83.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1342127500     16.24%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16415924                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43216      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1521368     61.87%     63.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3565      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485130     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                338913     13.78%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.62% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58644      2.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2459002                       # Class of committed instruction
system.cpu.quiesceCycles                       111860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4055630                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2662378052                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2662378052                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2662378052                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2662378052                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118233.326761                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118233.326761                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118233.326761                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118233.326761                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           126                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1535209918                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1535209918                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1535209918                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1535209918                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68177.010303                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68177.010303                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68177.010303                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68177.010303                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6232974                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6232974                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115425.444444                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115425.444444                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3532974                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3532974                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65425.444444                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65425.444444                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2656145078                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2656145078                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118240.076478                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118240.076478                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1531676944                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1531676944                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68183.624644                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68183.624644                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91887                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41818                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72309                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14485                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15418                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15418                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18423                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 367229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9255808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9255808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3400896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3403815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14097319                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130576                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001693                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041105                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130355     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     221      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130576                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3057500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           726977640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          185290500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          384262750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4628032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2162240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6790272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4628032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4628032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2676352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2676352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41818                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41818                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         560030552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261649112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821679664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    560030552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        560030552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323860960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323860960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323860960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        560030552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261649112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1145540624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243936500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287301                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106582                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106099                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114035                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106099                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114035                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1094                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5167                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1526653500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  504505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3418547250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15130.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33880.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71812                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79134                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106099                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114035                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    410                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.575378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.469090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.700638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25933     41.23%     41.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18605     29.58%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8097     12.87%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3465      5.51%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1888      3.00%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1063      1.69%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          663      1.05%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          430      0.68%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2759      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62903                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.531538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.801169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.145983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1460     21.03%     21.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            913     13.15%     34.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4188     60.31%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           205      2.95%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            82      1.18%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            41      0.59%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      0.26%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      0.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      0.16%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             6      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.247458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6044     87.04%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              325      4.68%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              362      5.21%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              135      1.94%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.63%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.17%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6457664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7228672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6790336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7298240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       874.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    883.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8263895000                       # Total gap between requests
system.mem_ctrls.avgGap                      37540.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4305536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2152128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7228672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 521005840.831414520741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260425475.066711902618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 874729727.832841992378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114035                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2267235000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1151312250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 208788915500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31352.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34077.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1830919.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256161780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136130445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401567880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311936760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3515911620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        213930720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5487772245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.066307                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    522376250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7469207000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            193179840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102658545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           319222260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277902360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3460532700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        260538720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5266167465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.250277                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    644762500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7346751000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               173000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117245052                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1154500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1590000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              108500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10475892000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       894554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           894554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       894554                       # number of overall hits
system.cpu.icache.overall_hits::total          894554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72319                       # number of overall misses
system.cpu.icache.overall_misses::total         72319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4681424500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4681424500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4681424500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4681424500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       966873                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       966873                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       966873                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       966873                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074797                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074797                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074797                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074797                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64732.981651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64732.981651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64732.981651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64732.981651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72309                       # number of writebacks
system.cpu.icache.writebacks::total             72309                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4609105500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4609105500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4609105500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4609105500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074797                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074797                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074797                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074797                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63732.981651                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63732.981651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63732.981651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63732.981651                       # average overall mshr miss latency
system.cpu.icache.replacements                  72309                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       894554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          894554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4681424500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4681424500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       966873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       966873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074797                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074797                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64732.981651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64732.981651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4609105500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4609105500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074797                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074797                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63732.981651                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63732.981651                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              999845                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72830                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.728477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2006065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2006065                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       750308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           750308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       750308                       # number of overall hits
system.cpu.dcache.overall_hits::total          750308                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51440                       # number of overall misses
system.cpu.dcache.overall_misses::total         51440                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3372566000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3372566000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3372566000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3372566000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       801748                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       801748                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       801748                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       801748                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65563.102644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65563.102644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65563.102644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65563.102644                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19354                       # number of writebacks
system.cpu.dcache.writebacks::total             19354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18216                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2182215500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2182215500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2182215500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2182215500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233647000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233647000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041439                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041439                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65681.901637                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65681.901637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65681.901637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65681.901637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120374.549201                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120374.549201                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       450310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          450310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1520875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1520875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       471855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       471855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70590.624275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70590.624275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1258014000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1258014000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233647000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233647000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70686.857336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70686.857336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203702.702703                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203702.702703                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1851691000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1851691000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       329893                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329893                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61939.822713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61939.822713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    924201500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    924201500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59908.050820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59908.050820                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8539                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42712500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42712500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062884                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062884                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74541.884817                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74541.884817                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          573                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          573                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062884                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062884                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73541.884817                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73541.884817                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8797                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8797                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8797                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8797                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10535892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              833780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.953001                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          856                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1673099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1673099                       # Number of data accesses

---------- End Simulation Statistics   ----------
