// Seed: 1615771314
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output logic id_10,
    output id_11,
    input logic id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15,
    output id_16
);
  assign id_1 = id_5;
  type_32(
      1'b0, id_2 - id_10
  );
  logic id_17;
  logic id_18;
  type_35(
      1'b0, id_17
  );
  integer id_19 = id_9;
  logic   id_20;
endmodule
