# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../verilog_mul_88/verilog_mul_88.srcs/sources_1/new/adder.v" \
"../../../../multiplier.srcs/sources_1/new/concat_partial_product.v" \
"../../../../multiplier.srcs/sim_1/new/concat_partial_product_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
