

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_23_2'
================================================================
* Date:           Fri Sep 13 07:20:35 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_17_9_s_fu_120  |exp_17_9_s  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2  |        9|        9|         8|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     69|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   3|    462|    437|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    198|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    660|    615|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+----------------+---------+----+-----+-----+-----+
    |        Instance       |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+----------------+---------+----+-----+-----+-----+
    |grp_exp_17_9_s_fu_120  |exp_17_9_s      |        0|   3|  462|  424|    0|
    |mux_3_2_16_1_1_U68     |mux_3_2_16_1_1  |        0|   0|    0|   13|    0|
    +-----------------------+----------------+---------+----+-----+-----+-----+
    |Total                  |                |        0|   3|  462|  437|    0|
    +-----------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_154_p2           |         +|   0|  0|  10|           2|           1|
    |sum_fu_190_p2                |         +|   0|  0|  23|          16|          16|
    |grp_exp_17_9_s_fu_120_x_val  |         -|   0|  0|  24|          17|          17|
    |icmp_ln23_fu_148_p2          |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  69|          38|          38|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_3_fu_72                |   9|          2|    2|          4|
    |sum_1_fu_68              |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |conv_i_i13_i_i9_cast_reg_234        |  17|   0|   17|          0|
    |grp_exp_17_9_s_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |i_3_fu_72                           |   2|   0|    2|          0|
    |i_reg_239                           |   2|   0|    2|          0|
    |icmp_ln23_reg_245                   |   1|   0|    1|          0|
    |sum_1_fu_68                         |  16|   0|   16|          0|
    |trunc_ln_reg_249                    |  16|   0|   16|          0|
    |i_reg_239                           |  64|  32|    2|          0|
    |icmp_ln23_reg_245                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 198|  64|   73|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|layer2_output_0_01_reload  |   in|   16|     ap_none|                layer2_output_0_01_reload|        scalar|
|layer2_output_1_02_reload  |   in|   16|     ap_none|                layer2_output_1_02_reload|        scalar|
|layer2_output_2_03_reload  |   in|   16|     ap_none|                layer2_output_2_03_reload|        scalar|
|conv_i_i13_i_i9            |   in|   16|     ap_none|                          conv_i_i13_i_i9|        scalar|
|output_r_address0          |  out|    2|   ap_memory|                                 output_r|         array|
|output_r_ce0               |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_we0               |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_d0                |  out|   16|   ap_memory|                                 output_r|         array|
|sum_1_out                  |  out|   16|      ap_vld|                                sum_1_out|       pointer|
|sum_1_out_ap_vld           |  out|    1|      ap_vld|                                sum_1_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 11 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 12 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i9"   --->   Operation 13 'read' 'conv_i_i13_i_i9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_2_03_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_03_reload"   --->   Operation 14 'read' 'layer2_output_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_1_02_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_02_reload"   --->   Operation 15 'read' 'layer2_output_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_0_01_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_0_01_reload"   --->   Operation 16 'read' 'layer2_output_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i9_cast = sext i16 %conv_i_i13_i_i9_read"   --->   Operation 17 'sext' 'conv_i_i13_i_i9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_1, i32 0, i32 0, void @empty_7, i32 1, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i_3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i2 %i_3" [nn.cpp:23->nn.cpp:62]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%icmp_ln23 = icmp_eq  i2 %i, i2 3" [nn.cpp:23->nn.cpp:62]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%add_ln23 = add i2 %i, i2 1" [nn.cpp:23->nn.cpp:62]   --->   Operation 26 'add' 'add_ln23' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body8.i.split, void %for.body24.i.preheader.exitStub" [nn.cpp:23->nn.cpp:62]   --->   Operation 27 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln23 = store i2 %add_ln23, i2 %i_3" [nn.cpp:23->nn.cpp:62]   --->   Operation 28 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 29 [1/1] (1.64ns)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %layer2_output_0_01_reload_read, i16 %layer2_output_1_02_reload_read, i16 %layer2_output_2_03_reload_read, i2 %i" [nn.cpp:24->nn.cpp:62]   --->   Operation 29 'mux' 'tmp_9' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %tmp_9" [nn.cpp:24->nn.cpp:62]   --->   Operation 30 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln24, i17 %conv_i_i13_i_i9_cast" [nn.cpp:24->nn.cpp:62]   --->   Operation 31 'sub' 'x' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [6/6] (3.10ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 32 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 33 [5/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 33 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 34 [4/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 34 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 35 [3/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 35 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 36 [2/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 36 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 37 [1/6] (6.45ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 37 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i16 %sum_1"   --->   Operation 47 'load' 'sum_1_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_1_out, i16 %sum_1_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.75>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%sum_1_load = load i16 %sum_1" [nn.cpp:25->nn.cpp:62]   --->   Operation 38 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln24_1_cast = zext i2 %i" [nn.cpp:23->nn.cpp:62]   --->   Operation 39 'zext' 'trunc_ln24_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:17->nn.cpp:62]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:23->nn.cpp:62]   --->   Operation 41 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %trunc_ln24_1_cast" [nn.cpp:24->nn.cpp:62]   --->   Operation 42 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (2.15ns)   --->   "%store_ln24 = store i16 %trunc_ln, i2 %output_r_addr" [nn.cpp:24->nn.cpp:62]   --->   Operation 43 'store' 'store_ln24' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_8 : Operation 44 [1/1] (2.14ns)   --->   "%sum = add i16 %trunc_ln, i16 %sum_1_load" [nn.cpp:25->nn.cpp:62]   --->   Operation 44 'add' 'sum' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln23 = store i16 %sum, i16 %sum_1" [nn.cpp:23->nn.cpp:62]   --->   Operation 45 'store' 'store_ln23' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body8.i" [nn.cpp:23->nn.cpp:62]   --->   Operation 46 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_03_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i13_i_i9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ sum_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_1                          (alloca           ) [ 011111111]
i_3                            (alloca           ) [ 010000000]
conv_i_i13_i_i9_read           (read             ) [ 000000000]
layer2_output_2_03_reload_read (read             ) [ 011000000]
layer2_output_1_02_reload_read (read             ) [ 011000000]
layer2_output_0_01_reload_read (read             ) [ 011000000]
conv_i_i13_i_i9_cast           (sext             ) [ 011000000]
specmemcore_ln0                (specmemcore      ) [ 000000000]
specinterface_ln0              (specinterface    ) [ 000000000]
store_ln0                      (store            ) [ 000000000]
store_ln0                      (store            ) [ 000000000]
br_ln0                         (br               ) [ 000000000]
i                              (load             ) [ 011111111]
specpipeline_ln0               (specpipeline     ) [ 000000000]
icmp_ln23                      (icmp             ) [ 011111110]
add_ln23                       (add              ) [ 000000000]
br_ln23                        (br               ) [ 000000000]
store_ln23                     (store            ) [ 000000000]
tmp_9                          (mux              ) [ 000000000]
sext_ln24                      (sext             ) [ 000000000]
x                              (sub              ) [ 000000000]
trunc_ln                       (call             ) [ 010000001]
sum_1_load                     (load             ) [ 000000000]
trunc_ln24_1_cast              (zext             ) [ 000000000]
speclooptripcount_ln17         (speclooptripcount) [ 000000000]
specloopname_ln23              (specloopname     ) [ 000000000]
output_r_addr                  (getelementptr    ) [ 000000000]
store_ln24                     (store            ) [ 000000000]
sum                            (add              ) [ 000000000]
store_ln23                     (store            ) [ 000000000]
br_ln23                        (br               ) [ 000000000]
sum_1_load_1                   (load             ) [ 000000000]
write_ln0                      (write            ) [ 000000000]
ret_ln0                        (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output_0_01_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_1_02_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_2_03_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_03_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_i_i13_i_i9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i13_i_i9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp<17, 9>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="sum_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv_i_i13_i_i9_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i13_i_i9_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="layer2_output_2_03_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_2_03_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="layer2_output_1_02_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layer2_output_0_01_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="output_r_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln24_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_exp_17_9_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="17" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="0" index="3" bw="25" slack="0"/>
<pin id="125" dir="0" index="4" bw="25" slack="0"/>
<pin id="126" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="conv_i_i13_i_i9_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i_i9_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln23_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln23_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln23_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="1"/>
<pin id="168" dir="0" index="2" bw="16" slack="1"/>
<pin id="169" dir="0" index="3" bw="16" slack="1"/>
<pin id="170" dir="0" index="4" bw="2" slack="1"/>
<pin id="171" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln24_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="x_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sum_1_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="7"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln24_1_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="7"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln24_1_cast/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sum_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln23_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="7"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sum_1_load_1_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="6"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load_1/7 "/>
</bind>
</comp>

<comp id="204" class="1005" name="sum_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="layer2_output_2_03_reload_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_2_03_reload_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="layer2_output_1_02_reload_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_1_02_reload_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="layer2_output_0_01_reload_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_0_01_reload_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="conv_i_i13_i_i9_cast_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="17" slack="1"/>
<pin id="236" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i13_i_i9_cast "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="245" class="1005" name="icmp_ln23_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="249" class="1005" name="trunc_ln_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="134"><net_src comp="76" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="165" pin="5"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="177" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="194"><net_src comp="183" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="207"><net_src comp="68" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="72" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="222"><net_src comp="82" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="227"><net_src comp="88" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="232"><net_src comp="94" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="237"><net_src comp="131" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="242"><net_src comp="145" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="248"><net_src comp="148" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="120" pin="5"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="190" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: sum_1_out | {7 }
	Port: f_x_lsb_table | {}
	Port: exp_x_msb_2_m_1_table | {}
	Port: exp_x_msb_1_table | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : layer2_output_0_01_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : layer2_output_1_02_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : layer2_output_2_03_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : conv_i_i13_i_i9 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : output_r | {}
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : f_x_lsb_table | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : exp_x_msb_2_m_1_table | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_2 : exp_x_msb_1_table | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		store_ln23 : 3
	State 2
		sext_ln24 : 1
		x : 2
		trunc_ln : 3
	State 3
	State 4
	State 5
	State 6
	State 7
		write_ln0 : 1
	State 8
		output_r_addr : 1
		store_ln24 : 2
		sum : 1
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   call   |           grp_exp_17_9_s_fu_120           |    3    |   4.83  |   153   |   340   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    add   |              add_ln23_fu_154              |    0    |    0    |    0    |    10   |
|          |                 sum_fu_190                |    0    |    0    |    0    |    23   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    sub   |                  x_fu_177                 |    0    |    0    |    0    |    23   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    mux   |                tmp_9_fu_165               |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln23_fu_148             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |      conv_i_i13_i_i9_read_read_fu_76      |    0    |    0    |    0    |    0    |
|   read   | layer2_output_2_03_reload_read_read_fu_82 |    0    |    0    |    0    |    0    |
|          | layer2_output_1_02_reload_read_read_fu_88 |    0    |    0    |    0    |    0    |
|          | layer2_output_0_01_reload_read_read_fu_94 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   write  |           write_ln0_write_fu_100          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   sext   |        conv_i_i13_i_i9_cast_fu_131        |    0    |    0    |    0    |    0    |
|          |              sext_ln24_fu_173             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   zext   |          trunc_ln24_1_cast_fu_186         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    3    |   4.83  |   153   |   419   |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|     conv_i_i13_i_i9_cast_reg_234     |   17   |
|              i_3_reg_212             |    2   |
|               i_reg_239              |    2   |
|           icmp_ln23_reg_245          |    1   |
|layer2_output_0_01_reload_read_reg_229|   16   |
|layer2_output_1_02_reload_read_reg_224|   16   |
|layer2_output_2_03_reload_read_reg_219|   16   |
|             sum_1_reg_204            |   16   |
|           trunc_ln_reg_249           |   16   |
+--------------------------------------+--------+
|                 Total                |   102  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    4   |   153  |   419  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   102  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   255  |   419  |
+-----------+--------+--------+--------+--------+
