# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Exp3.gen/sources_1/bd/Exp3/ipshared/fd86/src/Exp3_fa2.v" \
"../../../../Exp3.gen/sources_1/bd/Exp3/ip/Exp3_Exp3_fa2_0_0/sim/Exp3_Exp3_fa2_0_0.v" \
"../../../../Exp3.gen/sources_1/bd/Exp3/ip/Exp3_Exp3_fa2_0_1/sim/Exp3_Exp3_fa2_0_1.v" \
"../../../../Exp3.gen/sources_1/bd/Exp3/sim/Exp3.v" \
"../../../../Exp3.gen/sources_1/bd/Exp3/hdl/Exp3_wrapper.v" \
"../../../../Exp3.srcs/sim_1/new/Exp3_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
