// Seed: 1512523578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_0 #(
    parameter id_15 = 32'd92,
    parameter id_6  = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_1,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_13,
      id_3,
      id_5
  );
  inout logic [7:0] id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire _id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_19[-1 : 1];
  logic [1 : id_6  ==  -1] id_24;
  logic [id_15 : 1] id_25;
endmodule
