

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Mon May  6 20:55:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        block_mult
* Solution:       sol_blk_mult (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3309587|  3309587|  33.096 ms|  33.096 ms|  3309588|  3309588|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MUL_ROW_MUL_COL  |  3293184|  3293184|       201|          -|          -|  16384|        no|
        | + RESULT          |       24|       24|         6|          -|          -|      4|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 24 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 23 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 17 
23 --> 12 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/mmult.cpp:50]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%result_buf = alloca i32 1" [src/mmult.cpp:32]   --->   Operation 30 'alloca' 'result_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/mmult.cpp:49]   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten134 = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%C_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_offset"   --->   Operation 33 'read' 'C_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%B_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B_offset"   --->   Operation 34 'read' 'B_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%A_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_offset"   --->   Operation 35 'read' 'A_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%result_buf_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'result_buf_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Abuf = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 37 'alloca' 'Abuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Abuf_1 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 38 'alloca' 'Abuf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Abuf_2 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 39 'alloca' 'Abuf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Abuf_3 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 40 'alloca' 'Abuf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Abuf_4 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 41 'alloca' 'Abuf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Abuf_5 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 42 'alloca' 'Abuf_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Abuf_6 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 43 'alloca' 'Abuf_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Abuf_7 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 44 'alloca' 'Abuf_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Abuf_8 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 45 'alloca' 'Abuf_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Abuf_9 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 46 'alloca' 'Abuf_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Abuf_10 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 47 'alloca' 'Abuf_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Abuf_11 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 48 'alloca' 'Abuf_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Abuf_12 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 49 'alloca' 'Abuf_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Abuf_13 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 50 'alloca' 'Abuf_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Abuf_14 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 51 'alloca' 'Abuf_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Abuf_15 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 52 'alloca' 'Abuf_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Abuf_16 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 53 'alloca' 'Abuf_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Abuf_17 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 54 'alloca' 'Abuf_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Abuf_18 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 55 'alloca' 'Abuf_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Abuf_19 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 56 'alloca' 'Abuf_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Abuf_20 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 57 'alloca' 'Abuf_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%Abuf_21 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 58 'alloca' 'Abuf_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Abuf_22 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 59 'alloca' 'Abuf_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Abuf_23 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 60 'alloca' 'Abuf_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%Abuf_24 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 61 'alloca' 'Abuf_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Abuf_25 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 62 'alloca' 'Abuf_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%Abuf_26 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 63 'alloca' 'Abuf_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%Abuf_27 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 64 'alloca' 'Abuf_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%Abuf_28 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 65 'alloca' 'Abuf_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%Abuf_29 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 66 'alloca' 'Abuf_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%Abuf_30 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 67 'alloca' 'Abuf_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%Abuf_31 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 68 'alloca' 'Abuf_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Abuf_32 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 69 'alloca' 'Abuf_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%Abuf_33 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 70 'alloca' 'Abuf_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%Abuf_34 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 71 'alloca' 'Abuf_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%Abuf_35 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 72 'alloca' 'Abuf_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%Abuf_36 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 73 'alloca' 'Abuf_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%Abuf_37 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 74 'alloca' 'Abuf_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%Abuf_38 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 75 'alloca' 'Abuf_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%Abuf_39 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 76 'alloca' 'Abuf_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%Abuf_40 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 77 'alloca' 'Abuf_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%Abuf_41 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 78 'alloca' 'Abuf_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%Abuf_42 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 79 'alloca' 'Abuf_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Abuf_43 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 80 'alloca' 'Abuf_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%Abuf_44 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 81 'alloca' 'Abuf_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%Abuf_45 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 82 'alloca' 'Abuf_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%Abuf_46 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 83 'alloca' 'Abuf_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%Abuf_47 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 84 'alloca' 'Abuf_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%Abuf_48 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 85 'alloca' 'Abuf_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%Abuf_49 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 86 'alloca' 'Abuf_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%Abuf_50 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 87 'alloca' 'Abuf_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%Abuf_51 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 88 'alloca' 'Abuf_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%Abuf_52 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 89 'alloca' 'Abuf_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%Abuf_53 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 90 'alloca' 'Abuf_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%Abuf_54 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 91 'alloca' 'Abuf_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%Abuf_55 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 92 'alloca' 'Abuf_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%Abuf_56 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 93 'alloca' 'Abuf_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%Abuf_57 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 94 'alloca' 'Abuf_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%Abuf_58 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 95 'alloca' 'Abuf_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%Abuf_59 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 96 'alloca' 'Abuf_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%Abuf_60 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 97 'alloca' 'Abuf_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%Abuf_61 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 98 'alloca' 'Abuf_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%Abuf_62 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 99 'alloca' 'Abuf_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Abuf_63 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 100 'alloca' 'Abuf_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%Bbuf = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 101 'alloca' 'Bbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%Bbuf_1 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 102 'alloca' 'Bbuf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%Bbuf_2 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 103 'alloca' 'Bbuf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%Bbuf_3 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 104 'alloca' 'Bbuf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%Bbuf_4 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 105 'alloca' 'Bbuf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%Bbuf_5 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 106 'alloca' 'Bbuf_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%Bbuf_6 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 107 'alloca' 'Bbuf_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%Bbuf_7 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 108 'alloca' 'Bbuf_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%Bbuf_8 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 109 'alloca' 'Bbuf_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%Bbuf_9 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 110 'alloca' 'Bbuf_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%Bbuf_10 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 111 'alloca' 'Bbuf_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%Bbuf_11 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 112 'alloca' 'Bbuf_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%Bbuf_12 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 113 'alloca' 'Bbuf_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%Bbuf_13 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 114 'alloca' 'Bbuf_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%Bbuf_14 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 115 'alloca' 'Bbuf_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%Bbuf_15 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 116 'alloca' 'Bbuf_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%Bbuf_16 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 117 'alloca' 'Bbuf_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%Bbuf_17 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 118 'alloca' 'Bbuf_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%Bbuf_18 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 119 'alloca' 'Bbuf_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%Bbuf_19 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 120 'alloca' 'Bbuf_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%Bbuf_20 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 121 'alloca' 'Bbuf_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%Bbuf_21 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 122 'alloca' 'Bbuf_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%Bbuf_22 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 123 'alloca' 'Bbuf_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%Bbuf_23 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 124 'alloca' 'Bbuf_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%Bbuf_24 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 125 'alloca' 'Bbuf_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%Bbuf_25 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 126 'alloca' 'Bbuf_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%Bbuf_26 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 127 'alloca' 'Bbuf_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%Bbuf_27 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 128 'alloca' 'Bbuf_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%Bbuf_28 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 129 'alloca' 'Bbuf_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%Bbuf_29 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 130 'alloca' 'Bbuf_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%Bbuf_30 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 131 'alloca' 'Bbuf_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%Bbuf_31 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 132 'alloca' 'Bbuf_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%Bbuf_32 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 133 'alloca' 'Bbuf_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%Bbuf_33 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 134 'alloca' 'Bbuf_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%Bbuf_34 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 135 'alloca' 'Bbuf_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%Bbuf_35 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 136 'alloca' 'Bbuf_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%Bbuf_36 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 137 'alloca' 'Bbuf_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%Bbuf_37 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 138 'alloca' 'Bbuf_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%Bbuf_38 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 139 'alloca' 'Bbuf_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%Bbuf_39 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 140 'alloca' 'Bbuf_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%Bbuf_40 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 141 'alloca' 'Bbuf_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%Bbuf_41 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 142 'alloca' 'Bbuf_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%Bbuf_42 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 143 'alloca' 'Bbuf_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%Bbuf_43 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 144 'alloca' 'Bbuf_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%Bbuf_44 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 145 'alloca' 'Bbuf_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%Bbuf_45 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 146 'alloca' 'Bbuf_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%Bbuf_46 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 147 'alloca' 'Bbuf_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%Bbuf_47 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 148 'alloca' 'Bbuf_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%Bbuf_48 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 149 'alloca' 'Bbuf_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%Bbuf_49 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 150 'alloca' 'Bbuf_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%Bbuf_50 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 151 'alloca' 'Bbuf_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%Bbuf_51 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 152 'alloca' 'Bbuf_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%Bbuf_52 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 153 'alloca' 'Bbuf_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%Bbuf_53 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 154 'alloca' 'Bbuf_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%Bbuf_54 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 155 'alloca' 'Bbuf_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%Bbuf_55 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 156 'alloca' 'Bbuf_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%Bbuf_56 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 157 'alloca' 'Bbuf_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%Bbuf_57 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 158 'alloca' 'Bbuf_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%Bbuf_58 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 159 'alloca' 'Bbuf_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%Bbuf_59 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 160 'alloca' 'Bbuf_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%Bbuf_60 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 161 'alloca' 'Bbuf_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%Bbuf_61 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 162 'alloca' 'Bbuf_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%Bbuf_62 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 163 'alloca' 'Bbuf_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%Bbuf_63 = alloca i64 1" [src/mmult.cpp:32]   --->   Operation 164 'alloca' 'Bbuf_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_offset_read, i32 2, i32 63" [src/mmult.cpp:41]   --->   Operation 165 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %B_offset_read, i32 2, i32 63" [src/mmult.cpp:41]   --->   Operation 166 'partselect' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_offset_read, i32 2, i32 63" [src/mmult.cpp:49]   --->   Operation 167 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i62 %trunc_ln" [src/mmult.cpp:49]   --->   Operation 168 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln49" [src/mmult.cpp:49]   --->   Operation 169 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten134"   --->   Operation 170 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 0, i8 %i" [src/mmult.cpp:49]   --->   Operation 171 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln50 = store i8 0, i8 %j" [src/mmult.cpp:50]   --->   Operation 172 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln41_1" [src/mmult.cpp:41]   --->   Operation 173 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln41" [src/mmult.cpp:41]   --->   Operation 174 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i62 %trunc_ln41_2" [src/mmult.cpp:41]   --->   Operation 176 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 %sext_ln41_1" [src/mmult.cpp:41]   --->   Operation 177 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [8/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 178 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 179 [1/1] (7.30ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i32 16384" [src/mmult.cpp:49]   --->   Operation 179 'writereq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 180 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 181 [7/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 181 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 182 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 183 [6/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 183 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 184 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 185 [5/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 185 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 186 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 187 [4/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 187 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 188 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 189 [3/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 189 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 190 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 191 [2/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 191 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 192 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 192 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 193 [1/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_addr, i32 16384" [src/mmult.cpp:41]   --->   Operation 193 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln41 = call void @mmult_Pipeline_MEM_LOOP_R_MEM_LOOP_C, i32 %B, i32 %A, i62 %trunc_ln41_2, i62 %trunc_ln41_1, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Bbuf_8, i32 %Bbuf_9, i32 %Bbuf_10, i32 %Bbuf_11, i32 %Bbuf_12, i32 %Bbuf_13, i32 %Bbuf_14, i32 %Bbuf_15, i32 %Bbuf_16, i32 %Bbuf_17, i32 %Bbuf_18, i32 %Bbuf_19, i32 %Bbuf_20, i32 %Bbuf_21, i32 %Bbuf_22, i32 %Bbuf_23, i32 %Bbuf_24, i32 %Bbuf_25, i32 %Bbuf_26, i32 %Bbuf_27, i32 %Bbuf_28, i32 %Bbuf_29, i32 %Bbuf_30, i32 %Bbuf_31, i32 %Bbuf_32, i32 %Bbuf_33, i32 %Bbuf_34, i32 %Bbuf_35, i32 %Bbuf_36, i32 %Bbuf_37, i32 %Bbuf_38, i32 %Bbuf_39, i32 %Bbuf_40, i32 %Bbuf_41, i32 %Bbuf_42, i32 %Bbuf_43, i32 %Bbuf_44, i32 %Bbuf_45, i32 %Bbuf_46, i32 %Bbuf_47, i32 %Bbuf_48, i32 %Bbuf_49, i32 %Bbuf_50, i32 %Bbuf_51, i32 %Bbuf_52, i32 %Bbuf_53, i32 %Bbuf_54, i32 %Bbuf_55, i32 %Bbuf_56, i32 %Bbuf_57, i32 %Bbuf_58, i32 %Bbuf_59, i32 %Bbuf_60, i32 %Bbuf_61, i32 %Bbuf_62, i32 %Bbuf_63, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i32 %Abuf_8, i32 %Abuf_9, i32 %Abuf_10, i32 %Abuf_11, i32 %Abuf_12, i32 %Abuf_13, i32 %Abuf_14, i32 %Abuf_15, i32 %Abuf_16, i32 %Abuf_17, i32 %Abuf_18, i32 %Abuf_19, i32 %Abuf_20, i32 %Abuf_21, i32 %Abuf_22, i32 %Abuf_23, i32 %Abuf_24, i32 %Abuf_25, i32 %Abuf_26, i32 %Abuf_27, i32 %Abuf_28, i32 %Abuf_29, i32 %Abuf_30, i32 %Abuf_31, i32 %Abuf_32, i32 %Abuf_33, i32 %Abuf_34, i32 %Abuf_35, i32 %Abuf_36, i32 %Abuf_37, i32 %Abuf_38, i32 %Abuf_39, i32 %Abuf_40, i32 %Abuf_41, i32 %Abuf_42, i32 %Abuf_43, i32 %Abuf_44, i32 %Abuf_45, i32 %Abuf_46, i32 %Abuf_47, i32 %Abuf_48, i32 %Abuf_49, i32 %Abuf_50, i32 %Abuf_51, i32 %Abuf_52, i32 %Abuf_53, i32 %Abuf_54, i32 %Abuf_55, i32 %Abuf_56, i32 %Abuf_57, i32 %Abuf_58, i32 %Abuf_59, i32 %Abuf_60, i32 %Abuf_61, i32 %Abuf_62, i32 %Abuf_63" [src/mmult.cpp:41]   --->   Operation 194 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [src/mmult.cpp:15]   --->   Operation 195 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln41 = call void @mmult_Pipeline_MEM_LOOP_R_MEM_LOOP_C, i32 %B, i32 %A, i62 %trunc_ln41_2, i62 %trunc_ln41_1, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Bbuf_8, i32 %Bbuf_9, i32 %Bbuf_10, i32 %Bbuf_11, i32 %Bbuf_12, i32 %Bbuf_13, i32 %Bbuf_14, i32 %Bbuf_15, i32 %Bbuf_16, i32 %Bbuf_17, i32 %Bbuf_18, i32 %Bbuf_19, i32 %Bbuf_20, i32 %Bbuf_21, i32 %Bbuf_22, i32 %Bbuf_23, i32 %Bbuf_24, i32 %Bbuf_25, i32 %Bbuf_26, i32 %Bbuf_27, i32 %Bbuf_28, i32 %Bbuf_29, i32 %Bbuf_30, i32 %Bbuf_31, i32 %Bbuf_32, i32 %Bbuf_33, i32 %Bbuf_34, i32 %Bbuf_35, i32 %Bbuf_36, i32 %Bbuf_37, i32 %Bbuf_38, i32 %Bbuf_39, i32 %Bbuf_40, i32 %Bbuf_41, i32 %Bbuf_42, i32 %Bbuf_43, i32 %Bbuf_44, i32 %Bbuf_45, i32 %Bbuf_46, i32 %Bbuf_47, i32 %Bbuf_48, i32 %Bbuf_49, i32 %Bbuf_50, i32 %Bbuf_51, i32 %Bbuf_52, i32 %Bbuf_53, i32 %Bbuf_54, i32 %Bbuf_55, i32 %Bbuf_56, i32 %Bbuf_57, i32 %Bbuf_58, i32 %Bbuf_59, i32 %Bbuf_60, i32 %Bbuf_61, i32 %Bbuf_62, i32 %Bbuf_63, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i32 %Abuf_8, i32 %Abuf_9, i32 %Abuf_10, i32 %Abuf_11, i32 %Abuf_12, i32 %Abuf_13, i32 %Abuf_14, i32 %Abuf_15, i32 %Abuf_16, i32 %Abuf_17, i32 %Abuf_18, i32 %Abuf_19, i32 %Abuf_20, i32 %Abuf_21, i32 %Abuf_22, i32 %Abuf_23, i32 %Abuf_24, i32 %Abuf_25, i32 %Abuf_26, i32 %Abuf_27, i32 %Abuf_28, i32 %Abuf_29, i32 %Abuf_30, i32 %Abuf_31, i32 %Abuf_32, i32 %Abuf_33, i32 %Abuf_34, i32 %Abuf_35, i32 %Abuf_36, i32 %Abuf_37, i32 %Abuf_38, i32 %Abuf_39, i32 %Abuf_40, i32 %Abuf_41, i32 %Abuf_42, i32 %Abuf_43, i32 %Abuf_44, i32 %Abuf_45, i32 %Abuf_46, i32 %Abuf_47, i32 %Abuf_48, i32 %Abuf_49, i32 %Abuf_50, i32 %Abuf_51, i32 %Abuf_52, i32 %Abuf_53, i32 %Abuf_54, i32 %Abuf_55, i32 %Abuf_56, i32 %Abuf_57, i32 %Abuf_58, i32 %Abuf_59, i32 %Abuf_60, i32 %Abuf_61, i32 %Abuf_62, i32 %Abuf_63" [src/mmult.cpp:41]   --->   Operation 209 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln49 = br void %BREAK" [src/mmult.cpp:49]   --->   Operation 210 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.94>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten134_load = load i15 %indvar_flatten134" [src/mmult.cpp:49]   --->   Operation 211 'load' 'indvar_flatten134_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (1.94ns)   --->   "%icmp_ln49 = icmp_eq  i15 %indvar_flatten134_load, i15 16384" [src/mmult.cpp:49]   --->   Operation 212 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (1.94ns)   --->   "%add_ln49_1 = add i15 %indvar_flatten134_load, i15 1" [src/mmult.cpp:49]   --->   Operation 213 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc80, void %for.end82" [src/mmult.cpp:49]   --->   Operation 214 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/mmult.cpp:50]   --->   Operation 215 'load' 'j_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (1.91ns)   --->   "%icmp_ln50 = icmp_eq  i8 %j_load, i8 128" [src/mmult.cpp:50]   --->   Operation 216 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.16>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [src/mmult.cpp:49]   --->   Operation 217 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (1.91ns)   --->   "%add_ln49 = add i8 %i_load, i8 1" [src/mmult.cpp:49]   --->   Operation 218 'add' 'add_ln49' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (1.24ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i8 0, i8 %j_load" [src/mmult.cpp:49]   --->   Operation 219 'select' 'select_ln49' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i8 %add_ln49" [src/mmult.cpp:49]   --->   Operation 220 'trunc' 'trunc_ln49' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i8 %i_load" [src/mmult.cpp:49]   --->   Operation 221 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.99ns)   --->   "%select_ln49_2 = select i1 %icmp_ln50, i7 %trunc_ln49, i7 %trunc_ln49_1" [src/mmult.cpp:49]   --->   Operation 222 'select' 'select_ln49_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%select_ln49_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln49_2, i1 0" [src/mmult.cpp:49]   --->   Operation 223 'bitconcatenate' 'select_ln49_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %select_ln49_1" [src/mmult.cpp:49]   --->   Operation 224 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%Abuf_addr = getelementptr i32 %Abuf, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 225 'getelementptr' 'Abuf_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [2/2] (3.25ns)   --->   "%Abuf_load = load i8 %Abuf_addr" [src/mmult.cpp:49]   --->   Operation 226 'load' 'Abuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%Abuf_1_addr = getelementptr i32 %Abuf_1, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 227 'getelementptr' 'Abuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [2/2] (3.25ns)   --->   "%Abuf_1_load = load i8 %Abuf_1_addr" [src/mmult.cpp:49]   --->   Operation 228 'load' 'Abuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%Abuf_2_addr = getelementptr i32 %Abuf_2, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 229 'getelementptr' 'Abuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [2/2] (3.25ns)   --->   "%Abuf_2_load = load i8 %Abuf_2_addr" [src/mmult.cpp:49]   --->   Operation 230 'load' 'Abuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%Abuf_3_addr = getelementptr i32 %Abuf_3, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 231 'getelementptr' 'Abuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [2/2] (3.25ns)   --->   "%Abuf_3_load = load i8 %Abuf_3_addr" [src/mmult.cpp:49]   --->   Operation 232 'load' 'Abuf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%Abuf_4_addr = getelementptr i32 %Abuf_4, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 233 'getelementptr' 'Abuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [2/2] (3.25ns)   --->   "%Abuf_4_load = load i8 %Abuf_4_addr" [src/mmult.cpp:49]   --->   Operation 234 'load' 'Abuf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%Abuf_5_addr = getelementptr i32 %Abuf_5, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 235 'getelementptr' 'Abuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [2/2] (3.25ns)   --->   "%Abuf_5_load = load i8 %Abuf_5_addr" [src/mmult.cpp:49]   --->   Operation 236 'load' 'Abuf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%Abuf_6_addr = getelementptr i32 %Abuf_6, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 237 'getelementptr' 'Abuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [2/2] (3.25ns)   --->   "%Abuf_6_load = load i8 %Abuf_6_addr" [src/mmult.cpp:49]   --->   Operation 238 'load' 'Abuf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%Abuf_7_addr = getelementptr i32 %Abuf_7, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 239 'getelementptr' 'Abuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [2/2] (3.25ns)   --->   "%Abuf_7_load = load i8 %Abuf_7_addr" [src/mmult.cpp:49]   --->   Operation 240 'load' 'Abuf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%Abuf_8_addr = getelementptr i32 %Abuf_8, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 241 'getelementptr' 'Abuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [2/2] (3.25ns)   --->   "%Abuf_8_load = load i8 %Abuf_8_addr" [src/mmult.cpp:49]   --->   Operation 242 'load' 'Abuf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%Abuf_9_addr = getelementptr i32 %Abuf_9, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 243 'getelementptr' 'Abuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [2/2] (3.25ns)   --->   "%Abuf_9_load = load i8 %Abuf_9_addr" [src/mmult.cpp:49]   --->   Operation 244 'load' 'Abuf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%Abuf_10_addr = getelementptr i32 %Abuf_10, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 245 'getelementptr' 'Abuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [2/2] (3.25ns)   --->   "%Abuf_10_load = load i8 %Abuf_10_addr" [src/mmult.cpp:49]   --->   Operation 246 'load' 'Abuf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%Abuf_11_addr = getelementptr i32 %Abuf_11, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 247 'getelementptr' 'Abuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [2/2] (3.25ns)   --->   "%Abuf_11_load = load i8 %Abuf_11_addr" [src/mmult.cpp:49]   --->   Operation 248 'load' 'Abuf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%Abuf_12_addr = getelementptr i32 %Abuf_12, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 249 'getelementptr' 'Abuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [2/2] (3.25ns)   --->   "%Abuf_12_load = load i8 %Abuf_12_addr" [src/mmult.cpp:49]   --->   Operation 250 'load' 'Abuf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%Abuf_13_addr = getelementptr i32 %Abuf_13, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 251 'getelementptr' 'Abuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [2/2] (3.25ns)   --->   "%Abuf_13_load = load i8 %Abuf_13_addr" [src/mmult.cpp:49]   --->   Operation 252 'load' 'Abuf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%Abuf_14_addr = getelementptr i32 %Abuf_14, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 253 'getelementptr' 'Abuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [2/2] (3.25ns)   --->   "%Abuf_14_load = load i8 %Abuf_14_addr" [src/mmult.cpp:49]   --->   Operation 254 'load' 'Abuf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%Abuf_15_addr = getelementptr i32 %Abuf_15, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 255 'getelementptr' 'Abuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [2/2] (3.25ns)   --->   "%Abuf_15_load = load i8 %Abuf_15_addr" [src/mmult.cpp:49]   --->   Operation 256 'load' 'Abuf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%Abuf_16_addr = getelementptr i32 %Abuf_16, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 257 'getelementptr' 'Abuf_16_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [2/2] (3.25ns)   --->   "%Abuf_16_load = load i8 %Abuf_16_addr" [src/mmult.cpp:49]   --->   Operation 258 'load' 'Abuf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%Abuf_17_addr = getelementptr i32 %Abuf_17, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 259 'getelementptr' 'Abuf_17_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [2/2] (3.25ns)   --->   "%Abuf_17_load = load i8 %Abuf_17_addr" [src/mmult.cpp:49]   --->   Operation 260 'load' 'Abuf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%Abuf_18_addr = getelementptr i32 %Abuf_18, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 261 'getelementptr' 'Abuf_18_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [2/2] (3.25ns)   --->   "%Abuf_18_load = load i8 %Abuf_18_addr" [src/mmult.cpp:49]   --->   Operation 262 'load' 'Abuf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%Abuf_19_addr = getelementptr i32 %Abuf_19, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 263 'getelementptr' 'Abuf_19_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [2/2] (3.25ns)   --->   "%Abuf_19_load = load i8 %Abuf_19_addr" [src/mmult.cpp:49]   --->   Operation 264 'load' 'Abuf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%Abuf_20_addr = getelementptr i32 %Abuf_20, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 265 'getelementptr' 'Abuf_20_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [2/2] (3.25ns)   --->   "%Abuf_20_load = load i8 %Abuf_20_addr" [src/mmult.cpp:49]   --->   Operation 266 'load' 'Abuf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%Abuf_21_addr = getelementptr i32 %Abuf_21, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 267 'getelementptr' 'Abuf_21_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 268 [2/2] (3.25ns)   --->   "%Abuf_21_load = load i8 %Abuf_21_addr" [src/mmult.cpp:49]   --->   Operation 268 'load' 'Abuf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%Abuf_22_addr = getelementptr i32 %Abuf_22, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 269 'getelementptr' 'Abuf_22_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [2/2] (3.25ns)   --->   "%Abuf_22_load = load i8 %Abuf_22_addr" [src/mmult.cpp:49]   --->   Operation 270 'load' 'Abuf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%Abuf_23_addr = getelementptr i32 %Abuf_23, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 271 'getelementptr' 'Abuf_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 272 [2/2] (3.25ns)   --->   "%Abuf_23_load = load i8 %Abuf_23_addr" [src/mmult.cpp:49]   --->   Operation 272 'load' 'Abuf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%Abuf_24_addr = getelementptr i32 %Abuf_24, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 273 'getelementptr' 'Abuf_24_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 274 [2/2] (3.25ns)   --->   "%Abuf_24_load = load i8 %Abuf_24_addr" [src/mmult.cpp:49]   --->   Operation 274 'load' 'Abuf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%Abuf_25_addr = getelementptr i32 %Abuf_25, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 275 'getelementptr' 'Abuf_25_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [2/2] (3.25ns)   --->   "%Abuf_25_load = load i8 %Abuf_25_addr" [src/mmult.cpp:49]   --->   Operation 276 'load' 'Abuf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%Abuf_26_addr = getelementptr i32 %Abuf_26, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 277 'getelementptr' 'Abuf_26_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [2/2] (3.25ns)   --->   "%Abuf_26_load = load i8 %Abuf_26_addr" [src/mmult.cpp:49]   --->   Operation 278 'load' 'Abuf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%Abuf_27_addr = getelementptr i32 %Abuf_27, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 279 'getelementptr' 'Abuf_27_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [2/2] (3.25ns)   --->   "%Abuf_27_load = load i8 %Abuf_27_addr" [src/mmult.cpp:49]   --->   Operation 280 'load' 'Abuf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%Abuf_28_addr = getelementptr i32 %Abuf_28, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 281 'getelementptr' 'Abuf_28_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [2/2] (3.25ns)   --->   "%Abuf_28_load = load i8 %Abuf_28_addr" [src/mmult.cpp:49]   --->   Operation 282 'load' 'Abuf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%Abuf_29_addr = getelementptr i32 %Abuf_29, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 283 'getelementptr' 'Abuf_29_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [2/2] (3.25ns)   --->   "%Abuf_29_load = load i8 %Abuf_29_addr" [src/mmult.cpp:49]   --->   Operation 284 'load' 'Abuf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%Abuf_30_addr = getelementptr i32 %Abuf_30, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 285 'getelementptr' 'Abuf_30_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [2/2] (3.25ns)   --->   "%Abuf_30_load = load i8 %Abuf_30_addr" [src/mmult.cpp:49]   --->   Operation 286 'load' 'Abuf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%Abuf_31_addr = getelementptr i32 %Abuf_31, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 287 'getelementptr' 'Abuf_31_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 288 [2/2] (3.25ns)   --->   "%Abuf_31_load = load i8 %Abuf_31_addr" [src/mmult.cpp:49]   --->   Operation 288 'load' 'Abuf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%Abuf_32_addr = getelementptr i32 %Abuf_32, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 289 'getelementptr' 'Abuf_32_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 290 [2/2] (3.25ns)   --->   "%Abuf_32_load = load i8 %Abuf_32_addr" [src/mmult.cpp:49]   --->   Operation 290 'load' 'Abuf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%Abuf_33_addr = getelementptr i32 %Abuf_33, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 291 'getelementptr' 'Abuf_33_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [2/2] (3.25ns)   --->   "%Abuf_33_load = load i8 %Abuf_33_addr" [src/mmult.cpp:49]   --->   Operation 292 'load' 'Abuf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%Abuf_34_addr = getelementptr i32 %Abuf_34, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 293 'getelementptr' 'Abuf_34_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [2/2] (3.25ns)   --->   "%Abuf_34_load = load i8 %Abuf_34_addr" [src/mmult.cpp:49]   --->   Operation 294 'load' 'Abuf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%Abuf_35_addr = getelementptr i32 %Abuf_35, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 295 'getelementptr' 'Abuf_35_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [2/2] (3.25ns)   --->   "%Abuf_35_load = load i8 %Abuf_35_addr" [src/mmult.cpp:49]   --->   Operation 296 'load' 'Abuf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%Abuf_36_addr = getelementptr i32 %Abuf_36, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 297 'getelementptr' 'Abuf_36_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [2/2] (3.25ns)   --->   "%Abuf_36_load = load i8 %Abuf_36_addr" [src/mmult.cpp:49]   --->   Operation 298 'load' 'Abuf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%Abuf_37_addr = getelementptr i32 %Abuf_37, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 299 'getelementptr' 'Abuf_37_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [2/2] (3.25ns)   --->   "%Abuf_37_load = load i8 %Abuf_37_addr" [src/mmult.cpp:49]   --->   Operation 300 'load' 'Abuf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%Abuf_38_addr = getelementptr i32 %Abuf_38, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 301 'getelementptr' 'Abuf_38_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [2/2] (3.25ns)   --->   "%Abuf_38_load = load i8 %Abuf_38_addr" [src/mmult.cpp:49]   --->   Operation 302 'load' 'Abuf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%Abuf_39_addr = getelementptr i32 %Abuf_39, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 303 'getelementptr' 'Abuf_39_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 304 [2/2] (3.25ns)   --->   "%Abuf_39_load = load i8 %Abuf_39_addr" [src/mmult.cpp:49]   --->   Operation 304 'load' 'Abuf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%Abuf_40_addr = getelementptr i32 %Abuf_40, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 305 'getelementptr' 'Abuf_40_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [2/2] (3.25ns)   --->   "%Abuf_40_load = load i8 %Abuf_40_addr" [src/mmult.cpp:49]   --->   Operation 306 'load' 'Abuf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%Abuf_41_addr = getelementptr i32 %Abuf_41, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 307 'getelementptr' 'Abuf_41_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [2/2] (3.25ns)   --->   "%Abuf_41_load = load i8 %Abuf_41_addr" [src/mmult.cpp:49]   --->   Operation 308 'load' 'Abuf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%Abuf_42_addr = getelementptr i32 %Abuf_42, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 309 'getelementptr' 'Abuf_42_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [2/2] (3.25ns)   --->   "%Abuf_42_load = load i8 %Abuf_42_addr" [src/mmult.cpp:49]   --->   Operation 310 'load' 'Abuf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%Abuf_43_addr = getelementptr i32 %Abuf_43, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 311 'getelementptr' 'Abuf_43_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [2/2] (3.25ns)   --->   "%Abuf_43_load = load i8 %Abuf_43_addr" [src/mmult.cpp:49]   --->   Operation 312 'load' 'Abuf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%Abuf_44_addr = getelementptr i32 %Abuf_44, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 313 'getelementptr' 'Abuf_44_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [2/2] (3.25ns)   --->   "%Abuf_44_load = load i8 %Abuf_44_addr" [src/mmult.cpp:49]   --->   Operation 314 'load' 'Abuf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%Abuf_45_addr = getelementptr i32 %Abuf_45, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 315 'getelementptr' 'Abuf_45_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [2/2] (3.25ns)   --->   "%Abuf_45_load = load i8 %Abuf_45_addr" [src/mmult.cpp:49]   --->   Operation 316 'load' 'Abuf_45_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%Abuf_46_addr = getelementptr i32 %Abuf_46, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 317 'getelementptr' 'Abuf_46_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [2/2] (3.25ns)   --->   "%Abuf_46_load = load i8 %Abuf_46_addr" [src/mmult.cpp:49]   --->   Operation 318 'load' 'Abuf_46_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%Abuf_47_addr = getelementptr i32 %Abuf_47, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 319 'getelementptr' 'Abuf_47_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [2/2] (3.25ns)   --->   "%Abuf_47_load = load i8 %Abuf_47_addr" [src/mmult.cpp:49]   --->   Operation 320 'load' 'Abuf_47_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%Abuf_48_addr = getelementptr i32 %Abuf_48, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 321 'getelementptr' 'Abuf_48_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [2/2] (3.25ns)   --->   "%Abuf_48_load = load i8 %Abuf_48_addr" [src/mmult.cpp:49]   --->   Operation 322 'load' 'Abuf_48_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln49 = or i8 %select_ln49_1, i8 1" [src/mmult.cpp:49]   --->   Operation 323 'or' 'or_ln49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%select_ln49_50_cast = zext i8 %or_ln49" [src/mmult.cpp:49]   --->   Operation 324 'zext' 'select_ln49_50_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%Abuf_addr_1 = getelementptr i32 %Abuf, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 325 'getelementptr' 'Abuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [2/2] (3.25ns)   --->   "%Abuf_load_1 = load i8 %Abuf_addr_1" [src/mmult.cpp:49]   --->   Operation 326 'load' 'Abuf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%Abuf_1_addr_1 = getelementptr i32 %Abuf_1, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 327 'getelementptr' 'Abuf_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [2/2] (3.25ns)   --->   "%Abuf_1_load_1 = load i8 %Abuf_1_addr_1" [src/mmult.cpp:49]   --->   Operation 328 'load' 'Abuf_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%Abuf_2_addr_1 = getelementptr i32 %Abuf_2, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 329 'getelementptr' 'Abuf_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [2/2] (3.25ns)   --->   "%Abuf_2_load_1 = load i8 %Abuf_2_addr_1" [src/mmult.cpp:49]   --->   Operation 330 'load' 'Abuf_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%Abuf_3_addr_1 = getelementptr i32 %Abuf_3, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 331 'getelementptr' 'Abuf_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [2/2] (3.25ns)   --->   "%Abuf_3_load_1 = load i8 %Abuf_3_addr_1" [src/mmult.cpp:49]   --->   Operation 332 'load' 'Abuf_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%Abuf_4_addr_1 = getelementptr i32 %Abuf_4, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 333 'getelementptr' 'Abuf_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [2/2] (3.25ns)   --->   "%Abuf_4_load_1 = load i8 %Abuf_4_addr_1" [src/mmult.cpp:49]   --->   Operation 334 'load' 'Abuf_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%Abuf_5_addr_1 = getelementptr i32 %Abuf_5, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 335 'getelementptr' 'Abuf_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [2/2] (3.25ns)   --->   "%Abuf_5_load_1 = load i8 %Abuf_5_addr_1" [src/mmult.cpp:49]   --->   Operation 336 'load' 'Abuf_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%Abuf_6_addr_1 = getelementptr i32 %Abuf_6, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 337 'getelementptr' 'Abuf_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [2/2] (3.25ns)   --->   "%Abuf_6_load_1 = load i8 %Abuf_6_addr_1" [src/mmult.cpp:49]   --->   Operation 338 'load' 'Abuf_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%Abuf_7_addr_1 = getelementptr i32 %Abuf_7, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 339 'getelementptr' 'Abuf_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [2/2] (3.25ns)   --->   "%Abuf_7_load_1 = load i8 %Abuf_7_addr_1" [src/mmult.cpp:49]   --->   Operation 340 'load' 'Abuf_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%Abuf_8_addr_1 = getelementptr i32 %Abuf_8, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 341 'getelementptr' 'Abuf_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [2/2] (3.25ns)   --->   "%Abuf_8_load_1 = load i8 %Abuf_8_addr_1" [src/mmult.cpp:49]   --->   Operation 342 'load' 'Abuf_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%Abuf_9_addr_1 = getelementptr i32 %Abuf_9, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 343 'getelementptr' 'Abuf_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [2/2] (3.25ns)   --->   "%Abuf_9_load_1 = load i8 %Abuf_9_addr_1" [src/mmult.cpp:49]   --->   Operation 344 'load' 'Abuf_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%Abuf_10_addr_1 = getelementptr i32 %Abuf_10, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 345 'getelementptr' 'Abuf_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [2/2] (3.25ns)   --->   "%Abuf_10_load_1 = load i8 %Abuf_10_addr_1" [src/mmult.cpp:49]   --->   Operation 346 'load' 'Abuf_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%Abuf_11_addr_1 = getelementptr i32 %Abuf_11, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 347 'getelementptr' 'Abuf_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (3.25ns)   --->   "%Abuf_11_load_1 = load i8 %Abuf_11_addr_1" [src/mmult.cpp:49]   --->   Operation 348 'load' 'Abuf_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%Abuf_12_addr_1 = getelementptr i32 %Abuf_12, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 349 'getelementptr' 'Abuf_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [2/2] (3.25ns)   --->   "%Abuf_12_load_1 = load i8 %Abuf_12_addr_1" [src/mmult.cpp:49]   --->   Operation 350 'load' 'Abuf_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%Abuf_13_addr_1 = getelementptr i32 %Abuf_13, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 351 'getelementptr' 'Abuf_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [2/2] (3.25ns)   --->   "%Abuf_13_load_1 = load i8 %Abuf_13_addr_1" [src/mmult.cpp:49]   --->   Operation 352 'load' 'Abuf_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%Abuf_14_addr_1 = getelementptr i32 %Abuf_14, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 353 'getelementptr' 'Abuf_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [2/2] (3.25ns)   --->   "%Abuf_14_load_1 = load i8 %Abuf_14_addr_1" [src/mmult.cpp:49]   --->   Operation 354 'load' 'Abuf_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%Abuf_15_addr_1 = getelementptr i32 %Abuf_15, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 355 'getelementptr' 'Abuf_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 356 [2/2] (3.25ns)   --->   "%Abuf_15_load_1 = load i8 %Abuf_15_addr_1" [src/mmult.cpp:49]   --->   Operation 356 'load' 'Abuf_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%Abuf_16_addr_1 = getelementptr i32 %Abuf_16, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 357 'getelementptr' 'Abuf_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [2/2] (3.25ns)   --->   "%Abuf_16_load_1 = load i8 %Abuf_16_addr_1" [src/mmult.cpp:49]   --->   Operation 358 'load' 'Abuf_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%Abuf_17_addr_1 = getelementptr i32 %Abuf_17, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 359 'getelementptr' 'Abuf_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 360 [2/2] (3.25ns)   --->   "%Abuf_17_load_1 = load i8 %Abuf_17_addr_1" [src/mmult.cpp:49]   --->   Operation 360 'load' 'Abuf_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%Abuf_18_addr_1 = getelementptr i32 %Abuf_18, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 361 'getelementptr' 'Abuf_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [2/2] (3.25ns)   --->   "%Abuf_18_load_1 = load i8 %Abuf_18_addr_1" [src/mmult.cpp:49]   --->   Operation 362 'load' 'Abuf_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%Abuf_19_addr_1 = getelementptr i32 %Abuf_19, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 363 'getelementptr' 'Abuf_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 364 [2/2] (3.25ns)   --->   "%Abuf_19_load_1 = load i8 %Abuf_19_addr_1" [src/mmult.cpp:49]   --->   Operation 364 'load' 'Abuf_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%Abuf_20_addr_1 = getelementptr i32 %Abuf_20, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 365 'getelementptr' 'Abuf_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [2/2] (3.25ns)   --->   "%Abuf_20_load_1 = load i8 %Abuf_20_addr_1" [src/mmult.cpp:49]   --->   Operation 366 'load' 'Abuf_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%Abuf_21_addr_1 = getelementptr i32 %Abuf_21, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 367 'getelementptr' 'Abuf_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 368 [2/2] (3.25ns)   --->   "%Abuf_21_load_1 = load i8 %Abuf_21_addr_1" [src/mmult.cpp:49]   --->   Operation 368 'load' 'Abuf_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%Abuf_22_addr_1 = getelementptr i32 %Abuf_22, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 369 'getelementptr' 'Abuf_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [2/2] (3.25ns)   --->   "%Abuf_22_load_1 = load i8 %Abuf_22_addr_1" [src/mmult.cpp:49]   --->   Operation 370 'load' 'Abuf_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%Abuf_23_addr_1 = getelementptr i32 %Abuf_23, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 371 'getelementptr' 'Abuf_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [2/2] (3.25ns)   --->   "%Abuf_23_load_1 = load i8 %Abuf_23_addr_1" [src/mmult.cpp:49]   --->   Operation 372 'load' 'Abuf_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%Abuf_24_addr_1 = getelementptr i32 %Abuf_24, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 373 'getelementptr' 'Abuf_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [2/2] (3.25ns)   --->   "%Abuf_24_load_1 = load i8 %Abuf_24_addr_1" [src/mmult.cpp:49]   --->   Operation 374 'load' 'Abuf_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%Abuf_25_addr_1 = getelementptr i32 %Abuf_25, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 375 'getelementptr' 'Abuf_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [2/2] (3.25ns)   --->   "%Abuf_25_load_1 = load i8 %Abuf_25_addr_1" [src/mmult.cpp:49]   --->   Operation 376 'load' 'Abuf_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%Abuf_26_addr_1 = getelementptr i32 %Abuf_26, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 377 'getelementptr' 'Abuf_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [2/2] (3.25ns)   --->   "%Abuf_26_load_1 = load i8 %Abuf_26_addr_1" [src/mmult.cpp:49]   --->   Operation 378 'load' 'Abuf_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%Abuf_27_addr_1 = getelementptr i32 %Abuf_27, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 379 'getelementptr' 'Abuf_27_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 380 [2/2] (3.25ns)   --->   "%Abuf_27_load_1 = load i8 %Abuf_27_addr_1" [src/mmult.cpp:49]   --->   Operation 380 'load' 'Abuf_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%Abuf_28_addr_1 = getelementptr i32 %Abuf_28, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 381 'getelementptr' 'Abuf_28_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 382 [2/2] (3.25ns)   --->   "%Abuf_28_load_1 = load i8 %Abuf_28_addr_1" [src/mmult.cpp:49]   --->   Operation 382 'load' 'Abuf_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%Abuf_29_addr_1 = getelementptr i32 %Abuf_29, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 383 'getelementptr' 'Abuf_29_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [2/2] (3.25ns)   --->   "%Abuf_29_load_1 = load i8 %Abuf_29_addr_1" [src/mmult.cpp:49]   --->   Operation 384 'load' 'Abuf_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%Abuf_30_addr_1 = getelementptr i32 %Abuf_30, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 385 'getelementptr' 'Abuf_30_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 386 [2/2] (3.25ns)   --->   "%Abuf_30_load_1 = load i8 %Abuf_30_addr_1" [src/mmult.cpp:49]   --->   Operation 386 'load' 'Abuf_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%Abuf_31_addr_1 = getelementptr i32 %Abuf_31, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 387 'getelementptr' 'Abuf_31_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 388 [2/2] (3.25ns)   --->   "%Abuf_31_load_1 = load i8 %Abuf_31_addr_1" [src/mmult.cpp:49]   --->   Operation 388 'load' 'Abuf_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%Abuf_32_addr_1 = getelementptr i32 %Abuf_32, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 389 'getelementptr' 'Abuf_32_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 390 [2/2] (3.25ns)   --->   "%Abuf_32_load_1 = load i8 %Abuf_32_addr_1" [src/mmult.cpp:49]   --->   Operation 390 'load' 'Abuf_32_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 391 [1/1] (0.00ns)   --->   "%Abuf_33_addr_1 = getelementptr i32 %Abuf_33, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 391 'getelementptr' 'Abuf_33_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 392 [2/2] (3.25ns)   --->   "%Abuf_33_load_1 = load i8 %Abuf_33_addr_1" [src/mmult.cpp:49]   --->   Operation 392 'load' 'Abuf_33_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%Abuf_34_addr_1 = getelementptr i32 %Abuf_34, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 393 'getelementptr' 'Abuf_34_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 394 [2/2] (3.25ns)   --->   "%Abuf_34_load_1 = load i8 %Abuf_34_addr_1" [src/mmult.cpp:49]   --->   Operation 394 'load' 'Abuf_34_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%Abuf_35_addr_1 = getelementptr i32 %Abuf_35, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 395 'getelementptr' 'Abuf_35_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 396 [2/2] (3.25ns)   --->   "%Abuf_35_load_1 = load i8 %Abuf_35_addr_1" [src/mmult.cpp:49]   --->   Operation 396 'load' 'Abuf_35_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%Abuf_36_addr_1 = getelementptr i32 %Abuf_36, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 397 'getelementptr' 'Abuf_36_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 398 [2/2] (3.25ns)   --->   "%Abuf_36_load_1 = load i8 %Abuf_36_addr_1" [src/mmult.cpp:49]   --->   Operation 398 'load' 'Abuf_36_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%Abuf_37_addr_1 = getelementptr i32 %Abuf_37, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 399 'getelementptr' 'Abuf_37_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 400 [2/2] (3.25ns)   --->   "%Abuf_37_load_1 = load i8 %Abuf_37_addr_1" [src/mmult.cpp:49]   --->   Operation 400 'load' 'Abuf_37_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%Abuf_38_addr_1 = getelementptr i32 %Abuf_38, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 401 'getelementptr' 'Abuf_38_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 402 [2/2] (3.25ns)   --->   "%Abuf_38_load_1 = load i8 %Abuf_38_addr_1" [src/mmult.cpp:49]   --->   Operation 402 'load' 'Abuf_38_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%Abuf_39_addr_1 = getelementptr i32 %Abuf_39, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 403 'getelementptr' 'Abuf_39_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [2/2] (3.25ns)   --->   "%Abuf_39_load_1 = load i8 %Abuf_39_addr_1" [src/mmult.cpp:49]   --->   Operation 404 'load' 'Abuf_39_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%Abuf_40_addr_1 = getelementptr i32 %Abuf_40, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 405 'getelementptr' 'Abuf_40_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [2/2] (3.25ns)   --->   "%Abuf_40_load_1 = load i8 %Abuf_40_addr_1" [src/mmult.cpp:49]   --->   Operation 406 'load' 'Abuf_40_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%Abuf_41_addr_1 = getelementptr i32 %Abuf_41, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 407 'getelementptr' 'Abuf_41_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 408 [2/2] (3.25ns)   --->   "%Abuf_41_load_1 = load i8 %Abuf_41_addr_1" [src/mmult.cpp:49]   --->   Operation 408 'load' 'Abuf_41_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%Abuf_42_addr_1 = getelementptr i32 %Abuf_42, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 409 'getelementptr' 'Abuf_42_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 410 [2/2] (3.25ns)   --->   "%Abuf_42_load_1 = load i8 %Abuf_42_addr_1" [src/mmult.cpp:49]   --->   Operation 410 'load' 'Abuf_42_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%Abuf_43_addr_1 = getelementptr i32 %Abuf_43, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 411 'getelementptr' 'Abuf_43_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 412 [2/2] (3.25ns)   --->   "%Abuf_43_load_1 = load i8 %Abuf_43_addr_1" [src/mmult.cpp:49]   --->   Operation 412 'load' 'Abuf_43_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%Abuf_44_addr_1 = getelementptr i32 %Abuf_44, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 413 'getelementptr' 'Abuf_44_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [2/2] (3.25ns)   --->   "%Abuf_44_load_1 = load i8 %Abuf_44_addr_1" [src/mmult.cpp:49]   --->   Operation 414 'load' 'Abuf_44_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%Abuf_45_addr_1 = getelementptr i32 %Abuf_45, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 415 'getelementptr' 'Abuf_45_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 416 [2/2] (3.25ns)   --->   "%Abuf_45_load_1 = load i8 %Abuf_45_addr_1" [src/mmult.cpp:49]   --->   Operation 416 'load' 'Abuf_45_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%Abuf_46_addr_1 = getelementptr i32 %Abuf_46, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 417 'getelementptr' 'Abuf_46_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 418 [2/2] (3.25ns)   --->   "%Abuf_46_load_1 = load i8 %Abuf_46_addr_1" [src/mmult.cpp:49]   --->   Operation 418 'load' 'Abuf_46_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%Abuf_47_addr_1 = getelementptr i32 %Abuf_47, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 419 'getelementptr' 'Abuf_47_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 420 [2/2] (3.25ns)   --->   "%Abuf_47_load_1 = load i8 %Abuf_47_addr_1" [src/mmult.cpp:49]   --->   Operation 420 'load' 'Abuf_47_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%Abuf_48_addr_1 = getelementptr i32 %Abuf_48, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 421 'getelementptr' 'Abuf_48_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 422 [2/2] (3.25ns)   --->   "%Abuf_48_load_1 = load i8 %Abuf_48_addr_1" [src/mmult.cpp:49]   --->   Operation 422 'load' 'Abuf_48_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%Abuf_49_addr = getelementptr i32 %Abuf_49, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 423 'getelementptr' 'Abuf_49_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 424 [2/2] (3.25ns)   --->   "%Abuf_49_load = load i8 %Abuf_49_addr" [src/mmult.cpp:49]   --->   Operation 424 'load' 'Abuf_49_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%Abuf_49_addr_1 = getelementptr i32 %Abuf_49, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 425 'getelementptr' 'Abuf_49_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 426 [2/2] (3.25ns)   --->   "%Abuf_49_load_1 = load i8 %Abuf_49_addr_1" [src/mmult.cpp:49]   --->   Operation 426 'load' 'Abuf_49_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%Abuf_50_addr = getelementptr i32 %Abuf_50, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 427 'getelementptr' 'Abuf_50_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 428 [2/2] (3.25ns)   --->   "%Abuf_50_load = load i8 %Abuf_50_addr" [src/mmult.cpp:49]   --->   Operation 428 'load' 'Abuf_50_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%Abuf_50_addr_1 = getelementptr i32 %Abuf_50, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 429 'getelementptr' 'Abuf_50_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 430 [2/2] (3.25ns)   --->   "%Abuf_50_load_1 = load i8 %Abuf_50_addr_1" [src/mmult.cpp:49]   --->   Operation 430 'load' 'Abuf_50_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%Abuf_51_addr = getelementptr i32 %Abuf_51, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 431 'getelementptr' 'Abuf_51_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 432 [2/2] (3.25ns)   --->   "%Abuf_51_load = load i8 %Abuf_51_addr" [src/mmult.cpp:49]   --->   Operation 432 'load' 'Abuf_51_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%Abuf_51_addr_1 = getelementptr i32 %Abuf_51, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 433 'getelementptr' 'Abuf_51_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 434 [2/2] (3.25ns)   --->   "%Abuf_51_load_1 = load i8 %Abuf_51_addr_1" [src/mmult.cpp:49]   --->   Operation 434 'load' 'Abuf_51_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 435 [1/1] (0.00ns)   --->   "%Abuf_52_addr = getelementptr i32 %Abuf_52, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 435 'getelementptr' 'Abuf_52_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 436 [2/2] (3.25ns)   --->   "%Abuf_52_load = load i8 %Abuf_52_addr" [src/mmult.cpp:49]   --->   Operation 436 'load' 'Abuf_52_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%Abuf_52_addr_1 = getelementptr i32 %Abuf_52, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 437 'getelementptr' 'Abuf_52_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 438 [2/2] (3.25ns)   --->   "%Abuf_52_load_1 = load i8 %Abuf_52_addr_1" [src/mmult.cpp:49]   --->   Operation 438 'load' 'Abuf_52_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%Abuf_53_addr = getelementptr i32 %Abuf_53, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 439 'getelementptr' 'Abuf_53_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 440 [2/2] (3.25ns)   --->   "%Abuf_53_load = load i8 %Abuf_53_addr" [src/mmult.cpp:49]   --->   Operation 440 'load' 'Abuf_53_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%Abuf_53_addr_1 = getelementptr i32 %Abuf_53, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 441 'getelementptr' 'Abuf_53_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 442 [2/2] (3.25ns)   --->   "%Abuf_53_load_1 = load i8 %Abuf_53_addr_1" [src/mmult.cpp:49]   --->   Operation 442 'load' 'Abuf_53_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%Abuf_54_addr = getelementptr i32 %Abuf_54, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 443 'getelementptr' 'Abuf_54_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 444 [2/2] (3.25ns)   --->   "%Abuf_54_load = load i8 %Abuf_54_addr" [src/mmult.cpp:49]   --->   Operation 444 'load' 'Abuf_54_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%Abuf_54_addr_1 = getelementptr i32 %Abuf_54, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 445 'getelementptr' 'Abuf_54_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 446 [2/2] (3.25ns)   --->   "%Abuf_54_load_1 = load i8 %Abuf_54_addr_1" [src/mmult.cpp:49]   --->   Operation 446 'load' 'Abuf_54_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%Abuf_55_addr = getelementptr i32 %Abuf_55, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 447 'getelementptr' 'Abuf_55_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 448 [2/2] (3.25ns)   --->   "%Abuf_55_load = load i8 %Abuf_55_addr" [src/mmult.cpp:49]   --->   Operation 448 'load' 'Abuf_55_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%Abuf_55_addr_1 = getelementptr i32 %Abuf_55, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 449 'getelementptr' 'Abuf_55_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 450 [2/2] (3.25ns)   --->   "%Abuf_55_load_1 = load i8 %Abuf_55_addr_1" [src/mmult.cpp:49]   --->   Operation 450 'load' 'Abuf_55_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%Abuf_56_addr = getelementptr i32 %Abuf_56, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 451 'getelementptr' 'Abuf_56_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 452 [2/2] (3.25ns)   --->   "%Abuf_56_load = load i8 %Abuf_56_addr" [src/mmult.cpp:49]   --->   Operation 452 'load' 'Abuf_56_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%Abuf_56_addr_1 = getelementptr i32 %Abuf_56, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 453 'getelementptr' 'Abuf_56_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 454 [2/2] (3.25ns)   --->   "%Abuf_56_load_1 = load i8 %Abuf_56_addr_1" [src/mmult.cpp:49]   --->   Operation 454 'load' 'Abuf_56_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%Abuf_57_addr = getelementptr i32 %Abuf_57, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 455 'getelementptr' 'Abuf_57_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [2/2] (3.25ns)   --->   "%Abuf_57_load = load i8 %Abuf_57_addr" [src/mmult.cpp:49]   --->   Operation 456 'load' 'Abuf_57_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%Abuf_57_addr_1 = getelementptr i32 %Abuf_57, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 457 'getelementptr' 'Abuf_57_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 458 [2/2] (3.25ns)   --->   "%Abuf_57_load_1 = load i8 %Abuf_57_addr_1" [src/mmult.cpp:49]   --->   Operation 458 'load' 'Abuf_57_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%Abuf_58_addr = getelementptr i32 %Abuf_58, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 459 'getelementptr' 'Abuf_58_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 460 [2/2] (3.25ns)   --->   "%Abuf_58_load = load i8 %Abuf_58_addr" [src/mmult.cpp:49]   --->   Operation 460 'load' 'Abuf_58_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%Abuf_58_addr_1 = getelementptr i32 %Abuf_58, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 461 'getelementptr' 'Abuf_58_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 462 [2/2] (3.25ns)   --->   "%Abuf_58_load_1 = load i8 %Abuf_58_addr_1" [src/mmult.cpp:49]   --->   Operation 462 'load' 'Abuf_58_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%Abuf_59_addr = getelementptr i32 %Abuf_59, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 463 'getelementptr' 'Abuf_59_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 464 [2/2] (3.25ns)   --->   "%Abuf_59_load = load i8 %Abuf_59_addr" [src/mmult.cpp:49]   --->   Operation 464 'load' 'Abuf_59_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%Abuf_59_addr_1 = getelementptr i32 %Abuf_59, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 465 'getelementptr' 'Abuf_59_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 466 [2/2] (3.25ns)   --->   "%Abuf_59_load_1 = load i8 %Abuf_59_addr_1" [src/mmult.cpp:49]   --->   Operation 466 'load' 'Abuf_59_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 467 [1/1] (0.00ns)   --->   "%Abuf_60_addr = getelementptr i32 %Abuf_60, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 467 'getelementptr' 'Abuf_60_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 468 [2/2] (3.25ns)   --->   "%Abuf_60_load = load i8 %Abuf_60_addr" [src/mmult.cpp:49]   --->   Operation 468 'load' 'Abuf_60_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 469 [1/1] (0.00ns)   --->   "%Abuf_60_addr_1 = getelementptr i32 %Abuf_60, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 469 'getelementptr' 'Abuf_60_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 470 [2/2] (3.25ns)   --->   "%Abuf_60_load_1 = load i8 %Abuf_60_addr_1" [src/mmult.cpp:49]   --->   Operation 470 'load' 'Abuf_60_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 471 [1/1] (0.00ns)   --->   "%Abuf_61_addr = getelementptr i32 %Abuf_61, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 471 'getelementptr' 'Abuf_61_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 472 [2/2] (3.25ns)   --->   "%Abuf_61_load = load i8 %Abuf_61_addr" [src/mmult.cpp:49]   --->   Operation 472 'load' 'Abuf_61_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 473 [1/1] (0.00ns)   --->   "%Abuf_61_addr_1 = getelementptr i32 %Abuf_61, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 473 'getelementptr' 'Abuf_61_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 474 [2/2] (3.25ns)   --->   "%Abuf_61_load_1 = load i8 %Abuf_61_addr_1" [src/mmult.cpp:49]   --->   Operation 474 'load' 'Abuf_61_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 475 [1/1] (0.00ns)   --->   "%Abuf_62_addr = getelementptr i32 %Abuf_62, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 475 'getelementptr' 'Abuf_62_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 476 [2/2] (3.25ns)   --->   "%Abuf_62_load = load i8 %Abuf_62_addr" [src/mmult.cpp:49]   --->   Operation 476 'load' 'Abuf_62_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 477 [1/1] (0.00ns)   --->   "%Abuf_62_addr_1 = getelementptr i32 %Abuf_62, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 477 'getelementptr' 'Abuf_62_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 478 [2/2] (3.25ns)   --->   "%Abuf_62_load_1 = load i8 %Abuf_62_addr_1" [src/mmult.cpp:49]   --->   Operation 478 'load' 'Abuf_62_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 479 [1/1] (0.00ns)   --->   "%Abuf_63_addr = getelementptr i32 %Abuf_63, i64 0, i64 %zext_ln49" [src/mmult.cpp:49]   --->   Operation 479 'getelementptr' 'Abuf_63_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 480 [2/2] (3.25ns)   --->   "%Abuf_63_load = load i8 %Abuf_63_addr" [src/mmult.cpp:49]   --->   Operation 480 'load' 'Abuf_63_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 481 [1/1] (0.00ns)   --->   "%Abuf_63_addr_1 = getelementptr i32 %Abuf_63, i64 0, i64 %select_ln49_50_cast" [src/mmult.cpp:49]   --->   Operation 481 'getelementptr' 'Abuf_63_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 482 [2/2] (3.25ns)   --->   "%Abuf_63_load_1 = load i8 %Abuf_63_addr_1" [src/mmult.cpp:49]   --->   Operation 482 'load' 'Abuf_63_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 483 [1/1] (1.24ns)   --->   "%select_ln49_3 = select i1 %icmp_ln50, i8 %add_ln49, i8 %i_load" [src/mmult.cpp:49]   --->   Operation 483 'select' 'select_ln49_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %select_ln49" [src/mmult.cpp:50]   --->   Operation 484 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%Bbuf_addr = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 485 'getelementptr' 'Bbuf_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.99ns)   --->   "%empty_24 = xor i8 %select_ln49, i8 128" [src/mmult.cpp:49]   --->   Operation 486 'xor' 'empty_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%p_cast397 = zext i8 %empty_24" [src/mmult.cpp:49]   --->   Operation 487 'zext' 'p_cast397' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%Bbuf_addr_1 = getelementptr i32 %Bbuf, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 488 'getelementptr' 'Bbuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 489 'getelementptr' 'Bbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (0.00ns)   --->   "%Bbuf_1_addr_1 = getelementptr i32 %Bbuf_1, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 490 'getelementptr' 'Bbuf_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 491 'getelementptr' 'Bbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%Bbuf_2_addr_1 = getelementptr i32 %Bbuf_2, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 492 'getelementptr' 'Bbuf_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 493 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 493 'getelementptr' 'Bbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%Bbuf_3_addr_1 = getelementptr i32 %Bbuf_3, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 494 'getelementptr' 'Bbuf_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 495 'getelementptr' 'Bbuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%Bbuf_4_addr_1 = getelementptr i32 %Bbuf_4, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 496 'getelementptr' 'Bbuf_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 497 'getelementptr' 'Bbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%Bbuf_5_addr_1 = getelementptr i32 %Bbuf_5, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 498 'getelementptr' 'Bbuf_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 499 'getelementptr' 'Bbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%Bbuf_6_addr_1 = getelementptr i32 %Bbuf_6, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 500 'getelementptr' 'Bbuf_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 501 'getelementptr' 'Bbuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (0.00ns)   --->   "%Bbuf_7_addr_1 = getelementptr i32 %Bbuf_7, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 502 'getelementptr' 'Bbuf_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%Bbuf_8_addr = getelementptr i32 %Bbuf_8, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 503 'getelementptr' 'Bbuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%Bbuf_8_addr_1 = getelementptr i32 %Bbuf_8, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 504 'getelementptr' 'Bbuf_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%Bbuf_9_addr = getelementptr i32 %Bbuf_9, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 505 'getelementptr' 'Bbuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (0.00ns)   --->   "%Bbuf_9_addr_1 = getelementptr i32 %Bbuf_9, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 506 'getelementptr' 'Bbuf_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%Bbuf_10_addr = getelementptr i32 %Bbuf_10, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 507 'getelementptr' 'Bbuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%Bbuf_10_addr_1 = getelementptr i32 %Bbuf_10, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 508 'getelementptr' 'Bbuf_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (0.00ns)   --->   "%Bbuf_11_addr = getelementptr i32 %Bbuf_11, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 509 'getelementptr' 'Bbuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%Bbuf_11_addr_1 = getelementptr i32 %Bbuf_11, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 510 'getelementptr' 'Bbuf_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%Bbuf_12_addr = getelementptr i32 %Bbuf_12, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 511 'getelementptr' 'Bbuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%Bbuf_12_addr_1 = getelementptr i32 %Bbuf_12, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 512 'getelementptr' 'Bbuf_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%Bbuf_13_addr = getelementptr i32 %Bbuf_13, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 513 'getelementptr' 'Bbuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%Bbuf_13_addr_1 = getelementptr i32 %Bbuf_13, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 514 'getelementptr' 'Bbuf_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%Bbuf_14_addr = getelementptr i32 %Bbuf_14, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 515 'getelementptr' 'Bbuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%Bbuf_14_addr_1 = getelementptr i32 %Bbuf_14, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 516 'getelementptr' 'Bbuf_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%Bbuf_15_addr = getelementptr i32 %Bbuf_15, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 517 'getelementptr' 'Bbuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%Bbuf_15_addr_1 = getelementptr i32 %Bbuf_15, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 518 'getelementptr' 'Bbuf_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%Bbuf_16_addr = getelementptr i32 %Bbuf_16, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 519 'getelementptr' 'Bbuf_16_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%Bbuf_16_addr_1 = getelementptr i32 %Bbuf_16, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 520 'getelementptr' 'Bbuf_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%Bbuf_17_addr = getelementptr i32 %Bbuf_17, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 521 'getelementptr' 'Bbuf_17_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%Bbuf_17_addr_1 = getelementptr i32 %Bbuf_17, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 522 'getelementptr' 'Bbuf_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%Bbuf_18_addr = getelementptr i32 %Bbuf_18, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 523 'getelementptr' 'Bbuf_18_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 524 [1/1] (0.00ns)   --->   "%Bbuf_18_addr_1 = getelementptr i32 %Bbuf_18, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 524 'getelementptr' 'Bbuf_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.00ns)   --->   "%Bbuf_19_addr = getelementptr i32 %Bbuf_19, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 525 'getelementptr' 'Bbuf_19_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%Bbuf_19_addr_1 = getelementptr i32 %Bbuf_19, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 526 'getelementptr' 'Bbuf_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns)   --->   "%Bbuf_20_addr = getelementptr i32 %Bbuf_20, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 527 'getelementptr' 'Bbuf_20_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 528 [1/1] (0.00ns)   --->   "%Bbuf_20_addr_1 = getelementptr i32 %Bbuf_20, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 528 'getelementptr' 'Bbuf_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 529 [1/1] (0.00ns)   --->   "%Bbuf_21_addr = getelementptr i32 %Bbuf_21, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 529 'getelementptr' 'Bbuf_21_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 530 [1/1] (0.00ns)   --->   "%Bbuf_21_addr_1 = getelementptr i32 %Bbuf_21, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 530 'getelementptr' 'Bbuf_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.00ns)   --->   "%Bbuf_22_addr = getelementptr i32 %Bbuf_22, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 531 'getelementptr' 'Bbuf_22_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%Bbuf_22_addr_1 = getelementptr i32 %Bbuf_22, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 532 'getelementptr' 'Bbuf_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%Bbuf_23_addr = getelementptr i32 %Bbuf_23, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 533 'getelementptr' 'Bbuf_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (0.00ns)   --->   "%Bbuf_23_addr_1 = getelementptr i32 %Bbuf_23, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 534 'getelementptr' 'Bbuf_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%Bbuf_24_addr = getelementptr i32 %Bbuf_24, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 535 'getelementptr' 'Bbuf_24_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%Bbuf_24_addr_1 = getelementptr i32 %Bbuf_24, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 536 'getelementptr' 'Bbuf_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%Bbuf_25_addr = getelementptr i32 %Bbuf_25, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 537 'getelementptr' 'Bbuf_25_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.00ns)   --->   "%Bbuf_25_addr_1 = getelementptr i32 %Bbuf_25, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 538 'getelementptr' 'Bbuf_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 539 [1/1] (0.00ns)   --->   "%Bbuf_26_addr = getelementptr i32 %Bbuf_26, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 539 'getelementptr' 'Bbuf_26_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%Bbuf_26_addr_1 = getelementptr i32 %Bbuf_26, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 540 'getelementptr' 'Bbuf_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%Bbuf_27_addr = getelementptr i32 %Bbuf_27, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 541 'getelementptr' 'Bbuf_27_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%Bbuf_27_addr_1 = getelementptr i32 %Bbuf_27, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 542 'getelementptr' 'Bbuf_27_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%Bbuf_28_addr = getelementptr i32 %Bbuf_28, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 543 'getelementptr' 'Bbuf_28_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%Bbuf_28_addr_1 = getelementptr i32 %Bbuf_28, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 544 'getelementptr' 'Bbuf_28_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%Bbuf_29_addr = getelementptr i32 %Bbuf_29, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 545 'getelementptr' 'Bbuf_29_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%Bbuf_29_addr_1 = getelementptr i32 %Bbuf_29, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 546 'getelementptr' 'Bbuf_29_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%Bbuf_30_addr = getelementptr i32 %Bbuf_30, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 547 'getelementptr' 'Bbuf_30_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%Bbuf_30_addr_1 = getelementptr i32 %Bbuf_30, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 548 'getelementptr' 'Bbuf_30_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns)   --->   "%Bbuf_31_addr = getelementptr i32 %Bbuf_31, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 549 'getelementptr' 'Bbuf_31_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%Bbuf_31_addr_1 = getelementptr i32 %Bbuf_31, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 550 'getelementptr' 'Bbuf_31_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%Bbuf_32_addr = getelementptr i32 %Bbuf_32, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 551 'getelementptr' 'Bbuf_32_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%Bbuf_32_addr_1 = getelementptr i32 %Bbuf_32, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 552 'getelementptr' 'Bbuf_32_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%Bbuf_33_addr = getelementptr i32 %Bbuf_33, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 553 'getelementptr' 'Bbuf_33_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (0.00ns)   --->   "%Bbuf_33_addr_1 = getelementptr i32 %Bbuf_33, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 554 'getelementptr' 'Bbuf_33_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%Bbuf_34_addr = getelementptr i32 %Bbuf_34, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 555 'getelementptr' 'Bbuf_34_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%Bbuf_34_addr_1 = getelementptr i32 %Bbuf_34, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 556 'getelementptr' 'Bbuf_34_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%Bbuf_35_addr = getelementptr i32 %Bbuf_35, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 557 'getelementptr' 'Bbuf_35_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 558 [1/1] (0.00ns)   --->   "%Bbuf_35_addr_1 = getelementptr i32 %Bbuf_35, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 558 'getelementptr' 'Bbuf_35_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%Bbuf_36_addr = getelementptr i32 %Bbuf_36, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 559 'getelementptr' 'Bbuf_36_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%Bbuf_36_addr_1 = getelementptr i32 %Bbuf_36, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 560 'getelementptr' 'Bbuf_36_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 561 [1/1] (0.00ns)   --->   "%Bbuf_37_addr = getelementptr i32 %Bbuf_37, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 561 'getelementptr' 'Bbuf_37_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%Bbuf_37_addr_1 = getelementptr i32 %Bbuf_37, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 562 'getelementptr' 'Bbuf_37_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 563 [1/1] (0.00ns)   --->   "%Bbuf_38_addr = getelementptr i32 %Bbuf_38, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 563 'getelementptr' 'Bbuf_38_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%Bbuf_38_addr_1 = getelementptr i32 %Bbuf_38, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 564 'getelementptr' 'Bbuf_38_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.00ns)   --->   "%Bbuf_39_addr = getelementptr i32 %Bbuf_39, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 565 'getelementptr' 'Bbuf_39_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 566 [1/1] (0.00ns)   --->   "%Bbuf_39_addr_1 = getelementptr i32 %Bbuf_39, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 566 'getelementptr' 'Bbuf_39_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 567 [1/1] (0.00ns)   --->   "%Bbuf_40_addr = getelementptr i32 %Bbuf_40, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 567 'getelementptr' 'Bbuf_40_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 568 [1/1] (0.00ns)   --->   "%Bbuf_40_addr_1 = getelementptr i32 %Bbuf_40, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 568 'getelementptr' 'Bbuf_40_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 569 [1/1] (0.00ns)   --->   "%Bbuf_41_addr = getelementptr i32 %Bbuf_41, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 569 'getelementptr' 'Bbuf_41_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 570 [1/1] (0.00ns)   --->   "%Bbuf_41_addr_1 = getelementptr i32 %Bbuf_41, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 570 'getelementptr' 'Bbuf_41_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 571 [1/1] (0.00ns)   --->   "%Bbuf_42_addr = getelementptr i32 %Bbuf_42, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 571 'getelementptr' 'Bbuf_42_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 572 [1/1] (0.00ns)   --->   "%Bbuf_42_addr_1 = getelementptr i32 %Bbuf_42, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 572 'getelementptr' 'Bbuf_42_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 573 [1/1] (0.00ns)   --->   "%Bbuf_43_addr = getelementptr i32 %Bbuf_43, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 573 'getelementptr' 'Bbuf_43_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 574 [1/1] (0.00ns)   --->   "%Bbuf_43_addr_1 = getelementptr i32 %Bbuf_43, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 574 'getelementptr' 'Bbuf_43_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 575 [1/1] (0.00ns)   --->   "%Bbuf_44_addr = getelementptr i32 %Bbuf_44, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 575 'getelementptr' 'Bbuf_44_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 576 [1/1] (0.00ns)   --->   "%Bbuf_44_addr_1 = getelementptr i32 %Bbuf_44, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 576 'getelementptr' 'Bbuf_44_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%Bbuf_45_addr = getelementptr i32 %Bbuf_45, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 577 'getelementptr' 'Bbuf_45_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 578 [1/1] (0.00ns)   --->   "%Bbuf_45_addr_1 = getelementptr i32 %Bbuf_45, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 578 'getelementptr' 'Bbuf_45_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 579 [1/1] (0.00ns)   --->   "%Bbuf_46_addr = getelementptr i32 %Bbuf_46, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 579 'getelementptr' 'Bbuf_46_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 580 [1/1] (0.00ns)   --->   "%Bbuf_46_addr_1 = getelementptr i32 %Bbuf_46, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 580 'getelementptr' 'Bbuf_46_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 581 [1/1] (0.00ns)   --->   "%Bbuf_47_addr = getelementptr i32 %Bbuf_47, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 581 'getelementptr' 'Bbuf_47_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 582 [1/1] (0.00ns)   --->   "%Bbuf_47_addr_1 = getelementptr i32 %Bbuf_47, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 582 'getelementptr' 'Bbuf_47_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 583 [1/1] (0.00ns)   --->   "%Bbuf_48_addr = getelementptr i32 %Bbuf_48, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 583 'getelementptr' 'Bbuf_48_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%Bbuf_48_addr_1 = getelementptr i32 %Bbuf_48, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 584 'getelementptr' 'Bbuf_48_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 585 [1/1] (0.00ns)   --->   "%Bbuf_49_addr = getelementptr i32 %Bbuf_49, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 585 'getelementptr' 'Bbuf_49_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 586 [1/1] (0.00ns)   --->   "%Bbuf_49_addr_1 = getelementptr i32 %Bbuf_49, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 586 'getelementptr' 'Bbuf_49_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 587 [1/1] (0.00ns)   --->   "%Bbuf_50_addr = getelementptr i32 %Bbuf_50, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 587 'getelementptr' 'Bbuf_50_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%Bbuf_50_addr_1 = getelementptr i32 %Bbuf_50, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 588 'getelementptr' 'Bbuf_50_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%Bbuf_51_addr = getelementptr i32 %Bbuf_51, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 589 'getelementptr' 'Bbuf_51_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%Bbuf_51_addr_1 = getelementptr i32 %Bbuf_51, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 590 'getelementptr' 'Bbuf_51_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%Bbuf_52_addr = getelementptr i32 %Bbuf_52, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 591 'getelementptr' 'Bbuf_52_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%Bbuf_52_addr_1 = getelementptr i32 %Bbuf_52, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 592 'getelementptr' 'Bbuf_52_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%Bbuf_53_addr = getelementptr i32 %Bbuf_53, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 593 'getelementptr' 'Bbuf_53_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%Bbuf_53_addr_1 = getelementptr i32 %Bbuf_53, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 594 'getelementptr' 'Bbuf_53_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%Bbuf_54_addr = getelementptr i32 %Bbuf_54, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 595 'getelementptr' 'Bbuf_54_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%Bbuf_54_addr_1 = getelementptr i32 %Bbuf_54, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 596 'getelementptr' 'Bbuf_54_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%Bbuf_55_addr = getelementptr i32 %Bbuf_55, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 597 'getelementptr' 'Bbuf_55_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%Bbuf_55_addr_1 = getelementptr i32 %Bbuf_55, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 598 'getelementptr' 'Bbuf_55_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (0.00ns)   --->   "%Bbuf_56_addr = getelementptr i32 %Bbuf_56, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 599 'getelementptr' 'Bbuf_56_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%Bbuf_56_addr_1 = getelementptr i32 %Bbuf_56, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 600 'getelementptr' 'Bbuf_56_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 601 [1/1] (0.00ns)   --->   "%Bbuf_57_addr = getelementptr i32 %Bbuf_57, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 601 'getelementptr' 'Bbuf_57_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%Bbuf_57_addr_1 = getelementptr i32 %Bbuf_57, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 602 'getelementptr' 'Bbuf_57_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%Bbuf_58_addr = getelementptr i32 %Bbuf_58, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 603 'getelementptr' 'Bbuf_58_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%Bbuf_58_addr_1 = getelementptr i32 %Bbuf_58, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 604 'getelementptr' 'Bbuf_58_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 605 [1/1] (0.00ns)   --->   "%Bbuf_59_addr = getelementptr i32 %Bbuf_59, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 605 'getelementptr' 'Bbuf_59_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%Bbuf_59_addr_1 = getelementptr i32 %Bbuf_59, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 606 'getelementptr' 'Bbuf_59_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 607 [1/1] (0.00ns)   --->   "%Bbuf_60_addr = getelementptr i32 %Bbuf_60, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 607 'getelementptr' 'Bbuf_60_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 608 [1/1] (0.00ns)   --->   "%Bbuf_60_addr_1 = getelementptr i32 %Bbuf_60, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 608 'getelementptr' 'Bbuf_60_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 609 [1/1] (0.00ns)   --->   "%Bbuf_61_addr = getelementptr i32 %Bbuf_61, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 609 'getelementptr' 'Bbuf_61_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 610 [1/1] (0.00ns)   --->   "%Bbuf_61_addr_1 = getelementptr i32 %Bbuf_61, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 610 'getelementptr' 'Bbuf_61_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 611 [1/1] (0.00ns)   --->   "%Bbuf_62_addr = getelementptr i32 %Bbuf_62, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 611 'getelementptr' 'Bbuf_62_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 612 [1/1] (0.00ns)   --->   "%Bbuf_62_addr_1 = getelementptr i32 %Bbuf_62, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 612 'getelementptr' 'Bbuf_62_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 613 [1/1] (0.00ns)   --->   "%Bbuf_63_addr = getelementptr i32 %Bbuf_63, i64 0, i64 %zext_ln50" [src/mmult.cpp:50]   --->   Operation 613 'getelementptr' 'Bbuf_63_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 614 [1/1] (0.00ns)   --->   "%Bbuf_63_addr_1 = getelementptr i32 %Bbuf_63, i64 0, i64 %p_cast397" [src/mmult.cpp:49]   --->   Operation 614 'getelementptr' 'Bbuf_63_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 615 [2/2] (3.25ns)   --->   "%Bbuf_load = load i8 %Bbuf_addr" [src/mmult.cpp:50]   --->   Operation 615 'load' 'Bbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 616 [2/2] (3.25ns)   --->   "%Bbuf_1_load = load i8 %Bbuf_1_addr" [src/mmult.cpp:50]   --->   Operation 616 'load' 'Bbuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 617 [2/2] (3.25ns)   --->   "%Bbuf_2_load = load i8 %Bbuf_2_addr" [src/mmult.cpp:50]   --->   Operation 617 'load' 'Bbuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 618 [2/2] (3.25ns)   --->   "%Bbuf_3_load = load i8 %Bbuf_3_addr" [src/mmult.cpp:50]   --->   Operation 618 'load' 'Bbuf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 619 [2/2] (3.25ns)   --->   "%Bbuf_4_load = load i8 %Bbuf_4_addr" [src/mmult.cpp:50]   --->   Operation 619 'load' 'Bbuf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 620 [2/2] (3.25ns)   --->   "%Bbuf_5_load = load i8 %Bbuf_5_addr" [src/mmult.cpp:50]   --->   Operation 620 'load' 'Bbuf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 621 [2/2] (3.25ns)   --->   "%Bbuf_6_load = load i8 %Bbuf_6_addr" [src/mmult.cpp:50]   --->   Operation 621 'load' 'Bbuf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 622 [2/2] (3.25ns)   --->   "%Bbuf_7_load = load i8 %Bbuf_7_addr" [src/mmult.cpp:50]   --->   Operation 622 'load' 'Bbuf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 623 [2/2] (3.25ns)   --->   "%Bbuf_8_load = load i8 %Bbuf_8_addr" [src/mmult.cpp:50]   --->   Operation 623 'load' 'Bbuf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 624 [2/2] (3.25ns)   --->   "%Bbuf_9_load = load i8 %Bbuf_9_addr" [src/mmult.cpp:50]   --->   Operation 624 'load' 'Bbuf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 625 [2/2] (3.25ns)   --->   "%Bbuf_10_load = load i8 %Bbuf_10_addr" [src/mmult.cpp:50]   --->   Operation 625 'load' 'Bbuf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 626 [2/2] (3.25ns)   --->   "%Bbuf_11_load = load i8 %Bbuf_11_addr" [src/mmult.cpp:50]   --->   Operation 626 'load' 'Bbuf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 627 [2/2] (3.25ns)   --->   "%Bbuf_12_load = load i8 %Bbuf_12_addr" [src/mmult.cpp:50]   --->   Operation 627 'load' 'Bbuf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 628 [2/2] (3.25ns)   --->   "%Bbuf_13_load = load i8 %Bbuf_13_addr" [src/mmult.cpp:50]   --->   Operation 628 'load' 'Bbuf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 629 [2/2] (3.25ns)   --->   "%Bbuf_14_load = load i8 %Bbuf_14_addr" [src/mmult.cpp:50]   --->   Operation 629 'load' 'Bbuf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 630 [2/2] (3.25ns)   --->   "%Bbuf_15_load = load i8 %Bbuf_15_addr" [src/mmult.cpp:50]   --->   Operation 630 'load' 'Bbuf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 631 [2/2] (3.25ns)   --->   "%Bbuf_16_load = load i8 %Bbuf_16_addr" [src/mmult.cpp:50]   --->   Operation 631 'load' 'Bbuf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 632 [2/2] (3.25ns)   --->   "%Bbuf_17_load = load i8 %Bbuf_17_addr" [src/mmult.cpp:50]   --->   Operation 632 'load' 'Bbuf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 633 [2/2] (3.25ns)   --->   "%Bbuf_18_load = load i8 %Bbuf_18_addr" [src/mmult.cpp:50]   --->   Operation 633 'load' 'Bbuf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 634 [2/2] (3.25ns)   --->   "%Bbuf_19_load = load i8 %Bbuf_19_addr" [src/mmult.cpp:50]   --->   Operation 634 'load' 'Bbuf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 635 [2/2] (3.25ns)   --->   "%Bbuf_20_load = load i8 %Bbuf_20_addr" [src/mmult.cpp:50]   --->   Operation 635 'load' 'Bbuf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 636 [2/2] (3.25ns)   --->   "%Bbuf_21_load = load i8 %Bbuf_21_addr" [src/mmult.cpp:50]   --->   Operation 636 'load' 'Bbuf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 637 [2/2] (3.25ns)   --->   "%Bbuf_22_load = load i8 %Bbuf_22_addr" [src/mmult.cpp:50]   --->   Operation 637 'load' 'Bbuf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 638 [2/2] (3.25ns)   --->   "%Bbuf_23_load = load i8 %Bbuf_23_addr" [src/mmult.cpp:50]   --->   Operation 638 'load' 'Bbuf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 639 [2/2] (3.25ns)   --->   "%Bbuf_24_load = load i8 %Bbuf_24_addr" [src/mmult.cpp:50]   --->   Operation 639 'load' 'Bbuf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 640 [2/2] (3.25ns)   --->   "%Bbuf_25_load = load i8 %Bbuf_25_addr" [src/mmult.cpp:50]   --->   Operation 640 'load' 'Bbuf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 641 [2/2] (3.25ns)   --->   "%Bbuf_26_load = load i8 %Bbuf_26_addr" [src/mmult.cpp:50]   --->   Operation 641 'load' 'Bbuf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 642 [2/2] (3.25ns)   --->   "%Bbuf_27_load = load i8 %Bbuf_27_addr" [src/mmult.cpp:50]   --->   Operation 642 'load' 'Bbuf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 643 [2/2] (3.25ns)   --->   "%Bbuf_28_load = load i8 %Bbuf_28_addr" [src/mmult.cpp:50]   --->   Operation 643 'load' 'Bbuf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 644 [2/2] (3.25ns)   --->   "%Bbuf_29_load = load i8 %Bbuf_29_addr" [src/mmult.cpp:50]   --->   Operation 644 'load' 'Bbuf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 645 [2/2] (3.25ns)   --->   "%Bbuf_30_load = load i8 %Bbuf_30_addr" [src/mmult.cpp:50]   --->   Operation 645 'load' 'Bbuf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 646 [2/2] (3.25ns)   --->   "%Bbuf_31_load = load i8 %Bbuf_31_addr" [src/mmult.cpp:50]   --->   Operation 646 'load' 'Bbuf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 647 [2/2] (3.25ns)   --->   "%Bbuf_32_load = load i8 %Bbuf_32_addr" [src/mmult.cpp:50]   --->   Operation 647 'load' 'Bbuf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 648 [2/2] (3.25ns)   --->   "%Bbuf_33_load = load i8 %Bbuf_33_addr" [src/mmult.cpp:50]   --->   Operation 648 'load' 'Bbuf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 649 [2/2] (3.25ns)   --->   "%Bbuf_34_load = load i8 %Bbuf_34_addr" [src/mmult.cpp:50]   --->   Operation 649 'load' 'Bbuf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 650 [2/2] (3.25ns)   --->   "%Bbuf_35_load = load i8 %Bbuf_35_addr" [src/mmult.cpp:50]   --->   Operation 650 'load' 'Bbuf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 651 [2/2] (3.25ns)   --->   "%Bbuf_36_load = load i8 %Bbuf_36_addr" [src/mmult.cpp:50]   --->   Operation 651 'load' 'Bbuf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 652 [2/2] (3.25ns)   --->   "%Bbuf_37_load = load i8 %Bbuf_37_addr" [src/mmult.cpp:50]   --->   Operation 652 'load' 'Bbuf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 653 [2/2] (3.25ns)   --->   "%Bbuf_38_load = load i8 %Bbuf_38_addr" [src/mmult.cpp:50]   --->   Operation 653 'load' 'Bbuf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 654 [2/2] (3.25ns)   --->   "%Bbuf_39_load = load i8 %Bbuf_39_addr" [src/mmult.cpp:50]   --->   Operation 654 'load' 'Bbuf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 655 [2/2] (3.25ns)   --->   "%Bbuf_40_load = load i8 %Bbuf_40_addr" [src/mmult.cpp:50]   --->   Operation 655 'load' 'Bbuf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 656 [2/2] (3.25ns)   --->   "%Bbuf_41_load = load i8 %Bbuf_41_addr" [src/mmult.cpp:50]   --->   Operation 656 'load' 'Bbuf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 657 [2/2] (3.25ns)   --->   "%Bbuf_42_load = load i8 %Bbuf_42_addr" [src/mmult.cpp:50]   --->   Operation 657 'load' 'Bbuf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 658 [2/2] (3.25ns)   --->   "%Bbuf_43_load = load i8 %Bbuf_43_addr" [src/mmult.cpp:50]   --->   Operation 658 'load' 'Bbuf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 659 [2/2] (3.25ns)   --->   "%Bbuf_44_load = load i8 %Bbuf_44_addr" [src/mmult.cpp:50]   --->   Operation 659 'load' 'Bbuf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 660 [2/2] (3.25ns)   --->   "%Bbuf_45_load = load i8 %Bbuf_45_addr" [src/mmult.cpp:50]   --->   Operation 660 'load' 'Bbuf_45_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 661 [2/2] (3.25ns)   --->   "%Bbuf_46_load = load i8 %Bbuf_46_addr" [src/mmult.cpp:50]   --->   Operation 661 'load' 'Bbuf_46_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 662 [2/2] (3.25ns)   --->   "%Bbuf_47_load = load i8 %Bbuf_47_addr" [src/mmult.cpp:50]   --->   Operation 662 'load' 'Bbuf_47_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 663 [2/2] (3.25ns)   --->   "%Bbuf_48_load = load i8 %Bbuf_48_addr" [src/mmult.cpp:50]   --->   Operation 663 'load' 'Bbuf_48_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 664 [2/2] (3.25ns)   --->   "%Bbuf_load_1 = load i8 %Bbuf_addr_1" [src/mmult.cpp:49]   --->   Operation 664 'load' 'Bbuf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 665 [2/2] (3.25ns)   --->   "%Bbuf_1_load_1 = load i8 %Bbuf_1_addr_1" [src/mmult.cpp:49]   --->   Operation 665 'load' 'Bbuf_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 666 [2/2] (3.25ns)   --->   "%Bbuf_2_load_1 = load i8 %Bbuf_2_addr_1" [src/mmult.cpp:49]   --->   Operation 666 'load' 'Bbuf_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 667 [2/2] (3.25ns)   --->   "%Bbuf_3_load_1 = load i8 %Bbuf_3_addr_1" [src/mmult.cpp:49]   --->   Operation 667 'load' 'Bbuf_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 668 [2/2] (3.25ns)   --->   "%Bbuf_4_load_1 = load i8 %Bbuf_4_addr_1" [src/mmult.cpp:49]   --->   Operation 668 'load' 'Bbuf_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 669 [2/2] (3.25ns)   --->   "%Bbuf_5_load_1 = load i8 %Bbuf_5_addr_1" [src/mmult.cpp:49]   --->   Operation 669 'load' 'Bbuf_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 670 [2/2] (3.25ns)   --->   "%Bbuf_6_load_1 = load i8 %Bbuf_6_addr_1" [src/mmult.cpp:49]   --->   Operation 670 'load' 'Bbuf_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 671 [2/2] (3.25ns)   --->   "%Bbuf_7_load_1 = load i8 %Bbuf_7_addr_1" [src/mmult.cpp:49]   --->   Operation 671 'load' 'Bbuf_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 672 [2/2] (3.25ns)   --->   "%Bbuf_8_load_1 = load i8 %Bbuf_8_addr_1" [src/mmult.cpp:49]   --->   Operation 672 'load' 'Bbuf_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 673 [2/2] (3.25ns)   --->   "%Bbuf_9_load_1 = load i8 %Bbuf_9_addr_1" [src/mmult.cpp:49]   --->   Operation 673 'load' 'Bbuf_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 674 [2/2] (3.25ns)   --->   "%Bbuf_10_load_1 = load i8 %Bbuf_10_addr_1" [src/mmult.cpp:49]   --->   Operation 674 'load' 'Bbuf_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 675 [2/2] (3.25ns)   --->   "%Bbuf_11_load_1 = load i8 %Bbuf_11_addr_1" [src/mmult.cpp:49]   --->   Operation 675 'load' 'Bbuf_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 676 [2/2] (3.25ns)   --->   "%Bbuf_12_load_1 = load i8 %Bbuf_12_addr_1" [src/mmult.cpp:49]   --->   Operation 676 'load' 'Bbuf_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 677 [2/2] (3.25ns)   --->   "%Bbuf_13_load_1 = load i8 %Bbuf_13_addr_1" [src/mmult.cpp:49]   --->   Operation 677 'load' 'Bbuf_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 678 [2/2] (3.25ns)   --->   "%Bbuf_14_load_1 = load i8 %Bbuf_14_addr_1" [src/mmult.cpp:49]   --->   Operation 678 'load' 'Bbuf_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 679 [2/2] (3.25ns)   --->   "%Bbuf_15_load_1 = load i8 %Bbuf_15_addr_1" [src/mmult.cpp:49]   --->   Operation 679 'load' 'Bbuf_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 680 [2/2] (3.25ns)   --->   "%Bbuf_16_load_1 = load i8 %Bbuf_16_addr_1" [src/mmult.cpp:49]   --->   Operation 680 'load' 'Bbuf_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 681 [2/2] (3.25ns)   --->   "%Bbuf_17_load_1 = load i8 %Bbuf_17_addr_1" [src/mmult.cpp:49]   --->   Operation 681 'load' 'Bbuf_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 682 [2/2] (3.25ns)   --->   "%Bbuf_18_load_1 = load i8 %Bbuf_18_addr_1" [src/mmult.cpp:49]   --->   Operation 682 'load' 'Bbuf_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 683 [2/2] (3.25ns)   --->   "%Bbuf_19_load_1 = load i8 %Bbuf_19_addr_1" [src/mmult.cpp:49]   --->   Operation 683 'load' 'Bbuf_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 684 [2/2] (3.25ns)   --->   "%Bbuf_20_load_1 = load i8 %Bbuf_20_addr_1" [src/mmult.cpp:49]   --->   Operation 684 'load' 'Bbuf_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 685 [2/2] (3.25ns)   --->   "%Bbuf_21_load_1 = load i8 %Bbuf_21_addr_1" [src/mmult.cpp:49]   --->   Operation 685 'load' 'Bbuf_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 686 [2/2] (3.25ns)   --->   "%Bbuf_22_load_1 = load i8 %Bbuf_22_addr_1" [src/mmult.cpp:49]   --->   Operation 686 'load' 'Bbuf_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 687 [2/2] (3.25ns)   --->   "%Bbuf_23_load_1 = load i8 %Bbuf_23_addr_1" [src/mmult.cpp:49]   --->   Operation 687 'load' 'Bbuf_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 688 [2/2] (3.25ns)   --->   "%Bbuf_24_load_1 = load i8 %Bbuf_24_addr_1" [src/mmult.cpp:49]   --->   Operation 688 'load' 'Bbuf_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 689 [2/2] (3.25ns)   --->   "%Bbuf_25_load_1 = load i8 %Bbuf_25_addr_1" [src/mmult.cpp:49]   --->   Operation 689 'load' 'Bbuf_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 690 [2/2] (3.25ns)   --->   "%Bbuf_26_load_1 = load i8 %Bbuf_26_addr_1" [src/mmult.cpp:49]   --->   Operation 690 'load' 'Bbuf_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 691 [2/2] (3.25ns)   --->   "%Bbuf_27_load_1 = load i8 %Bbuf_27_addr_1" [src/mmult.cpp:49]   --->   Operation 691 'load' 'Bbuf_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 692 [2/2] (3.25ns)   --->   "%Bbuf_28_load_1 = load i8 %Bbuf_28_addr_1" [src/mmult.cpp:49]   --->   Operation 692 'load' 'Bbuf_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 693 [2/2] (3.25ns)   --->   "%Bbuf_29_load_1 = load i8 %Bbuf_29_addr_1" [src/mmult.cpp:49]   --->   Operation 693 'load' 'Bbuf_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 694 [2/2] (3.25ns)   --->   "%Bbuf_30_load_1 = load i8 %Bbuf_30_addr_1" [src/mmult.cpp:49]   --->   Operation 694 'load' 'Bbuf_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 695 [2/2] (3.25ns)   --->   "%Bbuf_31_load_1 = load i8 %Bbuf_31_addr_1" [src/mmult.cpp:49]   --->   Operation 695 'load' 'Bbuf_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 696 [2/2] (3.25ns)   --->   "%Bbuf_32_load_1 = load i8 %Bbuf_32_addr_1" [src/mmult.cpp:49]   --->   Operation 696 'load' 'Bbuf_32_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 697 [2/2] (3.25ns)   --->   "%Bbuf_33_load_1 = load i8 %Bbuf_33_addr_1" [src/mmult.cpp:49]   --->   Operation 697 'load' 'Bbuf_33_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 698 [2/2] (3.25ns)   --->   "%Bbuf_34_load_1 = load i8 %Bbuf_34_addr_1" [src/mmult.cpp:49]   --->   Operation 698 'load' 'Bbuf_34_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 699 [2/2] (3.25ns)   --->   "%Bbuf_35_load_1 = load i8 %Bbuf_35_addr_1" [src/mmult.cpp:49]   --->   Operation 699 'load' 'Bbuf_35_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 700 [2/2] (3.25ns)   --->   "%Bbuf_36_load_1 = load i8 %Bbuf_36_addr_1" [src/mmult.cpp:49]   --->   Operation 700 'load' 'Bbuf_36_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 701 [2/2] (3.25ns)   --->   "%Bbuf_37_load_1 = load i8 %Bbuf_37_addr_1" [src/mmult.cpp:49]   --->   Operation 701 'load' 'Bbuf_37_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 702 [2/2] (3.25ns)   --->   "%Bbuf_38_load_1 = load i8 %Bbuf_38_addr_1" [src/mmult.cpp:49]   --->   Operation 702 'load' 'Bbuf_38_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 703 [2/2] (3.25ns)   --->   "%Bbuf_39_load_1 = load i8 %Bbuf_39_addr_1" [src/mmult.cpp:49]   --->   Operation 703 'load' 'Bbuf_39_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 704 [2/2] (3.25ns)   --->   "%Bbuf_40_load_1 = load i8 %Bbuf_40_addr_1" [src/mmult.cpp:49]   --->   Operation 704 'load' 'Bbuf_40_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 705 [2/2] (3.25ns)   --->   "%Bbuf_41_load_1 = load i8 %Bbuf_41_addr_1" [src/mmult.cpp:49]   --->   Operation 705 'load' 'Bbuf_41_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 706 [2/2] (3.25ns)   --->   "%Bbuf_42_load_1 = load i8 %Bbuf_42_addr_1" [src/mmult.cpp:49]   --->   Operation 706 'load' 'Bbuf_42_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 707 [2/2] (3.25ns)   --->   "%Bbuf_43_load_1 = load i8 %Bbuf_43_addr_1" [src/mmult.cpp:49]   --->   Operation 707 'load' 'Bbuf_43_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 708 [2/2] (3.25ns)   --->   "%Bbuf_44_load_1 = load i8 %Bbuf_44_addr_1" [src/mmult.cpp:49]   --->   Operation 708 'load' 'Bbuf_44_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 709 [2/2] (3.25ns)   --->   "%Bbuf_45_load_1 = load i8 %Bbuf_45_addr_1" [src/mmult.cpp:49]   --->   Operation 709 'load' 'Bbuf_45_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 710 [2/2] (3.25ns)   --->   "%Bbuf_46_load_1 = load i8 %Bbuf_46_addr_1" [src/mmult.cpp:49]   --->   Operation 710 'load' 'Bbuf_46_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 711 [2/2] (3.25ns)   --->   "%Bbuf_47_load_1 = load i8 %Bbuf_47_addr_1" [src/mmult.cpp:49]   --->   Operation 711 'load' 'Bbuf_47_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 712 [2/2] (3.25ns)   --->   "%Bbuf_48_load_1 = load i8 %Bbuf_48_addr_1" [src/mmult.cpp:49]   --->   Operation 712 'load' 'Bbuf_48_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 713 [2/2] (3.25ns)   --->   "%Bbuf_49_load = load i8 %Bbuf_49_addr" [src/mmult.cpp:50]   --->   Operation 713 'load' 'Bbuf_49_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 714 [2/2] (3.25ns)   --->   "%Bbuf_49_load_1 = load i8 %Bbuf_49_addr_1" [src/mmult.cpp:49]   --->   Operation 714 'load' 'Bbuf_49_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 715 [2/2] (3.25ns)   --->   "%Bbuf_50_load = load i8 %Bbuf_50_addr" [src/mmult.cpp:50]   --->   Operation 715 'load' 'Bbuf_50_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 716 [2/2] (3.25ns)   --->   "%Bbuf_50_load_1 = load i8 %Bbuf_50_addr_1" [src/mmult.cpp:49]   --->   Operation 716 'load' 'Bbuf_50_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 717 [2/2] (3.25ns)   --->   "%Bbuf_51_load = load i8 %Bbuf_51_addr" [src/mmult.cpp:50]   --->   Operation 717 'load' 'Bbuf_51_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 718 [2/2] (3.25ns)   --->   "%Bbuf_51_load_1 = load i8 %Bbuf_51_addr_1" [src/mmult.cpp:49]   --->   Operation 718 'load' 'Bbuf_51_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 719 [2/2] (3.25ns)   --->   "%Bbuf_52_load = load i8 %Bbuf_52_addr" [src/mmult.cpp:50]   --->   Operation 719 'load' 'Bbuf_52_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 720 [2/2] (3.25ns)   --->   "%Bbuf_52_load_1 = load i8 %Bbuf_52_addr_1" [src/mmult.cpp:49]   --->   Operation 720 'load' 'Bbuf_52_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 721 [2/2] (3.25ns)   --->   "%Bbuf_53_load = load i8 %Bbuf_53_addr" [src/mmult.cpp:50]   --->   Operation 721 'load' 'Bbuf_53_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 722 [2/2] (3.25ns)   --->   "%Bbuf_53_load_1 = load i8 %Bbuf_53_addr_1" [src/mmult.cpp:49]   --->   Operation 722 'load' 'Bbuf_53_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 723 [2/2] (3.25ns)   --->   "%Bbuf_54_load = load i8 %Bbuf_54_addr" [src/mmult.cpp:50]   --->   Operation 723 'load' 'Bbuf_54_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 724 [2/2] (3.25ns)   --->   "%Bbuf_54_load_1 = load i8 %Bbuf_54_addr_1" [src/mmult.cpp:49]   --->   Operation 724 'load' 'Bbuf_54_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 725 [2/2] (3.25ns)   --->   "%Bbuf_55_load = load i8 %Bbuf_55_addr" [src/mmult.cpp:50]   --->   Operation 725 'load' 'Bbuf_55_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 726 [2/2] (3.25ns)   --->   "%Bbuf_55_load_1 = load i8 %Bbuf_55_addr_1" [src/mmult.cpp:49]   --->   Operation 726 'load' 'Bbuf_55_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 727 [2/2] (3.25ns)   --->   "%Bbuf_56_load = load i8 %Bbuf_56_addr" [src/mmult.cpp:50]   --->   Operation 727 'load' 'Bbuf_56_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 728 [2/2] (3.25ns)   --->   "%Bbuf_56_load_1 = load i8 %Bbuf_56_addr_1" [src/mmult.cpp:49]   --->   Operation 728 'load' 'Bbuf_56_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 729 [2/2] (3.25ns)   --->   "%Bbuf_57_load = load i8 %Bbuf_57_addr" [src/mmult.cpp:50]   --->   Operation 729 'load' 'Bbuf_57_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 730 [2/2] (3.25ns)   --->   "%Bbuf_57_load_1 = load i8 %Bbuf_57_addr_1" [src/mmult.cpp:49]   --->   Operation 730 'load' 'Bbuf_57_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 731 [2/2] (3.25ns)   --->   "%Bbuf_58_load = load i8 %Bbuf_58_addr" [src/mmult.cpp:50]   --->   Operation 731 'load' 'Bbuf_58_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 732 [2/2] (3.25ns)   --->   "%Bbuf_58_load_1 = load i8 %Bbuf_58_addr_1" [src/mmult.cpp:49]   --->   Operation 732 'load' 'Bbuf_58_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 733 [2/2] (3.25ns)   --->   "%Bbuf_59_load = load i8 %Bbuf_59_addr" [src/mmult.cpp:50]   --->   Operation 733 'load' 'Bbuf_59_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 734 [2/2] (3.25ns)   --->   "%Bbuf_59_load_1 = load i8 %Bbuf_59_addr_1" [src/mmult.cpp:49]   --->   Operation 734 'load' 'Bbuf_59_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 735 [2/2] (3.25ns)   --->   "%Bbuf_60_load = load i8 %Bbuf_60_addr" [src/mmult.cpp:50]   --->   Operation 735 'load' 'Bbuf_60_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 736 [2/2] (3.25ns)   --->   "%Bbuf_60_load_1 = load i8 %Bbuf_60_addr_1" [src/mmult.cpp:49]   --->   Operation 736 'load' 'Bbuf_60_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 737 [2/2] (3.25ns)   --->   "%Bbuf_61_load = load i8 %Bbuf_61_addr" [src/mmult.cpp:50]   --->   Operation 737 'load' 'Bbuf_61_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 738 [2/2] (3.25ns)   --->   "%Bbuf_61_load_1 = load i8 %Bbuf_61_addr_1" [src/mmult.cpp:49]   --->   Operation 738 'load' 'Bbuf_61_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 739 [2/2] (3.25ns)   --->   "%Bbuf_62_load = load i8 %Bbuf_62_addr" [src/mmult.cpp:50]   --->   Operation 739 'load' 'Bbuf_62_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 740 [2/2] (3.25ns)   --->   "%Bbuf_62_load_1 = load i8 %Bbuf_62_addr_1" [src/mmult.cpp:49]   --->   Operation 740 'load' 'Bbuf_62_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 741 [2/2] (3.25ns)   --->   "%Bbuf_63_load = load i8 %Bbuf_63_addr" [src/mmult.cpp:50]   --->   Operation 741 'load' 'Bbuf_63_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 742 [2/2] (3.25ns)   --->   "%Bbuf_63_load_1 = load i8 %Bbuf_63_addr_1" [src/mmult.cpp:49]   --->   Operation 742 'load' 'Bbuf_63_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 14 <SV = 13> <Delay = 5.08>
ST_14 : Operation 743 [1/1] (0.00ns)   --->   "%result_buf_load = load i128 %result_buf"   --->   Operation 743 'load' 'result_buf_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 744 [1/2] (3.25ns)   --->   "%Abuf_load = load i8 %Abuf_addr" [src/mmult.cpp:49]   --->   Operation 744 'load' 'Abuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 745 [1/2] (3.25ns)   --->   "%Abuf_1_load = load i8 %Abuf_1_addr" [src/mmult.cpp:49]   --->   Operation 745 'load' 'Abuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 746 [1/2] (3.25ns)   --->   "%Abuf_2_load = load i8 %Abuf_2_addr" [src/mmult.cpp:49]   --->   Operation 746 'load' 'Abuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 747 [1/2] (3.25ns)   --->   "%Abuf_3_load = load i8 %Abuf_3_addr" [src/mmult.cpp:49]   --->   Operation 747 'load' 'Abuf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 748 [1/2] (3.25ns)   --->   "%Abuf_4_load = load i8 %Abuf_4_addr" [src/mmult.cpp:49]   --->   Operation 748 'load' 'Abuf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 749 [1/2] (3.25ns)   --->   "%Abuf_5_load = load i8 %Abuf_5_addr" [src/mmult.cpp:49]   --->   Operation 749 'load' 'Abuf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 750 [1/2] (3.25ns)   --->   "%Abuf_6_load = load i8 %Abuf_6_addr" [src/mmult.cpp:49]   --->   Operation 750 'load' 'Abuf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 751 [1/2] (3.25ns)   --->   "%Abuf_7_load = load i8 %Abuf_7_addr" [src/mmult.cpp:49]   --->   Operation 751 'load' 'Abuf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 752 [1/2] (3.25ns)   --->   "%Abuf_8_load = load i8 %Abuf_8_addr" [src/mmult.cpp:49]   --->   Operation 752 'load' 'Abuf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 753 [1/2] (3.25ns)   --->   "%Abuf_9_load = load i8 %Abuf_9_addr" [src/mmult.cpp:49]   --->   Operation 753 'load' 'Abuf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 754 [1/2] (3.25ns)   --->   "%Abuf_10_load = load i8 %Abuf_10_addr" [src/mmult.cpp:49]   --->   Operation 754 'load' 'Abuf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 755 [1/2] (3.25ns)   --->   "%Abuf_11_load = load i8 %Abuf_11_addr" [src/mmult.cpp:49]   --->   Operation 755 'load' 'Abuf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 756 [1/2] (3.25ns)   --->   "%Abuf_12_load = load i8 %Abuf_12_addr" [src/mmult.cpp:49]   --->   Operation 756 'load' 'Abuf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 757 [1/2] (3.25ns)   --->   "%Abuf_13_load = load i8 %Abuf_13_addr" [src/mmult.cpp:49]   --->   Operation 757 'load' 'Abuf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 758 [1/2] (3.25ns)   --->   "%Abuf_14_load = load i8 %Abuf_14_addr" [src/mmult.cpp:49]   --->   Operation 758 'load' 'Abuf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 759 [1/2] (3.25ns)   --->   "%Abuf_15_load = load i8 %Abuf_15_addr" [src/mmult.cpp:49]   --->   Operation 759 'load' 'Abuf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 760 [1/2] (3.25ns)   --->   "%Abuf_16_load = load i8 %Abuf_16_addr" [src/mmult.cpp:49]   --->   Operation 760 'load' 'Abuf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 761 [1/2] (3.25ns)   --->   "%Abuf_17_load = load i8 %Abuf_17_addr" [src/mmult.cpp:49]   --->   Operation 761 'load' 'Abuf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 762 [1/2] (3.25ns)   --->   "%Abuf_18_load = load i8 %Abuf_18_addr" [src/mmult.cpp:49]   --->   Operation 762 'load' 'Abuf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 763 [1/2] (3.25ns)   --->   "%Abuf_19_load = load i8 %Abuf_19_addr" [src/mmult.cpp:49]   --->   Operation 763 'load' 'Abuf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 764 [1/2] (3.25ns)   --->   "%Abuf_20_load = load i8 %Abuf_20_addr" [src/mmult.cpp:49]   --->   Operation 764 'load' 'Abuf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 765 [1/2] (3.25ns)   --->   "%Abuf_21_load = load i8 %Abuf_21_addr" [src/mmult.cpp:49]   --->   Operation 765 'load' 'Abuf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 766 [1/2] (3.25ns)   --->   "%Abuf_22_load = load i8 %Abuf_22_addr" [src/mmult.cpp:49]   --->   Operation 766 'load' 'Abuf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 767 [1/2] (3.25ns)   --->   "%Abuf_23_load = load i8 %Abuf_23_addr" [src/mmult.cpp:49]   --->   Operation 767 'load' 'Abuf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 768 [1/2] (3.25ns)   --->   "%Abuf_24_load = load i8 %Abuf_24_addr" [src/mmult.cpp:49]   --->   Operation 768 'load' 'Abuf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 769 [1/2] (3.25ns)   --->   "%Abuf_25_load = load i8 %Abuf_25_addr" [src/mmult.cpp:49]   --->   Operation 769 'load' 'Abuf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 770 [1/2] (3.25ns)   --->   "%Abuf_26_load = load i8 %Abuf_26_addr" [src/mmult.cpp:49]   --->   Operation 770 'load' 'Abuf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 771 [1/2] (3.25ns)   --->   "%Abuf_27_load = load i8 %Abuf_27_addr" [src/mmult.cpp:49]   --->   Operation 771 'load' 'Abuf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 772 [1/2] (3.25ns)   --->   "%Abuf_28_load = load i8 %Abuf_28_addr" [src/mmult.cpp:49]   --->   Operation 772 'load' 'Abuf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 773 [1/2] (3.25ns)   --->   "%Abuf_29_load = load i8 %Abuf_29_addr" [src/mmult.cpp:49]   --->   Operation 773 'load' 'Abuf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 774 [1/2] (3.25ns)   --->   "%Abuf_30_load = load i8 %Abuf_30_addr" [src/mmult.cpp:49]   --->   Operation 774 'load' 'Abuf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 775 [1/2] (3.25ns)   --->   "%Abuf_31_load = load i8 %Abuf_31_addr" [src/mmult.cpp:49]   --->   Operation 775 'load' 'Abuf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 776 [1/2] (3.25ns)   --->   "%Abuf_32_load = load i8 %Abuf_32_addr" [src/mmult.cpp:49]   --->   Operation 776 'load' 'Abuf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 777 [1/2] (3.25ns)   --->   "%Abuf_33_load = load i8 %Abuf_33_addr" [src/mmult.cpp:49]   --->   Operation 777 'load' 'Abuf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 778 [1/2] (3.25ns)   --->   "%Abuf_34_load = load i8 %Abuf_34_addr" [src/mmult.cpp:49]   --->   Operation 778 'load' 'Abuf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 779 [1/2] (3.25ns)   --->   "%Abuf_35_load = load i8 %Abuf_35_addr" [src/mmult.cpp:49]   --->   Operation 779 'load' 'Abuf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 780 [1/2] (3.25ns)   --->   "%Abuf_36_load = load i8 %Abuf_36_addr" [src/mmult.cpp:49]   --->   Operation 780 'load' 'Abuf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 781 [1/2] (3.25ns)   --->   "%Abuf_37_load = load i8 %Abuf_37_addr" [src/mmult.cpp:49]   --->   Operation 781 'load' 'Abuf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 782 [1/2] (3.25ns)   --->   "%Abuf_38_load = load i8 %Abuf_38_addr" [src/mmult.cpp:49]   --->   Operation 782 'load' 'Abuf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 783 [1/2] (3.25ns)   --->   "%Abuf_39_load = load i8 %Abuf_39_addr" [src/mmult.cpp:49]   --->   Operation 783 'load' 'Abuf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 784 [1/2] (3.25ns)   --->   "%Abuf_40_load = load i8 %Abuf_40_addr" [src/mmult.cpp:49]   --->   Operation 784 'load' 'Abuf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 785 [1/2] (3.25ns)   --->   "%Abuf_41_load = load i8 %Abuf_41_addr" [src/mmult.cpp:49]   --->   Operation 785 'load' 'Abuf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 786 [1/2] (3.25ns)   --->   "%Abuf_42_load = load i8 %Abuf_42_addr" [src/mmult.cpp:49]   --->   Operation 786 'load' 'Abuf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 787 [1/2] (3.25ns)   --->   "%Abuf_43_load = load i8 %Abuf_43_addr" [src/mmult.cpp:49]   --->   Operation 787 'load' 'Abuf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 788 [1/2] (3.25ns)   --->   "%Abuf_44_load = load i8 %Abuf_44_addr" [src/mmult.cpp:49]   --->   Operation 788 'load' 'Abuf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 789 [1/2] (3.25ns)   --->   "%Abuf_45_load = load i8 %Abuf_45_addr" [src/mmult.cpp:49]   --->   Operation 789 'load' 'Abuf_45_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 790 [1/2] (3.25ns)   --->   "%Abuf_46_load = load i8 %Abuf_46_addr" [src/mmult.cpp:49]   --->   Operation 790 'load' 'Abuf_46_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 791 [1/2] (3.25ns)   --->   "%Abuf_47_load = load i8 %Abuf_47_addr" [src/mmult.cpp:49]   --->   Operation 791 'load' 'Abuf_47_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 792 [1/2] (3.25ns)   --->   "%Abuf_48_load = load i8 %Abuf_48_addr" [src/mmult.cpp:49]   --->   Operation 792 'load' 'Abuf_48_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 793 [1/2] (3.25ns)   --->   "%Abuf_load_1 = load i8 %Abuf_addr_1" [src/mmult.cpp:49]   --->   Operation 793 'load' 'Abuf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 794 [1/2] (3.25ns)   --->   "%Abuf_1_load_1 = load i8 %Abuf_1_addr_1" [src/mmult.cpp:49]   --->   Operation 794 'load' 'Abuf_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 795 [1/2] (3.25ns)   --->   "%Abuf_2_load_1 = load i8 %Abuf_2_addr_1" [src/mmult.cpp:49]   --->   Operation 795 'load' 'Abuf_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 796 [1/2] (3.25ns)   --->   "%Abuf_3_load_1 = load i8 %Abuf_3_addr_1" [src/mmult.cpp:49]   --->   Operation 796 'load' 'Abuf_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 797 [1/2] (3.25ns)   --->   "%Abuf_4_load_1 = load i8 %Abuf_4_addr_1" [src/mmult.cpp:49]   --->   Operation 797 'load' 'Abuf_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 798 [1/2] (3.25ns)   --->   "%Abuf_5_load_1 = load i8 %Abuf_5_addr_1" [src/mmult.cpp:49]   --->   Operation 798 'load' 'Abuf_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 799 [1/2] (3.25ns)   --->   "%Abuf_6_load_1 = load i8 %Abuf_6_addr_1" [src/mmult.cpp:49]   --->   Operation 799 'load' 'Abuf_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 800 [1/2] (3.25ns)   --->   "%Abuf_7_load_1 = load i8 %Abuf_7_addr_1" [src/mmult.cpp:49]   --->   Operation 800 'load' 'Abuf_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 801 [1/2] (3.25ns)   --->   "%Abuf_8_load_1 = load i8 %Abuf_8_addr_1" [src/mmult.cpp:49]   --->   Operation 801 'load' 'Abuf_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 802 [1/2] (3.25ns)   --->   "%Abuf_9_load_1 = load i8 %Abuf_9_addr_1" [src/mmult.cpp:49]   --->   Operation 802 'load' 'Abuf_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 803 [1/2] (3.25ns)   --->   "%Abuf_10_load_1 = load i8 %Abuf_10_addr_1" [src/mmult.cpp:49]   --->   Operation 803 'load' 'Abuf_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 804 [1/2] (3.25ns)   --->   "%Abuf_11_load_1 = load i8 %Abuf_11_addr_1" [src/mmult.cpp:49]   --->   Operation 804 'load' 'Abuf_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 805 [1/2] (3.25ns)   --->   "%Abuf_12_load_1 = load i8 %Abuf_12_addr_1" [src/mmult.cpp:49]   --->   Operation 805 'load' 'Abuf_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 806 [1/2] (3.25ns)   --->   "%Abuf_13_load_1 = load i8 %Abuf_13_addr_1" [src/mmult.cpp:49]   --->   Operation 806 'load' 'Abuf_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 807 [1/2] (3.25ns)   --->   "%Abuf_14_load_1 = load i8 %Abuf_14_addr_1" [src/mmult.cpp:49]   --->   Operation 807 'load' 'Abuf_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 808 [1/2] (3.25ns)   --->   "%Abuf_15_load_1 = load i8 %Abuf_15_addr_1" [src/mmult.cpp:49]   --->   Operation 808 'load' 'Abuf_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 809 [1/2] (3.25ns)   --->   "%Abuf_16_load_1 = load i8 %Abuf_16_addr_1" [src/mmult.cpp:49]   --->   Operation 809 'load' 'Abuf_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 810 [1/2] (3.25ns)   --->   "%Abuf_17_load_1 = load i8 %Abuf_17_addr_1" [src/mmult.cpp:49]   --->   Operation 810 'load' 'Abuf_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 811 [1/2] (3.25ns)   --->   "%Abuf_18_load_1 = load i8 %Abuf_18_addr_1" [src/mmult.cpp:49]   --->   Operation 811 'load' 'Abuf_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 812 [1/2] (3.25ns)   --->   "%Abuf_19_load_1 = load i8 %Abuf_19_addr_1" [src/mmult.cpp:49]   --->   Operation 812 'load' 'Abuf_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 813 [1/2] (3.25ns)   --->   "%Abuf_20_load_1 = load i8 %Abuf_20_addr_1" [src/mmult.cpp:49]   --->   Operation 813 'load' 'Abuf_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 814 [1/2] (3.25ns)   --->   "%Abuf_21_load_1 = load i8 %Abuf_21_addr_1" [src/mmult.cpp:49]   --->   Operation 814 'load' 'Abuf_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 815 [1/2] (3.25ns)   --->   "%Abuf_22_load_1 = load i8 %Abuf_22_addr_1" [src/mmult.cpp:49]   --->   Operation 815 'load' 'Abuf_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 816 [1/2] (3.25ns)   --->   "%Abuf_23_load_1 = load i8 %Abuf_23_addr_1" [src/mmult.cpp:49]   --->   Operation 816 'load' 'Abuf_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 817 [1/2] (3.25ns)   --->   "%Abuf_24_load_1 = load i8 %Abuf_24_addr_1" [src/mmult.cpp:49]   --->   Operation 817 'load' 'Abuf_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 818 [1/2] (3.25ns)   --->   "%Abuf_25_load_1 = load i8 %Abuf_25_addr_1" [src/mmult.cpp:49]   --->   Operation 818 'load' 'Abuf_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 819 [1/2] (3.25ns)   --->   "%Abuf_26_load_1 = load i8 %Abuf_26_addr_1" [src/mmult.cpp:49]   --->   Operation 819 'load' 'Abuf_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 820 [1/2] (3.25ns)   --->   "%Abuf_27_load_1 = load i8 %Abuf_27_addr_1" [src/mmult.cpp:49]   --->   Operation 820 'load' 'Abuf_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 821 [1/2] (3.25ns)   --->   "%Abuf_28_load_1 = load i8 %Abuf_28_addr_1" [src/mmult.cpp:49]   --->   Operation 821 'load' 'Abuf_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 822 [1/2] (3.25ns)   --->   "%Abuf_29_load_1 = load i8 %Abuf_29_addr_1" [src/mmult.cpp:49]   --->   Operation 822 'load' 'Abuf_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 823 [1/2] (3.25ns)   --->   "%Abuf_30_load_1 = load i8 %Abuf_30_addr_1" [src/mmult.cpp:49]   --->   Operation 823 'load' 'Abuf_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 824 [1/2] (3.25ns)   --->   "%Abuf_31_load_1 = load i8 %Abuf_31_addr_1" [src/mmult.cpp:49]   --->   Operation 824 'load' 'Abuf_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 825 [1/2] (3.25ns)   --->   "%Abuf_32_load_1 = load i8 %Abuf_32_addr_1" [src/mmult.cpp:49]   --->   Operation 825 'load' 'Abuf_32_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 826 [1/2] (3.25ns)   --->   "%Abuf_33_load_1 = load i8 %Abuf_33_addr_1" [src/mmult.cpp:49]   --->   Operation 826 'load' 'Abuf_33_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 827 [1/2] (3.25ns)   --->   "%Abuf_34_load_1 = load i8 %Abuf_34_addr_1" [src/mmult.cpp:49]   --->   Operation 827 'load' 'Abuf_34_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 828 [1/2] (3.25ns)   --->   "%Abuf_35_load_1 = load i8 %Abuf_35_addr_1" [src/mmult.cpp:49]   --->   Operation 828 'load' 'Abuf_35_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 829 [1/2] (3.25ns)   --->   "%Abuf_36_load_1 = load i8 %Abuf_36_addr_1" [src/mmult.cpp:49]   --->   Operation 829 'load' 'Abuf_36_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 830 [1/2] (3.25ns)   --->   "%Abuf_37_load_1 = load i8 %Abuf_37_addr_1" [src/mmult.cpp:49]   --->   Operation 830 'load' 'Abuf_37_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 831 [1/2] (3.25ns)   --->   "%Abuf_38_load_1 = load i8 %Abuf_38_addr_1" [src/mmult.cpp:49]   --->   Operation 831 'load' 'Abuf_38_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 832 [1/2] (3.25ns)   --->   "%Abuf_39_load_1 = load i8 %Abuf_39_addr_1" [src/mmult.cpp:49]   --->   Operation 832 'load' 'Abuf_39_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 833 [1/2] (3.25ns)   --->   "%Abuf_40_load_1 = load i8 %Abuf_40_addr_1" [src/mmult.cpp:49]   --->   Operation 833 'load' 'Abuf_40_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 834 [1/2] (3.25ns)   --->   "%Abuf_41_load_1 = load i8 %Abuf_41_addr_1" [src/mmult.cpp:49]   --->   Operation 834 'load' 'Abuf_41_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 835 [1/2] (3.25ns)   --->   "%Abuf_42_load_1 = load i8 %Abuf_42_addr_1" [src/mmult.cpp:49]   --->   Operation 835 'load' 'Abuf_42_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 836 [1/2] (3.25ns)   --->   "%Abuf_43_load_1 = load i8 %Abuf_43_addr_1" [src/mmult.cpp:49]   --->   Operation 836 'load' 'Abuf_43_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 837 [1/2] (3.25ns)   --->   "%Abuf_44_load_1 = load i8 %Abuf_44_addr_1" [src/mmult.cpp:49]   --->   Operation 837 'load' 'Abuf_44_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 838 [1/2] (3.25ns)   --->   "%Abuf_45_load_1 = load i8 %Abuf_45_addr_1" [src/mmult.cpp:49]   --->   Operation 838 'load' 'Abuf_45_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 839 [1/2] (3.25ns)   --->   "%Abuf_46_load_1 = load i8 %Abuf_46_addr_1" [src/mmult.cpp:49]   --->   Operation 839 'load' 'Abuf_46_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 840 [1/2] (3.25ns)   --->   "%Abuf_47_load_1 = load i8 %Abuf_47_addr_1" [src/mmult.cpp:49]   --->   Operation 840 'load' 'Abuf_47_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 841 [1/2] (3.25ns)   --->   "%Abuf_48_load_1 = load i8 %Abuf_48_addr_1" [src/mmult.cpp:49]   --->   Operation 841 'load' 'Abuf_48_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 842 [1/2] (3.25ns)   --->   "%Abuf_49_load = load i8 %Abuf_49_addr" [src/mmult.cpp:49]   --->   Operation 842 'load' 'Abuf_49_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 843 [1/2] (3.25ns)   --->   "%Abuf_49_load_1 = load i8 %Abuf_49_addr_1" [src/mmult.cpp:49]   --->   Operation 843 'load' 'Abuf_49_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 844 [1/2] (3.25ns)   --->   "%Abuf_50_load = load i8 %Abuf_50_addr" [src/mmult.cpp:49]   --->   Operation 844 'load' 'Abuf_50_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 845 [1/2] (3.25ns)   --->   "%Abuf_50_load_1 = load i8 %Abuf_50_addr_1" [src/mmult.cpp:49]   --->   Operation 845 'load' 'Abuf_50_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 846 [1/2] (3.25ns)   --->   "%Abuf_51_load = load i8 %Abuf_51_addr" [src/mmult.cpp:49]   --->   Operation 846 'load' 'Abuf_51_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 847 [1/2] (3.25ns)   --->   "%Abuf_51_load_1 = load i8 %Abuf_51_addr_1" [src/mmult.cpp:49]   --->   Operation 847 'load' 'Abuf_51_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 848 [1/2] (3.25ns)   --->   "%Abuf_52_load = load i8 %Abuf_52_addr" [src/mmult.cpp:49]   --->   Operation 848 'load' 'Abuf_52_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 849 [1/2] (3.25ns)   --->   "%Abuf_52_load_1 = load i8 %Abuf_52_addr_1" [src/mmult.cpp:49]   --->   Operation 849 'load' 'Abuf_52_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 850 [1/2] (3.25ns)   --->   "%Abuf_53_load = load i8 %Abuf_53_addr" [src/mmult.cpp:49]   --->   Operation 850 'load' 'Abuf_53_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 851 [1/2] (3.25ns)   --->   "%Abuf_53_load_1 = load i8 %Abuf_53_addr_1" [src/mmult.cpp:49]   --->   Operation 851 'load' 'Abuf_53_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 852 [1/2] (3.25ns)   --->   "%Abuf_54_load = load i8 %Abuf_54_addr" [src/mmult.cpp:49]   --->   Operation 852 'load' 'Abuf_54_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 853 [1/2] (3.25ns)   --->   "%Abuf_54_load_1 = load i8 %Abuf_54_addr_1" [src/mmult.cpp:49]   --->   Operation 853 'load' 'Abuf_54_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 854 [1/2] (3.25ns)   --->   "%Abuf_55_load = load i8 %Abuf_55_addr" [src/mmult.cpp:49]   --->   Operation 854 'load' 'Abuf_55_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 855 [1/2] (3.25ns)   --->   "%Abuf_55_load_1 = load i8 %Abuf_55_addr_1" [src/mmult.cpp:49]   --->   Operation 855 'load' 'Abuf_55_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 856 [1/2] (3.25ns)   --->   "%Abuf_56_load = load i8 %Abuf_56_addr" [src/mmult.cpp:49]   --->   Operation 856 'load' 'Abuf_56_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 857 [1/2] (3.25ns)   --->   "%Abuf_56_load_1 = load i8 %Abuf_56_addr_1" [src/mmult.cpp:49]   --->   Operation 857 'load' 'Abuf_56_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 858 [1/2] (3.25ns)   --->   "%Abuf_57_load = load i8 %Abuf_57_addr" [src/mmult.cpp:49]   --->   Operation 858 'load' 'Abuf_57_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 859 [1/2] (3.25ns)   --->   "%Abuf_57_load_1 = load i8 %Abuf_57_addr_1" [src/mmult.cpp:49]   --->   Operation 859 'load' 'Abuf_57_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 860 [1/2] (3.25ns)   --->   "%Abuf_58_load = load i8 %Abuf_58_addr" [src/mmult.cpp:49]   --->   Operation 860 'load' 'Abuf_58_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 861 [1/2] (3.25ns)   --->   "%Abuf_58_load_1 = load i8 %Abuf_58_addr_1" [src/mmult.cpp:49]   --->   Operation 861 'load' 'Abuf_58_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 862 [1/2] (3.25ns)   --->   "%Abuf_59_load = load i8 %Abuf_59_addr" [src/mmult.cpp:49]   --->   Operation 862 'load' 'Abuf_59_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 863 [1/2] (3.25ns)   --->   "%Abuf_59_load_1 = load i8 %Abuf_59_addr_1" [src/mmult.cpp:49]   --->   Operation 863 'load' 'Abuf_59_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 864 [1/2] (3.25ns)   --->   "%Abuf_60_load = load i8 %Abuf_60_addr" [src/mmult.cpp:49]   --->   Operation 864 'load' 'Abuf_60_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 865 [1/2] (3.25ns)   --->   "%Abuf_60_load_1 = load i8 %Abuf_60_addr_1" [src/mmult.cpp:49]   --->   Operation 865 'load' 'Abuf_60_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 866 [1/2] (3.25ns)   --->   "%Abuf_61_load = load i8 %Abuf_61_addr" [src/mmult.cpp:49]   --->   Operation 866 'load' 'Abuf_61_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 867 [1/2] (3.25ns)   --->   "%Abuf_61_load_1 = load i8 %Abuf_61_addr_1" [src/mmult.cpp:49]   --->   Operation 867 'load' 'Abuf_61_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 868 [1/2] (3.25ns)   --->   "%Abuf_62_load = load i8 %Abuf_62_addr" [src/mmult.cpp:49]   --->   Operation 868 'load' 'Abuf_62_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 869 [1/2] (3.25ns)   --->   "%Abuf_62_load_1 = load i8 %Abuf_62_addr_1" [src/mmult.cpp:49]   --->   Operation 869 'load' 'Abuf_62_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 870 [1/2] (3.25ns)   --->   "%Abuf_63_load = load i8 %Abuf_63_addr" [src/mmult.cpp:49]   --->   Operation 870 'load' 'Abuf_63_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 871 [1/2] (3.25ns)   --->   "%Abuf_63_load_1 = load i8 %Abuf_63_addr_1" [src/mmult.cpp:49]   --->   Operation 871 'load' 'Abuf_63_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 872 [1/2] (3.25ns)   --->   "%Bbuf_load = load i8 %Bbuf_addr" [src/mmult.cpp:50]   --->   Operation 872 'load' 'Bbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 873 [1/2] (3.25ns)   --->   "%Bbuf_1_load = load i8 %Bbuf_1_addr" [src/mmult.cpp:50]   --->   Operation 873 'load' 'Bbuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 874 [1/2] (3.25ns)   --->   "%Bbuf_2_load = load i8 %Bbuf_2_addr" [src/mmult.cpp:50]   --->   Operation 874 'load' 'Bbuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 875 [1/2] (3.25ns)   --->   "%Bbuf_3_load = load i8 %Bbuf_3_addr" [src/mmult.cpp:50]   --->   Operation 875 'load' 'Bbuf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 876 [1/2] (3.25ns)   --->   "%Bbuf_4_load = load i8 %Bbuf_4_addr" [src/mmult.cpp:50]   --->   Operation 876 'load' 'Bbuf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 877 [1/2] (3.25ns)   --->   "%Bbuf_5_load = load i8 %Bbuf_5_addr" [src/mmult.cpp:50]   --->   Operation 877 'load' 'Bbuf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 878 [1/2] (3.25ns)   --->   "%Bbuf_6_load = load i8 %Bbuf_6_addr" [src/mmult.cpp:50]   --->   Operation 878 'load' 'Bbuf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 879 [1/2] (3.25ns)   --->   "%Bbuf_7_load = load i8 %Bbuf_7_addr" [src/mmult.cpp:50]   --->   Operation 879 'load' 'Bbuf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 880 [1/2] (3.25ns)   --->   "%Bbuf_8_load = load i8 %Bbuf_8_addr" [src/mmult.cpp:50]   --->   Operation 880 'load' 'Bbuf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 881 [1/2] (3.25ns)   --->   "%Bbuf_9_load = load i8 %Bbuf_9_addr" [src/mmult.cpp:50]   --->   Operation 881 'load' 'Bbuf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 882 [1/2] (3.25ns)   --->   "%Bbuf_10_load = load i8 %Bbuf_10_addr" [src/mmult.cpp:50]   --->   Operation 882 'load' 'Bbuf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 883 [1/2] (3.25ns)   --->   "%Bbuf_11_load = load i8 %Bbuf_11_addr" [src/mmult.cpp:50]   --->   Operation 883 'load' 'Bbuf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 884 [1/2] (3.25ns)   --->   "%Bbuf_12_load = load i8 %Bbuf_12_addr" [src/mmult.cpp:50]   --->   Operation 884 'load' 'Bbuf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 885 [1/2] (3.25ns)   --->   "%Bbuf_13_load = load i8 %Bbuf_13_addr" [src/mmult.cpp:50]   --->   Operation 885 'load' 'Bbuf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 886 [1/2] (3.25ns)   --->   "%Bbuf_14_load = load i8 %Bbuf_14_addr" [src/mmult.cpp:50]   --->   Operation 886 'load' 'Bbuf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 887 [1/2] (3.25ns)   --->   "%Bbuf_15_load = load i8 %Bbuf_15_addr" [src/mmult.cpp:50]   --->   Operation 887 'load' 'Bbuf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 888 [1/2] (3.25ns)   --->   "%Bbuf_16_load = load i8 %Bbuf_16_addr" [src/mmult.cpp:50]   --->   Operation 888 'load' 'Bbuf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 889 [1/2] (3.25ns)   --->   "%Bbuf_17_load = load i8 %Bbuf_17_addr" [src/mmult.cpp:50]   --->   Operation 889 'load' 'Bbuf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 890 [1/2] (3.25ns)   --->   "%Bbuf_18_load = load i8 %Bbuf_18_addr" [src/mmult.cpp:50]   --->   Operation 890 'load' 'Bbuf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 891 [1/2] (3.25ns)   --->   "%Bbuf_19_load = load i8 %Bbuf_19_addr" [src/mmult.cpp:50]   --->   Operation 891 'load' 'Bbuf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 892 [1/2] (3.25ns)   --->   "%Bbuf_20_load = load i8 %Bbuf_20_addr" [src/mmult.cpp:50]   --->   Operation 892 'load' 'Bbuf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 893 [1/2] (3.25ns)   --->   "%Bbuf_21_load = load i8 %Bbuf_21_addr" [src/mmult.cpp:50]   --->   Operation 893 'load' 'Bbuf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 894 [1/2] (3.25ns)   --->   "%Bbuf_22_load = load i8 %Bbuf_22_addr" [src/mmult.cpp:50]   --->   Operation 894 'load' 'Bbuf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 895 [1/2] (3.25ns)   --->   "%Bbuf_23_load = load i8 %Bbuf_23_addr" [src/mmult.cpp:50]   --->   Operation 895 'load' 'Bbuf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 896 [1/2] (3.25ns)   --->   "%Bbuf_24_load = load i8 %Bbuf_24_addr" [src/mmult.cpp:50]   --->   Operation 896 'load' 'Bbuf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 897 [1/2] (3.25ns)   --->   "%Bbuf_25_load = load i8 %Bbuf_25_addr" [src/mmult.cpp:50]   --->   Operation 897 'load' 'Bbuf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 898 [1/2] (3.25ns)   --->   "%Bbuf_26_load = load i8 %Bbuf_26_addr" [src/mmult.cpp:50]   --->   Operation 898 'load' 'Bbuf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 899 [1/2] (3.25ns)   --->   "%Bbuf_27_load = load i8 %Bbuf_27_addr" [src/mmult.cpp:50]   --->   Operation 899 'load' 'Bbuf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 900 [1/2] (3.25ns)   --->   "%Bbuf_28_load = load i8 %Bbuf_28_addr" [src/mmult.cpp:50]   --->   Operation 900 'load' 'Bbuf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 901 [1/2] (3.25ns)   --->   "%Bbuf_29_load = load i8 %Bbuf_29_addr" [src/mmult.cpp:50]   --->   Operation 901 'load' 'Bbuf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 902 [1/2] (3.25ns)   --->   "%Bbuf_30_load = load i8 %Bbuf_30_addr" [src/mmult.cpp:50]   --->   Operation 902 'load' 'Bbuf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 903 [1/2] (3.25ns)   --->   "%Bbuf_31_load = load i8 %Bbuf_31_addr" [src/mmult.cpp:50]   --->   Operation 903 'load' 'Bbuf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 904 [1/2] (3.25ns)   --->   "%Bbuf_32_load = load i8 %Bbuf_32_addr" [src/mmult.cpp:50]   --->   Operation 904 'load' 'Bbuf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 905 [1/2] (3.25ns)   --->   "%Bbuf_33_load = load i8 %Bbuf_33_addr" [src/mmult.cpp:50]   --->   Operation 905 'load' 'Bbuf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 906 [1/2] (3.25ns)   --->   "%Bbuf_34_load = load i8 %Bbuf_34_addr" [src/mmult.cpp:50]   --->   Operation 906 'load' 'Bbuf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 907 [1/2] (3.25ns)   --->   "%Bbuf_35_load = load i8 %Bbuf_35_addr" [src/mmult.cpp:50]   --->   Operation 907 'load' 'Bbuf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 908 [1/2] (3.25ns)   --->   "%Bbuf_36_load = load i8 %Bbuf_36_addr" [src/mmult.cpp:50]   --->   Operation 908 'load' 'Bbuf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 909 [1/2] (3.25ns)   --->   "%Bbuf_37_load = load i8 %Bbuf_37_addr" [src/mmult.cpp:50]   --->   Operation 909 'load' 'Bbuf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 910 [1/2] (3.25ns)   --->   "%Bbuf_38_load = load i8 %Bbuf_38_addr" [src/mmult.cpp:50]   --->   Operation 910 'load' 'Bbuf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 911 [1/2] (3.25ns)   --->   "%Bbuf_39_load = load i8 %Bbuf_39_addr" [src/mmult.cpp:50]   --->   Operation 911 'load' 'Bbuf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 912 [1/2] (3.25ns)   --->   "%Bbuf_40_load = load i8 %Bbuf_40_addr" [src/mmult.cpp:50]   --->   Operation 912 'load' 'Bbuf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 913 [1/2] (3.25ns)   --->   "%Bbuf_41_load = load i8 %Bbuf_41_addr" [src/mmult.cpp:50]   --->   Operation 913 'load' 'Bbuf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 914 [1/2] (3.25ns)   --->   "%Bbuf_42_load = load i8 %Bbuf_42_addr" [src/mmult.cpp:50]   --->   Operation 914 'load' 'Bbuf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 915 [1/2] (3.25ns)   --->   "%Bbuf_43_load = load i8 %Bbuf_43_addr" [src/mmult.cpp:50]   --->   Operation 915 'load' 'Bbuf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 916 [1/2] (3.25ns)   --->   "%Bbuf_44_load = load i8 %Bbuf_44_addr" [src/mmult.cpp:50]   --->   Operation 916 'load' 'Bbuf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 917 [1/2] (3.25ns)   --->   "%Bbuf_45_load = load i8 %Bbuf_45_addr" [src/mmult.cpp:50]   --->   Operation 917 'load' 'Bbuf_45_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 918 [1/2] (3.25ns)   --->   "%Bbuf_46_load = load i8 %Bbuf_46_addr" [src/mmult.cpp:50]   --->   Operation 918 'load' 'Bbuf_46_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 919 [1/2] (3.25ns)   --->   "%Bbuf_47_load = load i8 %Bbuf_47_addr" [src/mmult.cpp:50]   --->   Operation 919 'load' 'Bbuf_47_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 920 [1/2] (3.25ns)   --->   "%Bbuf_48_load = load i8 %Bbuf_48_addr" [src/mmult.cpp:50]   --->   Operation 920 'load' 'Bbuf_48_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 921 [1/2] (3.25ns)   --->   "%Bbuf_load_1 = load i8 %Bbuf_addr_1" [src/mmult.cpp:49]   --->   Operation 921 'load' 'Bbuf_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 922 [1/2] (3.25ns)   --->   "%Bbuf_1_load_1 = load i8 %Bbuf_1_addr_1" [src/mmult.cpp:49]   --->   Operation 922 'load' 'Bbuf_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 923 [1/2] (3.25ns)   --->   "%Bbuf_2_load_1 = load i8 %Bbuf_2_addr_1" [src/mmult.cpp:49]   --->   Operation 923 'load' 'Bbuf_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 924 [1/2] (3.25ns)   --->   "%Bbuf_3_load_1 = load i8 %Bbuf_3_addr_1" [src/mmult.cpp:49]   --->   Operation 924 'load' 'Bbuf_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 925 [1/2] (3.25ns)   --->   "%Bbuf_4_load_1 = load i8 %Bbuf_4_addr_1" [src/mmult.cpp:49]   --->   Operation 925 'load' 'Bbuf_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 926 [1/2] (3.25ns)   --->   "%Bbuf_5_load_1 = load i8 %Bbuf_5_addr_1" [src/mmult.cpp:49]   --->   Operation 926 'load' 'Bbuf_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 927 [1/2] (3.25ns)   --->   "%Bbuf_6_load_1 = load i8 %Bbuf_6_addr_1" [src/mmult.cpp:49]   --->   Operation 927 'load' 'Bbuf_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 928 [1/2] (3.25ns)   --->   "%Bbuf_7_load_1 = load i8 %Bbuf_7_addr_1" [src/mmult.cpp:49]   --->   Operation 928 'load' 'Bbuf_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 929 [1/2] (3.25ns)   --->   "%Bbuf_8_load_1 = load i8 %Bbuf_8_addr_1" [src/mmult.cpp:49]   --->   Operation 929 'load' 'Bbuf_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 930 [1/2] (3.25ns)   --->   "%Bbuf_9_load_1 = load i8 %Bbuf_9_addr_1" [src/mmult.cpp:49]   --->   Operation 930 'load' 'Bbuf_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 931 [1/2] (3.25ns)   --->   "%Bbuf_10_load_1 = load i8 %Bbuf_10_addr_1" [src/mmult.cpp:49]   --->   Operation 931 'load' 'Bbuf_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 932 [1/2] (3.25ns)   --->   "%Bbuf_11_load_1 = load i8 %Bbuf_11_addr_1" [src/mmult.cpp:49]   --->   Operation 932 'load' 'Bbuf_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 933 [1/2] (3.25ns)   --->   "%Bbuf_12_load_1 = load i8 %Bbuf_12_addr_1" [src/mmult.cpp:49]   --->   Operation 933 'load' 'Bbuf_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 934 [1/2] (3.25ns)   --->   "%Bbuf_13_load_1 = load i8 %Bbuf_13_addr_1" [src/mmult.cpp:49]   --->   Operation 934 'load' 'Bbuf_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 935 [1/2] (3.25ns)   --->   "%Bbuf_14_load_1 = load i8 %Bbuf_14_addr_1" [src/mmult.cpp:49]   --->   Operation 935 'load' 'Bbuf_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 936 [1/2] (3.25ns)   --->   "%Bbuf_15_load_1 = load i8 %Bbuf_15_addr_1" [src/mmult.cpp:49]   --->   Operation 936 'load' 'Bbuf_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 937 [1/2] (3.25ns)   --->   "%Bbuf_16_load_1 = load i8 %Bbuf_16_addr_1" [src/mmult.cpp:49]   --->   Operation 937 'load' 'Bbuf_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 938 [1/2] (3.25ns)   --->   "%Bbuf_17_load_1 = load i8 %Bbuf_17_addr_1" [src/mmult.cpp:49]   --->   Operation 938 'load' 'Bbuf_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 939 [1/2] (3.25ns)   --->   "%Bbuf_18_load_1 = load i8 %Bbuf_18_addr_1" [src/mmult.cpp:49]   --->   Operation 939 'load' 'Bbuf_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 940 [1/2] (3.25ns)   --->   "%Bbuf_19_load_1 = load i8 %Bbuf_19_addr_1" [src/mmult.cpp:49]   --->   Operation 940 'load' 'Bbuf_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 941 [1/2] (3.25ns)   --->   "%Bbuf_20_load_1 = load i8 %Bbuf_20_addr_1" [src/mmult.cpp:49]   --->   Operation 941 'load' 'Bbuf_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 942 [1/2] (3.25ns)   --->   "%Bbuf_21_load_1 = load i8 %Bbuf_21_addr_1" [src/mmult.cpp:49]   --->   Operation 942 'load' 'Bbuf_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 943 [1/2] (3.25ns)   --->   "%Bbuf_22_load_1 = load i8 %Bbuf_22_addr_1" [src/mmult.cpp:49]   --->   Operation 943 'load' 'Bbuf_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 944 [1/2] (3.25ns)   --->   "%Bbuf_23_load_1 = load i8 %Bbuf_23_addr_1" [src/mmult.cpp:49]   --->   Operation 944 'load' 'Bbuf_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 945 [1/2] (3.25ns)   --->   "%Bbuf_24_load_1 = load i8 %Bbuf_24_addr_1" [src/mmult.cpp:49]   --->   Operation 945 'load' 'Bbuf_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 946 [1/2] (3.25ns)   --->   "%Bbuf_25_load_1 = load i8 %Bbuf_25_addr_1" [src/mmult.cpp:49]   --->   Operation 946 'load' 'Bbuf_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 947 [1/2] (3.25ns)   --->   "%Bbuf_26_load_1 = load i8 %Bbuf_26_addr_1" [src/mmult.cpp:49]   --->   Operation 947 'load' 'Bbuf_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 948 [1/2] (3.25ns)   --->   "%Bbuf_27_load_1 = load i8 %Bbuf_27_addr_1" [src/mmult.cpp:49]   --->   Operation 948 'load' 'Bbuf_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 949 [1/2] (3.25ns)   --->   "%Bbuf_28_load_1 = load i8 %Bbuf_28_addr_1" [src/mmult.cpp:49]   --->   Operation 949 'load' 'Bbuf_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 950 [1/2] (3.25ns)   --->   "%Bbuf_29_load_1 = load i8 %Bbuf_29_addr_1" [src/mmult.cpp:49]   --->   Operation 950 'load' 'Bbuf_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 951 [1/2] (3.25ns)   --->   "%Bbuf_30_load_1 = load i8 %Bbuf_30_addr_1" [src/mmult.cpp:49]   --->   Operation 951 'load' 'Bbuf_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 952 [1/2] (3.25ns)   --->   "%Bbuf_31_load_1 = load i8 %Bbuf_31_addr_1" [src/mmult.cpp:49]   --->   Operation 952 'load' 'Bbuf_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 953 [1/2] (3.25ns)   --->   "%Bbuf_32_load_1 = load i8 %Bbuf_32_addr_1" [src/mmult.cpp:49]   --->   Operation 953 'load' 'Bbuf_32_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 954 [1/2] (3.25ns)   --->   "%Bbuf_33_load_1 = load i8 %Bbuf_33_addr_1" [src/mmult.cpp:49]   --->   Operation 954 'load' 'Bbuf_33_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 955 [1/2] (3.25ns)   --->   "%Bbuf_34_load_1 = load i8 %Bbuf_34_addr_1" [src/mmult.cpp:49]   --->   Operation 955 'load' 'Bbuf_34_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 956 [1/2] (3.25ns)   --->   "%Bbuf_35_load_1 = load i8 %Bbuf_35_addr_1" [src/mmult.cpp:49]   --->   Operation 956 'load' 'Bbuf_35_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 957 [1/2] (3.25ns)   --->   "%Bbuf_36_load_1 = load i8 %Bbuf_36_addr_1" [src/mmult.cpp:49]   --->   Operation 957 'load' 'Bbuf_36_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 958 [1/2] (3.25ns)   --->   "%Bbuf_37_load_1 = load i8 %Bbuf_37_addr_1" [src/mmult.cpp:49]   --->   Operation 958 'load' 'Bbuf_37_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 959 [1/2] (3.25ns)   --->   "%Bbuf_38_load_1 = load i8 %Bbuf_38_addr_1" [src/mmult.cpp:49]   --->   Operation 959 'load' 'Bbuf_38_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 960 [1/2] (3.25ns)   --->   "%Bbuf_39_load_1 = load i8 %Bbuf_39_addr_1" [src/mmult.cpp:49]   --->   Operation 960 'load' 'Bbuf_39_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 961 [1/2] (3.25ns)   --->   "%Bbuf_40_load_1 = load i8 %Bbuf_40_addr_1" [src/mmult.cpp:49]   --->   Operation 961 'load' 'Bbuf_40_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 962 [1/2] (3.25ns)   --->   "%Bbuf_41_load_1 = load i8 %Bbuf_41_addr_1" [src/mmult.cpp:49]   --->   Operation 962 'load' 'Bbuf_41_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 963 [1/2] (3.25ns)   --->   "%Bbuf_42_load_1 = load i8 %Bbuf_42_addr_1" [src/mmult.cpp:49]   --->   Operation 963 'load' 'Bbuf_42_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 964 [1/2] (3.25ns)   --->   "%Bbuf_43_load_1 = load i8 %Bbuf_43_addr_1" [src/mmult.cpp:49]   --->   Operation 964 'load' 'Bbuf_43_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 965 [1/2] (3.25ns)   --->   "%Bbuf_44_load_1 = load i8 %Bbuf_44_addr_1" [src/mmult.cpp:49]   --->   Operation 965 'load' 'Bbuf_44_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 966 [1/2] (3.25ns)   --->   "%Bbuf_45_load_1 = load i8 %Bbuf_45_addr_1" [src/mmult.cpp:49]   --->   Operation 966 'load' 'Bbuf_45_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 967 [1/2] (3.25ns)   --->   "%Bbuf_46_load_1 = load i8 %Bbuf_46_addr_1" [src/mmult.cpp:49]   --->   Operation 967 'load' 'Bbuf_46_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 968 [1/2] (3.25ns)   --->   "%Bbuf_47_load_1 = load i8 %Bbuf_47_addr_1" [src/mmult.cpp:49]   --->   Operation 968 'load' 'Bbuf_47_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 969 [1/2] (3.25ns)   --->   "%Bbuf_48_load_1 = load i8 %Bbuf_48_addr_1" [src/mmult.cpp:49]   --->   Operation 969 'load' 'Bbuf_48_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 970 [1/2] (3.25ns)   --->   "%Bbuf_49_load = load i8 %Bbuf_49_addr" [src/mmult.cpp:50]   --->   Operation 970 'load' 'Bbuf_49_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 971 [1/2] (3.25ns)   --->   "%Bbuf_49_load_1 = load i8 %Bbuf_49_addr_1" [src/mmult.cpp:49]   --->   Operation 971 'load' 'Bbuf_49_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 972 [1/2] (3.25ns)   --->   "%Bbuf_50_load = load i8 %Bbuf_50_addr" [src/mmult.cpp:50]   --->   Operation 972 'load' 'Bbuf_50_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 973 [1/2] (3.25ns)   --->   "%Bbuf_50_load_1 = load i8 %Bbuf_50_addr_1" [src/mmult.cpp:49]   --->   Operation 973 'load' 'Bbuf_50_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 974 [1/2] (3.25ns)   --->   "%Bbuf_51_load = load i8 %Bbuf_51_addr" [src/mmult.cpp:50]   --->   Operation 974 'load' 'Bbuf_51_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 975 [1/2] (3.25ns)   --->   "%Bbuf_51_load_1 = load i8 %Bbuf_51_addr_1" [src/mmult.cpp:49]   --->   Operation 975 'load' 'Bbuf_51_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 976 [1/2] (3.25ns)   --->   "%Bbuf_52_load = load i8 %Bbuf_52_addr" [src/mmult.cpp:50]   --->   Operation 976 'load' 'Bbuf_52_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 977 [1/2] (3.25ns)   --->   "%Bbuf_52_load_1 = load i8 %Bbuf_52_addr_1" [src/mmult.cpp:49]   --->   Operation 977 'load' 'Bbuf_52_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 978 [1/2] (3.25ns)   --->   "%Bbuf_53_load = load i8 %Bbuf_53_addr" [src/mmult.cpp:50]   --->   Operation 978 'load' 'Bbuf_53_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 979 [1/2] (3.25ns)   --->   "%Bbuf_53_load_1 = load i8 %Bbuf_53_addr_1" [src/mmult.cpp:49]   --->   Operation 979 'load' 'Bbuf_53_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 980 [1/2] (3.25ns)   --->   "%Bbuf_54_load = load i8 %Bbuf_54_addr" [src/mmult.cpp:50]   --->   Operation 980 'load' 'Bbuf_54_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 981 [1/2] (3.25ns)   --->   "%Bbuf_54_load_1 = load i8 %Bbuf_54_addr_1" [src/mmult.cpp:49]   --->   Operation 981 'load' 'Bbuf_54_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 982 [1/2] (3.25ns)   --->   "%Bbuf_55_load = load i8 %Bbuf_55_addr" [src/mmult.cpp:50]   --->   Operation 982 'load' 'Bbuf_55_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 983 [1/2] (3.25ns)   --->   "%Bbuf_55_load_1 = load i8 %Bbuf_55_addr_1" [src/mmult.cpp:49]   --->   Operation 983 'load' 'Bbuf_55_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 984 [1/2] (3.25ns)   --->   "%Bbuf_56_load = load i8 %Bbuf_56_addr" [src/mmult.cpp:50]   --->   Operation 984 'load' 'Bbuf_56_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 985 [1/2] (3.25ns)   --->   "%Bbuf_56_load_1 = load i8 %Bbuf_56_addr_1" [src/mmult.cpp:49]   --->   Operation 985 'load' 'Bbuf_56_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 986 [1/2] (3.25ns)   --->   "%Bbuf_57_load = load i8 %Bbuf_57_addr" [src/mmult.cpp:50]   --->   Operation 986 'load' 'Bbuf_57_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 987 [1/2] (3.25ns)   --->   "%Bbuf_57_load_1 = load i8 %Bbuf_57_addr_1" [src/mmult.cpp:49]   --->   Operation 987 'load' 'Bbuf_57_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 988 [1/2] (3.25ns)   --->   "%Bbuf_58_load = load i8 %Bbuf_58_addr" [src/mmult.cpp:50]   --->   Operation 988 'load' 'Bbuf_58_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 989 [1/2] (3.25ns)   --->   "%Bbuf_58_load_1 = load i8 %Bbuf_58_addr_1" [src/mmult.cpp:49]   --->   Operation 989 'load' 'Bbuf_58_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 990 [1/2] (3.25ns)   --->   "%Bbuf_59_load = load i8 %Bbuf_59_addr" [src/mmult.cpp:50]   --->   Operation 990 'load' 'Bbuf_59_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 991 [1/2] (3.25ns)   --->   "%Bbuf_59_load_1 = load i8 %Bbuf_59_addr_1" [src/mmult.cpp:49]   --->   Operation 991 'load' 'Bbuf_59_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 992 [1/2] (3.25ns)   --->   "%Bbuf_60_load = load i8 %Bbuf_60_addr" [src/mmult.cpp:50]   --->   Operation 992 'load' 'Bbuf_60_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 993 [1/2] (3.25ns)   --->   "%Bbuf_60_load_1 = load i8 %Bbuf_60_addr_1" [src/mmult.cpp:49]   --->   Operation 993 'load' 'Bbuf_60_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 994 [1/2] (3.25ns)   --->   "%Bbuf_61_load = load i8 %Bbuf_61_addr" [src/mmult.cpp:50]   --->   Operation 994 'load' 'Bbuf_61_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 995 [1/2] (3.25ns)   --->   "%Bbuf_61_load_1 = load i8 %Bbuf_61_addr_1" [src/mmult.cpp:49]   --->   Operation 995 'load' 'Bbuf_61_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 996 [1/2] (3.25ns)   --->   "%Bbuf_62_load = load i8 %Bbuf_62_addr" [src/mmult.cpp:50]   --->   Operation 996 'load' 'Bbuf_62_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 997 [1/2] (3.25ns)   --->   "%Bbuf_62_load_1 = load i8 %Bbuf_62_addr_1" [src/mmult.cpp:49]   --->   Operation 997 'load' 'Bbuf_62_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 998 [1/2] (3.25ns)   --->   "%Bbuf_63_load = load i8 %Bbuf_63_addr" [src/mmult.cpp:50]   --->   Operation 998 'load' 'Bbuf_63_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 999 [1/2] (3.25ns)   --->   "%Bbuf_63_load_1 = load i8 %Bbuf_63_addr_1" [src/mmult.cpp:49]   --->   Operation 999 'load' 'Bbuf_63_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 1000 [2/2] (1.82ns)   --->   "%call_ln49 = call void @mmult_Pipeline_BREAK, i128 %result_buf_load, i32 %Abuf_load, i32 %Abuf_16_load, i32 %Abuf_32_load, i32 %Abuf_48_load, i32 %Bbuf_load, i32 %Bbuf_16_load, i32 %Bbuf_32_load, i32 %Bbuf_48_load, i32 %Abuf_load_1, i32 %Abuf_16_load_1, i32 %Abuf_32_load_1, i32 %Abuf_48_load_1, i32 %Bbuf_load_1, i32 %Bbuf_16_load_1, i32 %Bbuf_32_load_1, i32 %Bbuf_48_load_1, i32 %Abuf_1_load, i32 %Abuf_17_load, i32 %Abuf_33_load, i32 %Abuf_49_load, i32 %Bbuf_1_load, i32 %Bbuf_17_load, i32 %Bbuf_33_load, i32 %Bbuf_49_load, i32 %Abuf_1_load_1, i32 %Abuf_17_load_1, i32 %Abuf_33_load_1, i32 %Abuf_49_load_1, i32 %Bbuf_1_load_1, i32 %Bbuf_17_load_1, i32 %Bbuf_33_load_1, i32 %Bbuf_49_load_1, i32 %Abuf_2_load, i32 %Abuf_18_load, i32 %Abuf_34_load, i32 %Abuf_50_load, i32 %Bbuf_2_load, i32 %Bbuf_18_load, i32 %Bbuf_34_load, i32 %Bbuf_50_load, i32 %Abuf_2_load_1, i32 %Abuf_18_load_1, i32 %Abuf_34_load_1, i32 %Abuf_50_load_1, i32 %Bbuf_2_load_1, i32 %Bbuf_18_load_1, i32 %Bbuf_34_load_1, i32 %Bbuf_50_load_1, i32 %Abuf_3_load, i32 %Abuf_19_load, i32 %Abuf_35_load, i32 %Abuf_51_load, i32 %Bbuf_3_load, i32 %Bbuf_19_load, i32 %Bbuf_35_load, i32 %Bbuf_51_load, i32 %Abuf_3_load_1, i32 %Abuf_19_load_1, i32 %Abuf_35_load_1, i32 %Abuf_51_load_1, i32 %Bbuf_3_load_1, i32 %Bbuf_19_load_1, i32 %Bbuf_35_load_1, i32 %Bbuf_51_load_1, i32 %Abuf_4_load, i32 %Abuf_20_load, i32 %Abuf_36_load, i32 %Abuf_52_load, i32 %Bbuf_4_load, i32 %Bbuf_20_load, i32 %Bbuf_36_load, i32 %Bbuf_52_load, i32 %Abuf_4_load_1, i32 %Abuf_20_load_1, i32 %Abuf_36_load_1, i32 %Abuf_52_load_1, i32 %Bbuf_4_load_1, i32 %Bbuf_20_load_1, i32 %Bbuf_36_load_1, i32 %Bbuf_52_load_1, i32 %Abuf_5_load, i32 %Abuf_21_load, i32 %Abuf_37_load, i32 %Abuf_53_load, i32 %Bbuf_5_load, i32 %Bbuf_21_load, i32 %Bbuf_37_load, i32 %Bbuf_53_load, i32 %Abuf_5_load_1, i32 %Abuf_21_load_1, i32 %Abuf_37_load_1, i32 %Abuf_53_load_1, i32 %Bbuf_5_load_1, i32 %Bbuf_21_load_1, i32 %Bbuf_37_load_1, i32 %Bbuf_53_load_1, i32 %Abuf_6_load, i32 %Abuf_22_load, i32 %Abuf_38_load, i32 %Abuf_54_load, i32 %Bbuf_6_load, i32 %Bbuf_22_load, i32 %Bbuf_38_load, i32 %Bbuf_54_load, i32 %Abuf_6_load_1, i32 %Abuf_22_load_1, i32 %Abuf_38_load_1, i32 %Abuf_54_load_1, i32 %Bbuf_6_load_1, i32 %Bbuf_22_load_1, i32 %Bbuf_38_load_1, i32 %Bbuf_54_load_1, i32 %Abuf_7_load, i32 %Abuf_23_load, i32 %Abuf_39_load, i32 %Abuf_55_load, i32 %Bbuf_7_load, i32 %Bbuf_23_load, i32 %Bbuf_39_load, i32 %Bbuf_55_load, i32 %Abuf_7_load_1, i32 %Abuf_23_load_1, i32 %Abuf_39_load_1, i32 %Abuf_55_load_1, i32 %Bbuf_7_load_1, i32 %Bbuf_23_load_1, i32 %Bbuf_39_load_1, i32 %Bbuf_55_load_1, i32 %Abuf_8_load, i32 %Abuf_24_load, i32 %Abuf_40_load, i32 %Abuf_56_load, i32 %Bbuf_8_load, i32 %Bbuf_24_load, i32 %Bbuf_40_load, i32 %Bbuf_56_load, i32 %Abuf_8_load_1, i32 %Abuf_24_load_1, i32 %Abuf_40_load_1, i32 %Abuf_56_load_1, i32 %Bbuf_8_load_1, i32 %Bbuf_24_load_1, i32 %Bbuf_40_load_1, i32 %Bbuf_56_load_1, i32 %Abuf_9_load, i32 %Abuf_25_load, i32 %Abuf_41_load, i32 %Abuf_57_load, i32 %Bbuf_9_load, i32 %Bbuf_25_load, i32 %Bbuf_41_load, i32 %Bbuf_57_load, i32 %Abuf_9_load_1, i32 %Abuf_25_load_1, i32 %Abuf_41_load_1, i32 %Abuf_57_load_1, i32 %Bbuf_9_load_1, i32 %Bbuf_25_load_1, i32 %Bbuf_41_load_1, i32 %Bbuf_57_load_1, i32 %Abuf_10_load, i32 %Abuf_26_load, i32 %Abuf_42_load, i32 %Abuf_58_load, i32 %Bbuf_10_load, i32 %Bbuf_26_load, i32 %Bbuf_42_load, i32 %Bbuf_58_load, i32 %Abuf_10_load_1, i32 %Abuf_26_load_1, i32 %Abuf_42_load_1, i32 %Abuf_58_load_1, i32 %Bbuf_10_load_1, i32 %Bbuf_26_load_1, i32 %Bbuf_42_load_1, i32 %Bbuf_58_load_1, i32 %Abuf_11_load, i32 %Abuf_27_load, i32 %Abuf_43_load, i32 %Abuf_59_load, i32 %Bbuf_11_load, i32 %Bbuf_27_load, i32 %Bbuf_43_load, i32 %Bbuf_59_load, i32 %Abuf_11_load_1, i32 %Abuf_27_load_1, i32 %Abuf_43_load_1, i32 %Abuf_59_load_1, i32 %Bbuf_11_load_1, i32 %Bbuf_27_load_1, i32 %Bbuf_43_load_1, i32 %Bbuf_59_load_1, i32 %Abuf_12_load, i32 %Abuf_28_load, i32 %Abuf_44_load, i32 %Abuf_60_load, i32 %Bbuf_12_load, i32 %Bbuf_28_load, i32 %Bbuf_44_load, i32 %Bbuf_60_load, i32 %Abuf_12_load_1, i32 %Abuf_28_load_1, i32 %Abuf_44_load_1, i32 %Abuf_60_load_1, i32 %Bbuf_12_load_1, i32 %Bbuf_28_load_1, i32 %Bbuf_44_load_1, i32 %Bbuf_60_load_1, i32 %Abuf_13_load, i32 %Abuf_29_load, i32 %Abuf_45_load, i32 %Abuf_61_load, i32 %Bbuf_13_load, i32 %Bbuf_29_load, i32 %Bbuf_45_load, i32 %Bbuf_61_load, i32 %Abuf_13_load_1, i32 %Abuf_29_load_1, i32 %Abuf_45_load_1, i32 %Abuf_61_load_1, i32 %Bbuf_13_load_1, i32 %Bbuf_29_load_1, i32 %Bbuf_45_load_1, i32 %Bbuf_61_load_1, i32 %Abuf_14_load, i32 %Abuf_30_load, i32 %Abuf_46_load, i32 %Abuf_62_load, i32 %Bbuf_14_load, i32 %Bbuf_30_load, i32 %Bbuf_46_load, i32 %Bbuf_62_load, i32 %Abuf_14_load_1, i32 %Abuf_30_load_1, i32 %Abuf_46_load_1, i32 %Abuf_62_load_1, i32 %Bbuf_14_load_1, i32 %Bbuf_30_load_1, i32 %Bbuf_46_load_1, i32 %Bbuf_62_load_1, i32 %Abuf_15_load, i32 %Abuf_31_load, i32 %Abuf_47_load, i32 %Abuf_63_load, i32 %Bbuf_15_load, i32 %Bbuf_31_load, i32 %Bbuf_47_load, i32 %Bbuf_63_load, i32 %Abuf_15_load_1, i32 %Abuf_31_load_1, i32 %Abuf_47_load_1, i32 %Abuf_63_load_1, i32 %Bbuf_15_load_1, i32 %Bbuf_31_load_1, i32 %Bbuf_47_load_1, i32 %Bbuf_63_load_1, i128 %result_buf_1_loc" [src/mmult.cpp:49]   --->   Operation 1000 'call' 'call_ln49' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 1001 [1/2] (0.00ns)   --->   "%call_ln49 = call void @mmult_Pipeline_BREAK, i128 %result_buf_load, i32 %Abuf_load, i32 %Abuf_16_load, i32 %Abuf_32_load, i32 %Abuf_48_load, i32 %Bbuf_load, i32 %Bbuf_16_load, i32 %Bbuf_32_load, i32 %Bbuf_48_load, i32 %Abuf_load_1, i32 %Abuf_16_load_1, i32 %Abuf_32_load_1, i32 %Abuf_48_load_1, i32 %Bbuf_load_1, i32 %Bbuf_16_load_1, i32 %Bbuf_32_load_1, i32 %Bbuf_48_load_1, i32 %Abuf_1_load, i32 %Abuf_17_load, i32 %Abuf_33_load, i32 %Abuf_49_load, i32 %Bbuf_1_load, i32 %Bbuf_17_load, i32 %Bbuf_33_load, i32 %Bbuf_49_load, i32 %Abuf_1_load_1, i32 %Abuf_17_load_1, i32 %Abuf_33_load_1, i32 %Abuf_49_load_1, i32 %Bbuf_1_load_1, i32 %Bbuf_17_load_1, i32 %Bbuf_33_load_1, i32 %Bbuf_49_load_1, i32 %Abuf_2_load, i32 %Abuf_18_load, i32 %Abuf_34_load, i32 %Abuf_50_load, i32 %Bbuf_2_load, i32 %Bbuf_18_load, i32 %Bbuf_34_load, i32 %Bbuf_50_load, i32 %Abuf_2_load_1, i32 %Abuf_18_load_1, i32 %Abuf_34_load_1, i32 %Abuf_50_load_1, i32 %Bbuf_2_load_1, i32 %Bbuf_18_load_1, i32 %Bbuf_34_load_1, i32 %Bbuf_50_load_1, i32 %Abuf_3_load, i32 %Abuf_19_load, i32 %Abuf_35_load, i32 %Abuf_51_load, i32 %Bbuf_3_load, i32 %Bbuf_19_load, i32 %Bbuf_35_load, i32 %Bbuf_51_load, i32 %Abuf_3_load_1, i32 %Abuf_19_load_1, i32 %Abuf_35_load_1, i32 %Abuf_51_load_1, i32 %Bbuf_3_load_1, i32 %Bbuf_19_load_1, i32 %Bbuf_35_load_1, i32 %Bbuf_51_load_1, i32 %Abuf_4_load, i32 %Abuf_20_load, i32 %Abuf_36_load, i32 %Abuf_52_load, i32 %Bbuf_4_load, i32 %Bbuf_20_load, i32 %Bbuf_36_load, i32 %Bbuf_52_load, i32 %Abuf_4_load_1, i32 %Abuf_20_load_1, i32 %Abuf_36_load_1, i32 %Abuf_52_load_1, i32 %Bbuf_4_load_1, i32 %Bbuf_20_load_1, i32 %Bbuf_36_load_1, i32 %Bbuf_52_load_1, i32 %Abuf_5_load, i32 %Abuf_21_load, i32 %Abuf_37_load, i32 %Abuf_53_load, i32 %Bbuf_5_load, i32 %Bbuf_21_load, i32 %Bbuf_37_load, i32 %Bbuf_53_load, i32 %Abuf_5_load_1, i32 %Abuf_21_load_1, i32 %Abuf_37_load_1, i32 %Abuf_53_load_1, i32 %Bbuf_5_load_1, i32 %Bbuf_21_load_1, i32 %Bbuf_37_load_1, i32 %Bbuf_53_load_1, i32 %Abuf_6_load, i32 %Abuf_22_load, i32 %Abuf_38_load, i32 %Abuf_54_load, i32 %Bbuf_6_load, i32 %Bbuf_22_load, i32 %Bbuf_38_load, i32 %Bbuf_54_load, i32 %Abuf_6_load_1, i32 %Abuf_22_load_1, i32 %Abuf_38_load_1, i32 %Abuf_54_load_1, i32 %Bbuf_6_load_1, i32 %Bbuf_22_load_1, i32 %Bbuf_38_load_1, i32 %Bbuf_54_load_1, i32 %Abuf_7_load, i32 %Abuf_23_load, i32 %Abuf_39_load, i32 %Abuf_55_load, i32 %Bbuf_7_load, i32 %Bbuf_23_load, i32 %Bbuf_39_load, i32 %Bbuf_55_load, i32 %Abuf_7_load_1, i32 %Abuf_23_load_1, i32 %Abuf_39_load_1, i32 %Abuf_55_load_1, i32 %Bbuf_7_load_1, i32 %Bbuf_23_load_1, i32 %Bbuf_39_load_1, i32 %Bbuf_55_load_1, i32 %Abuf_8_load, i32 %Abuf_24_load, i32 %Abuf_40_load, i32 %Abuf_56_load, i32 %Bbuf_8_load, i32 %Bbuf_24_load, i32 %Bbuf_40_load, i32 %Bbuf_56_load, i32 %Abuf_8_load_1, i32 %Abuf_24_load_1, i32 %Abuf_40_load_1, i32 %Abuf_56_load_1, i32 %Bbuf_8_load_1, i32 %Bbuf_24_load_1, i32 %Bbuf_40_load_1, i32 %Bbuf_56_load_1, i32 %Abuf_9_load, i32 %Abuf_25_load, i32 %Abuf_41_load, i32 %Abuf_57_load, i32 %Bbuf_9_load, i32 %Bbuf_25_load, i32 %Bbuf_41_load, i32 %Bbuf_57_load, i32 %Abuf_9_load_1, i32 %Abuf_25_load_1, i32 %Abuf_41_load_1, i32 %Abuf_57_load_1, i32 %Bbuf_9_load_1, i32 %Bbuf_25_load_1, i32 %Bbuf_41_load_1, i32 %Bbuf_57_load_1, i32 %Abuf_10_load, i32 %Abuf_26_load, i32 %Abuf_42_load, i32 %Abuf_58_load, i32 %Bbuf_10_load, i32 %Bbuf_26_load, i32 %Bbuf_42_load, i32 %Bbuf_58_load, i32 %Abuf_10_load_1, i32 %Abuf_26_load_1, i32 %Abuf_42_load_1, i32 %Abuf_58_load_1, i32 %Bbuf_10_load_1, i32 %Bbuf_26_load_1, i32 %Bbuf_42_load_1, i32 %Bbuf_58_load_1, i32 %Abuf_11_load, i32 %Abuf_27_load, i32 %Abuf_43_load, i32 %Abuf_59_load, i32 %Bbuf_11_load, i32 %Bbuf_27_load, i32 %Bbuf_43_load, i32 %Bbuf_59_load, i32 %Abuf_11_load_1, i32 %Abuf_27_load_1, i32 %Abuf_43_load_1, i32 %Abuf_59_load_1, i32 %Bbuf_11_load_1, i32 %Bbuf_27_load_1, i32 %Bbuf_43_load_1, i32 %Bbuf_59_load_1, i32 %Abuf_12_load, i32 %Abuf_28_load, i32 %Abuf_44_load, i32 %Abuf_60_load, i32 %Bbuf_12_load, i32 %Bbuf_28_load, i32 %Bbuf_44_load, i32 %Bbuf_60_load, i32 %Abuf_12_load_1, i32 %Abuf_28_load_1, i32 %Abuf_44_load_1, i32 %Abuf_60_load_1, i32 %Bbuf_12_load_1, i32 %Bbuf_28_load_1, i32 %Bbuf_44_load_1, i32 %Bbuf_60_load_1, i32 %Abuf_13_load, i32 %Abuf_29_load, i32 %Abuf_45_load, i32 %Abuf_61_load, i32 %Bbuf_13_load, i32 %Bbuf_29_load, i32 %Bbuf_45_load, i32 %Bbuf_61_load, i32 %Abuf_13_load_1, i32 %Abuf_29_load_1, i32 %Abuf_45_load_1, i32 %Abuf_61_load_1, i32 %Bbuf_13_load_1, i32 %Bbuf_29_load_1, i32 %Bbuf_45_load_1, i32 %Bbuf_61_load_1, i32 %Abuf_14_load, i32 %Abuf_30_load, i32 %Abuf_46_load, i32 %Abuf_62_load, i32 %Bbuf_14_load, i32 %Bbuf_30_load, i32 %Bbuf_46_load, i32 %Bbuf_62_load, i32 %Abuf_14_load_1, i32 %Abuf_30_load_1, i32 %Abuf_46_load_1, i32 %Abuf_62_load_1, i32 %Bbuf_14_load_1, i32 %Bbuf_30_load_1, i32 %Bbuf_46_load_1, i32 %Bbuf_62_load_1, i32 %Abuf_15_load, i32 %Abuf_31_load, i32 %Abuf_47_load, i32 %Abuf_63_load, i32 %Bbuf_15_load, i32 %Bbuf_31_load, i32 %Bbuf_47_load, i32 %Bbuf_63_load, i32 %Abuf_15_load_1, i32 %Abuf_31_load_1, i32 %Abuf_47_load_1, i32 %Abuf_63_load_1, i32 %Bbuf_15_load_1, i32 %Bbuf_31_load_1, i32 %Bbuf_47_load_1, i32 %Bbuf_63_load_1, i128 %result_buf_1_loc" [src/mmult.cpp:49]   --->   Operation 1001 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.58>
ST_16 : Operation 1002 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MUL_ROW_MUL_COL_str"   --->   Operation 1002 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1003 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 1003 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1004 [1/1] (0.00ns)   --->   "%result_buf_1_loc_load = load i128 %result_buf_1_loc"   --->   Operation 1004 'load' 'result_buf_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1005 [1/1] (1.58ns)   --->   "%br_ln62 = br void %for.inc70" [src/mmult.cpp:62]   --->   Operation 1005 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 1006 [1/1] (0.00ns)   --->   "%kb_1 = phi i3 %add_ln62, void %for.inc70.split, i3 0, void %for.inc80" [src/mmult.cpp:62]   --->   Operation 1006 'phi' 'kb_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1007 [1/1] (0.00ns)   --->   "%result = phi i32 %result_1, void %for.inc70.split, i32 0, void %for.inc80"   --->   Operation 1007 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1008 [1/1] (1.65ns)   --->   "%icmp_ln62 = icmp_eq  i3 %kb_1, i3 4" [src/mmult.cpp:62]   --->   Operation 1008 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1009 [1/1] (1.65ns)   --->   "%add_ln62 = add i3 %kb_1, i3 1" [src/mmult.cpp:62]   --->   Operation 1009 'add' 'add_ln62' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc70.split, void %for.inc77" [src/mmult.cpp:62]   --->   Operation 1010 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i3 %kb_1" [src/mmult.cpp:63]   --->   Operation 1011 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_17 : Operation 1012 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln63, i5 0" [src/mmult.cpp:63]   --->   Operation 1012 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_17 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %shl_ln2" [src/mmult.cpp:63]   --->   Operation 1013 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_17 : Operation 1014 [1/1] (4.89ns)   --->   "%lshr_ln63 = lshr i128 %result_buf_1_loc_load, i128 %zext_ln63" [src/mmult.cpp:63]   --->   Operation 1014 'lshr' 'lshr_ln63' <Predicate = (!icmp_ln62)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i128 %lshr_ln63" [src/mmult.cpp:63]   --->   Operation 1015 'trunc' 'trunc_ln63_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_17 : Operation 1016 [1/1] (1.91ns)   --->   "%add_ln50 = add i8 %select_ln49, i8 1" [src/mmult.cpp:50]   --->   Operation 1016 'add' 'add_ln50' <Predicate = (icmp_ln62)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1017 [1/1] (1.58ns)   --->   "%store_ln49 = store i15 %add_ln49_1, i15 %indvar_flatten134" [src/mmult.cpp:49]   --->   Operation 1017 'store' 'store_ln49' <Predicate = (icmp_ln62)> <Delay = 1.58>
ST_17 : Operation 1018 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 %select_ln49_3, i8 %i" [src/mmult.cpp:49]   --->   Operation 1018 'store' 'store_ln49' <Predicate = (icmp_ln62)> <Delay = 1.58>
ST_17 : Operation 1019 [1/1] (0.00ns)   --->   "%store_ln32 = store i128 %result_buf_1_loc_load, i128 %result_buf" [src/mmult.cpp:32]   --->   Operation 1019 'store' 'store_ln32' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_17 : Operation 1020 [1/1] (1.58ns)   --->   "%store_ln50 = store i8 %add_ln50, i8 %j" [src/mmult.cpp:50]   --->   Operation 1020 'store' 'store_ln50' <Predicate = (icmp_ln62)> <Delay = 1.58>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 1021 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %trunc_ln63_1" [src/mmult.cpp:63]   --->   Operation 1021 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1022 [5/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %bitcast_ln63" [src/mmult.cpp:63]   --->   Operation 1022 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 1023 [4/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %bitcast_ln63" [src/mmult.cpp:63]   --->   Operation 1023 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 1024 [3/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %bitcast_ln63" [src/mmult.cpp:63]   --->   Operation 1024 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 1025 [2/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %bitcast_ln63" [src/mmult.cpp:63]   --->   Operation 1025 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 1026 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/mmult.cpp:51]   --->   Operation 1026 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1027 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/mmult.cpp:62]   --->   Operation 1027 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1028 [1/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %bitcast_ln63" [src/mmult.cpp:63]   --->   Operation 1028 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1029 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc70" [src/mmult.cpp:62]   --->   Operation 1029 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 23 <SV = 17> <Delay = 7.30>
ST_23 : Operation 1030 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %result" [src/mmult.cpp:65]   --->   Operation 1030 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1031 [1/1] (7.30ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %bitcast_ln65, i4 15" [src/mmult.cpp:65]   --->   Operation 1031 'write' 'write_ln65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1032 [1/1] (0.00ns)   --->   "%br_ln50 = br void %BREAK" [src/mmult.cpp:50]   --->   Operation 1032 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 1033 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [src/mmult.cpp:68]   --->   Operation 1033 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 1034 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [src/mmult.cpp:68]   --->   Operation 1034 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 1035 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [src/mmult.cpp:68]   --->   Operation 1035 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 1036 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [src/mmult.cpp:68]   --->   Operation 1036 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 1037 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [src/mmult.cpp:68]   --->   Operation 1037 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1038 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/mmult.cpp:68]   --->   Operation 1038 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 15 bit ('indvar_flatten134') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten134' [170]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', src/mmult.cpp:41) [159]  (0.000 ns)
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/mmult.cpp:41) on port 'A' (src/mmult.cpp:41) [160]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 1.944ns
The critical path consists of the following:
	'load' operation 15 bit ('indvar_flatten134_load', src/mmult.cpp:49) on local variable 'indvar_flatten134' [175]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln49', src/mmult.cpp:49) [176]  (1.944 ns)

 <State 13>: 6.162ns
The critical path consists of the following:
	'load' operation 8 bit ('i_load', src/mmult.cpp:49) on local variable 'i', src/mmult.cpp:49 [182]  (0.000 ns)
	'add' operation 8 bit ('add_ln49', src/mmult.cpp:49) [183]  (1.915 ns)
	'select' operation 7 bit ('select_ln49_2', src/mmult.cpp:49) [190]  (0.993 ns)
	'getelementptr' operation 8 bit ('Abuf_addr', src/mmult.cpp:49) [193]  (0.000 ns)
	'load' operation 32 bit ('Abuf_load', src/mmult.cpp:49) on array 'Abuf', src/mmult.cpp:32 [194]  (3.254 ns)

 <State 14>: 5.081ns
The critical path consists of the following:
	'load' operation 32 bit ('Abuf_load', src/mmult.cpp:49) on array 'Abuf', src/mmult.cpp:32 [194]  (3.254 ns)
	'call' operation 0 bit ('call_ln49', src/mmult.cpp:49) to 'mmult_Pipeline_BREAK' [711]  (1.827 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 3 bit ('kb', src/mmult.cpp:62) with incoming values : ('add_ln62', src/mmult.cpp:62) [715]  (1.588 ns)

 <State 17>: 4.894ns
The critical path consists of the following:
	'phi' operation 3 bit ('kb', src/mmult.cpp:62) with incoming values : ('add_ln62', src/mmult.cpp:62) [715]  (0.000 ns)
	'lshr' operation 128 bit ('lshr_ln63', src/mmult.cpp:63) [726]  (4.894 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', src/mmult.cpp:63) [729]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', src/mmult.cpp:63) [729]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', src/mmult.cpp:63) [729]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', src/mmult.cpp:63) [729]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', src/mmult.cpp:63) [729]  (7.256 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln65', src/mmult.cpp:65) on port 'C' (src/mmult.cpp:65) [733]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', src/mmult.cpp:68) on port 'C' (src/mmult.cpp:68) [741]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', src/mmult.cpp:68) on port 'C' (src/mmult.cpp:68) [741]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', src/mmult.cpp:68) on port 'C' (src/mmult.cpp:68) [741]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', src/mmult.cpp:68) on port 'C' (src/mmult.cpp:68) [741]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_25', src/mmult.cpp:68) on port 'C' (src/mmult.cpp:68) [741]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
