## Outline<br>
* [Lab01](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab01) - Combinational circuit<br>
* [Lab02](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab02) - Sequential circuit<br>
* [Lab03](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab03) - Pattern<br>
* [Lab04](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab04) - CNN (AI Chip)<br>
* [Lab05](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab05) - Image Processing (with SRAM)<br>
* [Lab06](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab06) - IP design<br>
* [Midtern Project , Final Project](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Final%20Project) - Image processing (with DRAM)<br>
* [Lab07](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab07) - FIFO design<br>
* [Lab08](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab08) - Clock gating / Power gating<br>
* [Lab09](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab09) - Design and Verification using SystemVerilog<br>
* [Lab10](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab10) - Checker, Formal Verification<br>
* [Lab11](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab11) - Physical Design, APR I<br>
* [Lab12](https://github.com/Grace022546/NYCU_2024_FALL_ICLAB/tree/main/Lab12) - IR Drop Analysis, APR II<br>
