Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 26 17:51:31 2019
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.922        0.000                      0                 5052        0.052        0.000                      0                 5052        9.020        0.000                       0                  2071  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.922        0.000                      0                 4768        0.052        0.000                      0                 4768        9.020        0.000                       0                  2071  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.605        0.000                      0                  284        0.408        0.000                      0                  284  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.825ns  (logic 4.187ns (23.489%)  route 13.638ns (76.511%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.656    20.431    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124    20.555 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=1, routed)           0.000    20.555    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X8Y24          MUXF7 (Prop_muxf7_I1_O)      0.247    20.802 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    20.802    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X8Y24          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.490    22.683    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y24          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.113    22.724    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                         -20.802    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.666ns  (logic 4.149ns (23.485%)  route 13.517ns (76.515%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.535    20.310    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    20.434 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000    20.434    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.209    20.643 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.643    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X8Y21          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.495    22.688    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y21          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.113    22.729    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -20.643    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.573ns  (logic 4.181ns (23.793%)  route 13.392ns (76.207%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.409    20.185    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X8Y23          LUT5 (Prop_lut5_I1_O)        0.124    20.309 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000    20.309    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.241    20.550 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.550    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X8Y23          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.492    22.684    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y23          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.113    22.726    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.726    
                         arrival time                         -20.550    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.500ns  (logic 4.157ns (23.754%)  route 13.343ns (76.246%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.361    20.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.124    20.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[19]_i_3/O
                         net (fo=1, routed)           0.000    20.260    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[19]_i_3_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217    20.477 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    20.477    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X9Y24          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.490    22.683    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y24          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.064    22.675    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                         -20.477    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.483ns  (logic 4.152ns (23.748%)  route 13.331ns (76.252%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.349    20.124    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.124    20.248 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I0_O)      0.212    20.460 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.460    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X9Y22          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.493    22.686    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y22          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.064    22.678    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.678    
                         arrival time                         -20.460    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.508ns  (logic 4.154ns (23.726%)  route 13.354ns (76.274%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.372    20.147    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.124    20.271 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.000    20.271    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X8Y24          MUXF7 (Prop_muxf7_I1_O)      0.214    20.485 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    20.485    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X8Y24          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.490    22.683    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y24          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.113    22.724    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                         -20.485    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.491ns  (logic 4.149ns (23.720%)  route 13.342ns (76.280%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.360    20.135    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X8Y22          LUT5 (Prop_lut5_I1_O)        0.124    20.259 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000    20.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I0_O)      0.209    20.468 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.468    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X8Y22          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.493    22.686    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y22          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.113    22.727    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.727    
                         arrival time                         -20.468    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.342ns  (logic 4.157ns (23.970%)  route 13.185ns (76.030%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           1.033    19.652    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    19.776 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_4/O
                         net (fo=8, routed)           0.203    19.978    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_109
    SLICE_X9Y23          LUT5 (Prop_lut5_I3_O)        0.124    20.102 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[17]_i_3/O
                         net (fo=1, routed)           0.000    20.102    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[17]_i_3_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    20.319 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    20.319    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X9Y23          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.492    22.684    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y23          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.064    22.677    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         22.677    
                         arrival time                         -20.319    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.176ns  (logic 4.157ns (24.203%)  route 13.019ns (75.797%))
  Logic Levels:           20  (LUT3=1 LUT4=3 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           0.490    19.109    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.124    19.233 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_4/O
                         net (fo=4, routed)           0.579    19.812    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_108
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.124    19.936 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[14]_i_3/O
                         net (fo=1, routed)           0.000    19.936    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[14]_i_3_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    20.153 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    20.153    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X9Y20          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.496    22.688    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y20          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.064    22.681    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                         -20.153    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.208ns  (logic 4.154ns (24.141%)  route 13.054ns (75.859%))
  Logic Levels:           20  (LUT3=1 LUT4=3 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.669     2.977    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y19         FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=16, routed)          1.158     4.591    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/Q[2]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.743 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[28]_i_18/O
                         net (fo=9, routed)           0.520     5.263    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[7]_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I2_O)        0.326     5.589 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_39/O
                         net (fo=3, routed)           0.670     6.259    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[4]
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.383 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_44/O
                         net (fo=1, routed)           0.734     7.117    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_101
    SLICE_X16Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[7]_i_37/O
                         net (fo=1, routed)           0.658     7.899    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.023 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33/O
                         net (fo=1, routed)           0.649     8.672    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_33_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_27/O
                         net (fo=10, routed)          0.715     9.511    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[13]
    SLICE_X18Y20         LUT5 (Prop_lut5_I4_O)        0.152     9.663 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_12/O
                         net (fo=8, routed)           0.660    10.322    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[14]
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.332    10.654 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_29/O
                         net (fo=2, routed)           0.628    11.283    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[18]_2
    SLICE_X17Y20         LUT3 (Prop_lut3_I2_O)        0.118    11.401 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_20/O
                         net (fo=10, routed)          0.524    11.925    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[19]_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.326    12.251 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25/O
                         net (fo=5, routed)           0.865    13.116    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_25_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.152    13.268 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18/O
                         net (fo=8, routed)           0.893    14.162    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[7]_i_18_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I3_O)        0.354    14.516 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_7/O
                         net (fo=9, routed)           0.947    15.463    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[22]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.332    15.795 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9/O
                         net (fo=7, routed)           0.341    16.136    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_9_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.260 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[6]_i_6/O
                         net (fo=10, routed)          0.681    16.941    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/slv_reg0_reg[26]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7/O
                         net (fo=4, routed)           0.641    17.706    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[13]_i_7_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.124    17.830 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7/O
                         net (fo=3, routed)           0.665    18.495    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_7_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.619 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7/O
                         net (fo=3, routed)           0.490    19.109    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[19]_i_7_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.124    19.233 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0/i_/axi_rdata[15]_i_4/O
                         net (fo=4, routed)           0.614    19.847    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/MedianFilter_0_n_108
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    19.971 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.000    19.971    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata[15]_i_3_n_0
    SLICE_X6Y21          MUXF7 (Prop_muxf7_I1_O)      0.214    20.185 r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    20.185    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X6Y21          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.494    22.687    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y21          FDRE                                         r  design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.230    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.113    22.728    design_1_i/Median_Filter_0/U0/Median_Filter_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                         -20.185    
  -------------------------------------------------------------------
                         slack                                  2.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.161%)  route 0.226ns (54.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.226     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.336 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[25]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/root_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.899%)  route 0.219ns (54.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.559     0.900    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X19Y34         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/root_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/root_reg[25]/Q
                         net (fo=2, routed)           0.219     1.260    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mpreg_reg[31]_0[25]
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.305 r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.305    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg[25]_i_1_n_0
    SLICE_X25Y33         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.821     1.191    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/s00_axi_aclk
    SLICE_X25Y33         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[25]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/root_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.674%)  route 0.221ns (54.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.558     0.899    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X19Y33         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/root_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/root_reg[24]/Q
                         net (fo=2, routed)           0.221     1.261    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mpreg_reg[31]_0[24]
    SLICE_X25Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.306 r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg[24]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.820     1.190    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/s00_axi_aclk
    SLICE_X25Y32         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[24]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/mcreg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.206ns (45.504%)  route 0.247ns (54.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.247     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.042     1.377 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[24]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][0]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.562%)  route 0.155ns (52.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.572     0.913    design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y24          FDRE                                         r  design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=6, routed)           0.155     1.209    design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[8][15]_U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_7_0[1]
    SLICE_X0Y24          SRL16E                                       r  design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][0]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.835     1.205    design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/s00_axi_aclk
    SLICE_X0Y24          SRL16E                                       r  design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][0]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
                         clock pessimism             -0.262     0.943    
    SLICE_X0Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.126    design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][0]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.585     0.926    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.104     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.169     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.203%)  route 0.171ns (54.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.564     0.905    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.171     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X8Y36          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.829     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y36          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.937    
    SLICE_X8Y36          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.564%)  route 0.175ns (55.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.175     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/tempin_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/mcreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.558     0.899    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X13Y30         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/tempin_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/tempin_reg[17]/Q
                         net (fo=1, routed)           0.052     1.092    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/mcreg_reg[31]_0[17]
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.137 r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/mcreg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.137    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/mcreg[17]_i_1__0_n_0
    SLICE_X12Y30         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/mcreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.824     1.194    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/s00_axi_aclk
    SLICE_X12Y30         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/mcreg_reg[17]/C
                         clock pessimism             -0.282     0.912    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.121     1.033    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/mcreg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X7Y14     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[1].delay_b.b0_delay/implement_register_chain.d_delayed_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X9Y16     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[1].delay_b.br_delay/implement_register_chain.d_delayed_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X7Y17     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[1].delay_b.br_delay/implement_register_chain.d_delayed_reg[0][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X7Y17     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[2].delay_b.b0_delay/implement_register_chain.d_delayed_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X7Y12     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[2].delay_b.br_delay/implement_register_chain.d_delayed_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X3Y17     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[2].delay_b.br_delay/implement_register_chain.d_delayed_reg[0][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X7Y12     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[2].delay_b.br_delay/implement_register_chain.d_delayed_reg[1][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X3Y17     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[2].delay_b.br_delay/implement_register_chain.d_delayed_reg[1][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X3Y17     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/delay_b[3].delay_b.b0_delay/implement_register_chain.d_delayed_reg[0][0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y13     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[0].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][0]_srl2_U0_Booth_Multiplier_v1_0_S00_AXI_inst_Booth_Multiplier_0_rows_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y13     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[0].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][0]_srl2_U0_Booth_Multiplier_v1_0_S00_AXI_inst_Booth_Multiplier_0_rows_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y13     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[0].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][1]_srl2_U0_Booth_Multiplier_v1_0_S00_AXI_inst_Booth_Multiplier_0_rows_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y13     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[0].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][1]_srl2_U0_Booth_Multiplier_v1_0_S00_AXI_inst_Booth_Multiplier_0_rows_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y24     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][0]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y24     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][1]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y24     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][2]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y24     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][8]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X24Y21    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y13     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[0].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][0]_srl2_U0_Booth_Multiplier_v1_0_S00_AXI_inst_Booth_Multiplier_0_rows_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y13     design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[0].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][1]_srl2_U0_Booth_Multiplier_v1_0_S00_AXI_inst_Booth_Multiplier_0_rows_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y24     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][0]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y24     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][0]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y28     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][10]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y28     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][10]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y28     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][15]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y28     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][15]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y24     design_1_i/PID_Controller_0/U0/PID_Controller_v1_0_S00_AXI_inst/PID_Instance/t_div_late_reg[7][1]_srl8___U0_PID_Controller_v1_0_S00_AXI_inst_PID_Instance_t_div_late_reg_r_6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.605ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/first_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.456ns (9.992%)  route 4.108ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.108     7.535    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/Q[0]
    SLICE_X22Y25         FDPE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/first_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.478    22.670    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/s00_axi_aclk
    SLICE_X22Y25         FDPE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/first_reg/C
                         clock pessimism              0.130    22.800    
                         clock uncertainty           -0.302    22.498    
    SLICE_X22Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    22.139    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modmult/first_reg
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.605    

Slack (MET) :             14.605ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/first_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.456ns (9.992%)  route 4.108ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.108     7.535    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/Q[0]
    SLICE_X22Y25         FDPE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/first_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.478    22.670    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/s00_axi_aclk
    SLICE_X22Y25         FDPE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/first_reg/C
                         clock pessimism              0.130    22.800    
                         clock uncertainty           -0.302    22.498    
    SLICE_X22Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    22.139    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modsqr/first_reg
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.605    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.456ns (9.900%)  route 4.150ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.150     7.577    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X17Y24         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.483    22.676    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X17Y24         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[0]/C
                         clock pessimism              0.230    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X17Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.456ns (9.900%)  route 4.150ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.150     7.577    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X17Y24         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.483    22.676    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X17Y24         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[1]/C
                         clock pessimism              0.230    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X17Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.456ns (9.900%)  route 4.150ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.150     7.577    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X17Y24         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.483    22.676    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X17Y24         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[2]/C
                         clock pessimism              0.230    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X17Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.456ns (9.900%)  route 4.150ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.150     7.577    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X17Y24         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.483    22.676    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X17Y24         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[3]/C
                         clock pessimism              0.230    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X17Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.456ns (9.900%)  route 4.150ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.150     7.577    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X17Y24         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.483    22.676    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X17Y24         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[6]/C
                         clock pessimism              0.230    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X17Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.456ns (9.900%)  route 4.150ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         4.150     7.577    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X17Y24         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.483    22.676    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X17Y24         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[7]/C
                         clock pessimism              0.230    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X17Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/modreg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.456ns (10.568%)  route 3.859ns (89.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         3.859     7.286    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X20Y26         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.484    22.677    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X20Y26         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[2]/C
                         clock pessimism              0.230    22.907    
                         clock uncertainty           -0.302    22.605    
    SLICE_X20Y26         FDCE (Recov_fdce_C_CLR)     -0.361    22.244    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[2]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.456ns (10.568%)  route 3.859ns (89.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.663     2.971    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=171, routed)         3.859     7.286    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/Q[0]
    SLICE_X20Y26         FDCE                                         f  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        1.484    22.677    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/s00_axi_aclk
    SLICE_X20Y26         FDCE                                         r  design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[8]/C
                         clock pessimism              0.230    22.907    
                         clock uncertainty           -0.302    22.605    
    SLICE_X20Y26         FDCE (Recov_fdce_C_CLR)     -0.361    22.244    design_1_i/RSA_0/U0/RSA_v1_0_S00_AXI_inst/myrsa_0/sqrin_reg[8]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 14.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_carry.carry_delay/implement_register_chain.d_delayed_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.192     1.253    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_carry.carry_delay/implement_register_chain.d_delayed_reg[0][0]_0[0]
    SLICE_X6Y19          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_carry.carry_delay/implement_register_chain.d_delayed_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.824     1.194    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_carry.carry_delay/s00_axi_aclk
    SLICE_X6Y19          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_carry.carry_delay/implement_register_chain.d_delayed_reg[0][0]/C
                         clock pessimism             -0.281     0.913    
    SLICE_X6Y19          FDCE (Remov_fdce_C_CLR)     -0.067     0.845    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_carry.carry_delay/implement_register_chain.d_delayed_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[0].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.385%)  route 0.223ns (57.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.223     1.284    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y18          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[0].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.825     1.195    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/s00_axi_aclk
    SLICE_X6Y18          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[0].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[0].ff_i
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[1].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.385%)  route 0.223ns (57.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.223     1.284    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y18          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[1].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.825     1.195    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/s00_axi_aclk
    SLICE_X6Y18          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[1].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[1].ff_i
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[2].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.385%)  route 0.223ns (57.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.223     1.284    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y18          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[2].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.825     1.195    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/s00_axi_aclk
    SLICE_X6Y18          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[2].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[2].ff_i
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.385%)  route 0.223ns (57.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.223     1.284    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y18          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.825     1.195    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/s00_axi_aclk
    SLICE_X6Y18          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].bd_mult_slice_last/use_ffs.ffs_p_o[3].ff_i
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.385%)  route 0.223ns (57.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.223     1.284    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][0]_0[0]
    SLICE_X6Y18          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.825     1.195    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_results.res_delay/s00_axi_aclk
    SLICE_X6Y18          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][1]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].delay_results.res_delay/implement_register_chain.d_delayed_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[0].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.589%)  route 0.284ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.284     1.346    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y17          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[0].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.826     1.196    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/s00_axi_aclk
    SLICE_X6Y17          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[0].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[0].ff_i
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[1].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.589%)  route 0.284ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.284     1.346    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y17          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[1].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.826     1.196    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/s00_axi_aclk
    SLICE_X6Y17          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[1].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[1].ff_i
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[2].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.589%)  route 0.284ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.284     1.346    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y17          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[2].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.826     1.196    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/s00_axi_aclk
    SLICE_X6Y17          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[2].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[2].ff_i
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.589%)  route 0.284ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.557     0.898    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y20          FDRE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=122, routed)         0.284     1.346    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i_0[0]
    SLICE_X6Y17          FDCE                                         f  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2071, routed)        0.826     1.196    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/s00_axi_aclk
    SLICE_X6Y17          FDCE                                         r  design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i/C
                         clock pessimism             -0.281     0.914    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/Booth_Multiplier_0/U0/Booth_Multiplier_v1_0_S00_AXI_inst/Booth_Multiplier_0/rows[2].slices[1].bd_mult_slice_s/use_ffs.ffs_p_o[3].ff_i
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.498    





