// Seed: 1146026718
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd33
) (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4[-1 'b0 : id_12],
    input tri0 id_5,
    output wor id_6,
    inout wor id_7,
    output tri id_8,
    input wire id_9,
    input wor id_10,
    output wor void id_11,
    output supply1 _id_12,
    input wor id_13,
    input wand id_14
);
  logic id_16;
  logic [7:0][1][-1] id_17;
  ;
  logic id_18;
  assign id_0 = -1;
  module_0 modCall_1 (id_18);
  wire id_19;
  ;
  assign id_0 = $unsigned(66);
  ;
  assign id_16 = -1;
endmodule
