

================================================================
== Vitis HLS Report for 'sha256_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Tue Jul 25 19:37:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        sha1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add_i125 = alloca i32 1"   --->   Operation 4 'alloca' 'add_i125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 0, i512 %add_i125"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.body"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%add_i125_load = load i512 %add_i125"   --->   Operation 8 'load' 'add_i125_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'specloopname' 'specloopname_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%input_r_read = read i584 @_ssdm_op_Read.axis.volatile.i584P128A, i584 %input_r" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'read' 'input_r_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i584 %input_r_read" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i584 %input_r_read" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'trunc' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i584.i32, i584 %input_r_read, i32 582" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (3.30ns)   --->   "%add_ln886 = add i512 %trunc_ln145_1, i512 %add_i125_load"   --->   Operation 15 'add' 'add_ln886' <Predicate = true> <Delay = 3.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp, void %do.body.do.body_crit_edge, void %do.end.exitStub" [../../sum_of_all_input_data_plus_verify/vitis/sha256.cpp:32]   --->   Operation 16 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln32 = store i512 %add_ln886, i512 %add_i125" [../../sum_of_all_input_data_plus_verify/vitis/sha256.cpp:32]   --->   Operation 17 'store' 'store_ln32' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln32 = br void %do.body" [../../sum_of_all_input_data_plus_verify/vitis/sha256.cpp:32]   --->   Operation 18 'br' 'br_ln32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln886 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %add_i125_out, i512 %add_i125_load"   --->   Operation 19 'write' 'write_ln886' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i582P0A, i582 %p_out, i582 %trunc_ln145" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'write' 'write_ln145' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ add_i125_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add_i125           (alloca       ) [ 011]
specinterface_ln0  (specinterface) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
add_i125_load      (load         ) [ 000]
specpipeline_ln0   (specpipeline ) [ 000]
specloopname_ln145 (specloopname ) [ 000]
input_r_read       (read         ) [ 000]
trunc_ln145        (trunc        ) [ 000]
trunc_ln145_1      (trunc        ) [ 000]
tmp                (bitselect    ) [ 011]
add_ln886          (add          ) [ 000]
br_ln32            (br           ) [ 000]
store_ln32         (store        ) [ 000]
br_ln32            (br           ) [ 000]
write_ln886        (write        ) [ 000]
write_ln145        (write        ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_i125_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i125_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i584P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i584.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i582P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="add_i125_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i125/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="input_r_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="584" slack="0"/>
<pin id="46" dir="0" index="1" bw="584" slack="0"/>
<pin id="47" dir="1" index="2" bw="584" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln886_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="512" slack="0"/>
<pin id="53" dir="0" index="2" bw="512" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln886/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="write_ln145_write_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="582" slack="0"/>
<pin id="60" dir="0" index="2" bw="582" slack="0"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln145/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="512" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="add_i125_load_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="512" slack="1"/>
<pin id="71" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i125_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="trunc_ln145_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="584" slack="0"/>
<pin id="75" dir="1" index="1" bw="582" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln145_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="584" slack="0"/>
<pin id="80" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="584" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln886_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="512" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln32_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="512" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="1"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="add_i125_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="512" slack="0"/>
<pin id="103" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="add_i125 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="69" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="76"><net_src comp="44" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="81"><net_src comp="44" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="78" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="69" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="40" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="107"><net_src comp="101" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_i125_out | {2 }
	Port: p_out | {2 }
 - Input state : 
	Port: sha256_Pipeline_VITIS_LOOP_27_1 : input_r | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		add_ln886 : 1
		br_ln32 : 1
		store_ln32 : 2
		write_ln886 : 1
		write_ln145 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln886_fu_90     |    0    |   512   |
|----------|-------------------------|---------|---------|
|   read   | input_r_read_read_fu_44 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln886_write_fu_50 |    0    |    0    |
|          | write_ln145_write_fu_57 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln145_fu_73    |    0    |    0    |
|          |   trunc_ln145_1_fu_78   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_82        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   512   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_i125_reg_101|   512  |
+----------------+--------+
|      Total     |   512  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   512  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   512  |    -   |
+-----------+--------+--------+
|   Total   |   512  |   512  |
+-----------+--------+--------+
