###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Wed May  4 16:42:32 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postRoute}
###############################################################
Path 1: MET (0.176 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.227 (P)
          Arrival:=          5.414              2.827
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.827
        Data Path:-          2.411
            Slack:=          0.176
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20           3  0.135   0.123       -    2.724  
  CLK__L1_N0                  -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                -      A->Q  F     BUX20          16  0.078   0.102       -    2.827  
  CLK__L2_N1                  -      -     -     (net)          16      -       -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.060   0.242   2.169    5.238  
  RC_CG_HIER_INST4/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B     F     AND2X2          1  0.104   0.000       -    5.238  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.200   0.115      -    5.323  
  CLK__L1_N0              -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.083   0.091      -    5.414  
  CLK__L2_N1              -      -     -     (net)          16      -       -      -        -  
  RC_CG_HIER_INST4/g12/A  -      A     R     AND2X2         16  0.063   0.011      -    5.414  
#--------------------------------------------------------------------------------------------
Path 2: MET (0.219 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.227 (P)
          Arrival:=          5.414              2.827
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.827
        Data Path:-          2.369
            Slack:=          0.219
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20           3  0.135   0.123       -    2.724  
  CLK__L1_N0                  -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                -      A->Q  F     BUX20          16  0.078   0.102       -    2.827  
  CLK__L2_N1                  -      -     -     (net)          16      -       -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.060   0.240   2.129    5.196  
  RC_CG_HIER_INST3/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B     F     AND2X2          1  0.101   0.000       -    5.196  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.200   0.115      -    5.323  
  CLK__L1_N0              -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.083   0.091      -    5.414  
  CLK__L2_N1              -      -     -     (net)          16      -       -      -        -  
  RC_CG_HIER_INST3/g12/A  -      A     R     AND2X2         16  0.063   0.012      -    5.414  
#--------------------------------------------------------------------------------------------
Path 3: MET (1.209 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.215 (P)          0.226 (P)
          Arrival:=          5.415              2.826
 
Clock Gating Setup:-         0.000
    Required Time:=          5.415
     Launch Clock:-          2.826
        Data Path:-          1.381
            Slack:=          1.209
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20           3  0.135   0.123       -    2.724  
  CLK__L1_N0                  -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                -      A->Q  F     BUX20          16  0.078   0.102       -    2.826  
  CLK__L2_N1                  -      -     -     (net)          16      -       -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.060   0.266   1.114    4.207  
  RC_CG_HIER_INST2/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B     F     AND2X2          1  0.123   0.001       -    4.207  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.200   0.115      -    5.323  
  CLK__L1_N0              -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.083   0.092      -    5.415  
  CLK__L2_N1              -      -     -     (net)          16      -       -      -        -  
  RC_CG_HIER_INST2/g12/A  -      A     R     AND2X2         16  0.063   0.013      -    5.415  
#--------------------------------------------------------------------------------------------
Path 4: MET (1.376 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.224 (P)          0.234 (P)
          Arrival:=          5.424              2.834
 
Clock Gating Setup:-         0.000
    Required Time:=          5.424
     Launch Clock:-          2.834
        Data Path:-          1.215
            Slack:=          1.376
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.834  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.298   0.917    4.048  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B      -      B     F     AND2X4          1  0.158   0.001       -    4.048  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.104      -    5.424  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A  -      A     R     AND2X4         40  0.086   0.009      -    5.424  
#--------------------------------------------------------------------------------------------------------------
Path 5: MET (1.378 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.233 (P)
          Arrival:=          5.414              2.833
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.833
        Data Path:-          1.204
            Slack:=          1.378
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.833  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.294   0.910    4.037  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B      -      B     F     AND2X4          1  0.154   0.001       -    4.037  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.089      -    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A  -      A     R     AND2X4         17  0.064   0.006      -    5.414  
#--------------------------------------------------------------------------------------------------------------
Path 6: MET (1.378 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.233 (P)
          Arrival:=          5.414              2.833
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.833
        Data Path:-          1.203
            Slack:=          1.378
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.833  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.292   0.911    4.036  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B      -      B     F     AND2X4          1  0.156   0.001       -    4.036  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.089      -    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A  -      A     R     AND2X4         17  0.064   0.006      -    5.414  
#--------------------------------------------------------------------------------------------------------------
Path 7: MET (1.380 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.224 (P)          0.233 (P)
          Arrival:=          5.424              2.833
 
Clock Gating Setup:-         0.000
    Required Time:=          5.424
     Launch Clock:-          2.833
        Data Path:-          1.211
            Slack:=          1.380
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.833  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.298   0.914    4.044  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B      -      B     F     AND2X4          1  0.159   0.001       -    4.044  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.104      -    5.424  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A  -      A     R     AND2X4         40  0.086   0.009      -    5.424  
#--------------------------------------------------------------------------------------------------------------
Path 8: MET (1.396 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.233 (P)
          Arrival:=          5.414              2.833
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.833
        Data Path:-          1.185
            Slack:=          1.396
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.833  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.293   0.892    4.018  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B      -      B     F     AND2X4          1  0.154   0.002       -    4.018  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.089      -    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A  -      A     R     AND2X4         17  0.064   0.006      -    5.414  
#--------------------------------------------------------------------------------------------------------------
Path 9: MET (1.405 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.224 (P)          0.234 (P)
          Arrival:=          5.424              2.834
 
Clock Gating Setup:-         0.000
    Required Time:=          5.424
     Launch Clock:-          2.834
        Data Path:-          1.186
            Slack:=          1.405
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.834  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.297   0.889    4.019  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B      -      B     F     AND2X4          1  0.158   0.001       -    4.019  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.104      -    5.424  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A  -      A     R     AND2X4         40  0.086   0.009      -    5.424  
#--------------------------------------------------------------------------------------------------------------
Path 10: MET (1.406 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST10/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.226 (P)
          Arrival:=          5.416              2.826
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.826
        Data Path:-          1.183
            Slack:=          1.406
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                   -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.135   0.123       -    2.725  
  CLK__L1_N0                            -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.102       -    2.826  
  CLK__L2_N1                            -      -     -     (net)          16      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.060   0.212   0.971    4.009  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g12/B      -      B     R     AND2X2          1  0.128   0.000       -    4.009  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  CLK                               -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                               -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                      -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                        -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                      -      A->Q  R     BUX20          17  0.083   0.090      -    5.416  
  CLK__L2_N2                        -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST10/g12/A  -      A     R     AND2X2         17  0.065   0.007      -    5.416  
#------------------------------------------------------------------------------------------------------
Path 11: MET (1.408 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.233 (P)
          Arrival:=          5.414              2.833
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.833
        Data Path:-          1.173
            Slack:=          1.408
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.833  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.290   0.883    4.006  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B      -      B     F     AND2X4          1  0.155   0.001       -    4.006  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.089      -    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A  -      A     R     AND2X4         17  0.064   0.006      -    5.414  
#--------------------------------------------------------------------------------------------------------------
Path 12: MET (1.421 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.224 (P)          0.233 (P)
          Arrival:=          5.424              2.833
 
Clock Gating Setup:-         0.000
    Required Time:=          5.424
     Launch Clock:-          2.833
        Data Path:-          1.169
            Slack:=          1.421
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.112       -    2.833  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.284   0.885    4.002  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B      -      B     F     AND2X4          1  0.148   0.001       -    4.002  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.104      -    5.424  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A  -      A     R     AND2X4         40  0.086   0.009      -    5.424  
#--------------------------------------------------------------------------------------------------------------
Path 13: MET (1.464 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.238 (P)
          Arrival:=          5.425              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.838
        Data Path:-          1.123
            Slack:=          1.464
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.117       -    2.838  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.283   0.840    3.961  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B      -      B     R     AND2X4          1  0.237   0.001       -    3.961  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.105      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A  -      A     R     AND2X4         40  0.087   0.010      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 14: MET (1.465 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.220 (P)          0.237 (P)
          Arrival:=          5.420              2.837
 
Clock Gating Setup:-         0.000
    Required Time:=          5.420
     Launch Clock:-          2.837
        Data Path:-          1.118
            Slack:=          1.465
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.837  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.271   0.847    3.955  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B      -      B     R     AND2X4          1  0.215   0.001       -    3.955  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.094      -    5.420  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A  -      A     R     AND2X4         17  0.065   0.011      -    5.420  
#--------------------------------------------------------------------------------------------------------------
Path 15: MET (1.478 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.220 (P)          0.238 (P)
          Arrival:=          5.420              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.420
     Launch Clock:-          2.838
        Data Path:-          1.104
            Slack:=          1.478
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.838  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.281   0.823    3.942  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B      -      B     R     AND2X4          1  0.227   0.001       -    3.942  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.094      -    5.420  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A  -      A     R     AND2X4         17  0.065   0.012      -    5.420  
#--------------------------------------------------------------------------------------------------------------
Path 16: MET (1.483 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.238 (P)
          Arrival:=          5.425              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.838
        Data Path:-          1.105
            Slack:=          1.483
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.838  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.283   0.822    3.943  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B      -      B     R     AND2X4          1  0.246   0.001       -    3.943  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.105      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A  -      A     R     AND2X4         40  0.087   0.010      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 17: MET (1.489 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.238 (P)
          Arrival:=          5.425              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.838
        Data Path:-          1.099
            Slack:=          1.489
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.838  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.266   0.833    3.937  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B      -      B     R     AND2X4          1  0.206   0.001       -    3.937  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.105      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A  -      A     R     AND2X4         40  0.087   0.010      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 18: MET (1.490 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.238 (P)
          Arrival:=          5.425              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.838
        Data Path:-          1.098
            Slack:=          1.490
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.117       -    2.838  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.257   0.840    3.936  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B      -      B     R     AND2X4          1  0.203   0.001       -    3.936  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.105      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A  -      A     R     AND2X4         40  0.087   0.010      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 19: MET (1.500 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.236 (P)
          Arrival:=          5.425              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.836
        Data Path:-          1.089
            Slack:=          1.500
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.115       -    2.836  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.234   0.854    3.925  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B      -      B     R     AND2X4          1  0.156   0.000       -    3.925  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.105      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A  -      A     R     AND2X4         40  0.087   0.010      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 20: MET (1.505 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.224 (P)          0.237 (P)
          Arrival:=          5.424              2.837
 
Clock Gating Setup:-         0.000
    Required Time:=          5.424
     Launch Clock:-          2.837
        Data Path:-          1.081
            Slack:=          1.505
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.837  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.252   0.829    3.919  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B      -      B     R     AND2X4          1  0.183   0.001       -    3.919  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.104      -    5.424  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A  -      A     R     AND2X4         40  0.087   0.009      -    5.424  
#--------------------------------------------------------------------------------------------------------------
Path 21: MET (1.507 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.238 (P)
          Arrival:=          5.425              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.838
        Data Path:-          1.080
            Slack:=          1.507
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.838  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.262   0.818    3.918  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B      -      B     R     AND2X4          1  0.187   0.001       -    3.918  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.104      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A  -      A     R     AND2X4         40  0.087   0.009      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 22: MET (1.510 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.235 (P)
          Arrival:=          5.414              2.835
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.835
        Data Path:-          1.069
            Slack:=          1.510
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.113       -    2.835  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.302   0.767    3.904  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B      -      B     F     AND2X4          1  0.156   0.001       -    3.904  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.088      -    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A  -      A     R     AND2X4         17  0.064   0.005      -    5.414  
#--------------------------------------------------------------------------------------------------------------
Path 23: MET (1.533 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.215 (P)          0.236 (P)
          Arrival:=          5.415              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.415
     Launch Clock:-          2.836
        Data Path:-          1.045
            Slack:=          1.533
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.115       -    2.836  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.240   0.805    3.882  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B      -      B     F     AND2X4          1  0.101   0.000       -    3.882  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.089      -    5.415  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A  -      A     R     AND2X4         17  0.064   0.006      -    5.415  
#--------------------------------------------------------------------------------------------------------------
Path 24: MET (1.552 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.232 (P)
          Arrival:=          5.414              2.832
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.832
        Data Path:-          1.031
            Slack:=          1.552
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.111       -    2.832  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.294   0.736    3.863  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B      -      B     F     AND2X4          1  0.149   0.001       -    3.863  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.088      -    5.414  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A  -      A     R     AND2X4         17  0.064   0.006      -    5.414  
#--------------------------------------------------------------------------------------------------------------
Path 25: MET (1.555 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.213 (P)          0.235 (P)
          Arrival:=          5.413              2.835
 
Clock Gating Setup:-         0.000
    Required Time:=          5.413
     Launch Clock:-          2.835
        Data Path:-          1.023
            Slack:=          1.555
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.114       -    2.835  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.289   0.734    3.858  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B      -      B     F     AND2X4          1  0.147   0.001       -    3.858  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.087      -    5.413  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A  -      A     R     AND2X4         17  0.063   0.004      -    5.413  
#--------------------------------------------------------------------------------------------------------------
Path 26: MET (1.616 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.232 (P)
          Arrival:=          5.423              2.832
 
Clock Gating Setup:-         0.000
    Required Time:=          5.423
     Launch Clock:-          2.832
        Data Path:-          0.975
            Slack:=          1.616
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.111       -    2.832  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.081   0.286   0.689    3.807  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B      -      B     F     AND2X4          1  0.142   0.000       -    3.807  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.103      -    5.423  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A  -      A     R     AND2X4         40  0.086   0.008      -    5.423  
#--------------------------------------------------------------------------------------------------------------
Path 27: MET (1.665 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.236 (P)
          Arrival:=          5.421              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.421
     Launch Clock:-          2.836
        Data Path:-          0.919
            Slack:=          1.665
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.115       -    2.836  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.255   0.664    3.756  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B      -      B     R     AND2X4          1  0.179   0.001       -    3.756  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.095      -    5.421  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A  -      A     R     AND2X4         17  0.065   0.012      -    5.421  
#--------------------------------------------------------------------------------------------------------------
Path 28: MET (1.688 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.236 (P)
          Arrival:=          5.421              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.421
     Launch Clock:-          2.836
        Data Path:-          0.897
            Slack:=          1.688
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.114       -    2.836  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.238   0.659    3.733  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B      -      B     R     AND2X4          1  0.174   0.001       -    3.733  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.083   0.095      -    5.421  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A  -      A     R     AND2X4         17  0.065   0.012      -    5.421  
#--------------------------------------------------------------------------------------------------------------
Path 29: MET (1.696 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.237 (P)
          Arrival:=          5.425              2.837
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.837
        Data Path:-          0.892
            Slack:=          1.696
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.837  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.234   0.658    3.729  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B      -      B     R     AND2X4          1  0.166   0.001       -    3.729  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.105      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A  -      A     R     AND2X4         40  0.087   0.010      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 30: MET (1.755 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.224 (P)          0.237 (P)
          Arrival:=          5.424              2.837
 
Clock Gating Setup:-         0.000
    Required Time:=          5.424
     Launch Clock:-          2.837
        Data Path:-          0.832
            Slack:=          1.755
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.120       -    2.721  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.077   0.116       -    2.837  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.081   0.216   0.616    3.669  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B      -      B     R     AND2X4          1  0.134   0.000       -    3.669  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.200   0.112      -    5.320  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.082   0.104      -    5.424  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A  -      A     R     AND2X4         40  0.087   0.009      -    5.424  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (2.078 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST8/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.228 (P)
          Arrival:=          5.416              2.828
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.828
        Data Path:-          0.510
            Slack:=          2.078
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                  -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                         -      A->Q  F     BUX20           3  0.135   0.123       -    2.724  
  CLK__L1_N0                           -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                         -      A->Q  F     BUX20          16  0.078   0.104       -    2.828  
  CLK__L2_N1                           -      -     -     (net)          16      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.060   0.241   0.269    3.338  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g12/B      -      B     R     AND2X2          1  0.140   0.001       -    3.338  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                              -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                       -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                     -      A->Q  R     BUX20          17  0.083   0.090      -    5.416  
  CLK__L2_N2                       -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST8/g12/A  -      A     R     AND2X2         17  0.065   0.007      -    5.416  
#-----------------------------------------------------------------------------------------------------
Path 32: MET (2.082 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.219 (P)          0.227 (P)
          Arrival:=          5.419              2.827
 
Clock Gating Setup:-         0.000
    Required Time:=          5.419
     Launch Clock:-          2.827
        Data Path:-          0.510
            Slack:=          2.082
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                  -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                         -      A->Q  F     BUX20           3  0.135   0.123       -    2.724  
  CLK__L1_N0                           -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                         -      A->Q  F     BUX20          16  0.078   0.103       -    2.827  
  CLK__L2_N1                           -      -     -     (net)          16      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.060   0.299   0.211    3.337  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g12/B      -      B     F     AND2X4          1  0.161   0.001       -    3.337  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                              -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                       -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                     -      A->Q  R     BUX20          17  0.083   0.093      -    5.419  
  CLK__L2_N2                       -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST5/g12/A  -      A     R     AND2X4         17  0.065   0.010      -    5.419  
#-----------------------------------------------------------------------------------------------------
Path 33: MET (2.085 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.219 (P)          0.228 (P)
          Arrival:=          5.419              2.828
 
Clock Gating Setup:-         0.000
    Required Time:=          5.419
     Launch Clock:-          2.828
        Data Path:-          0.506
            Slack:=          2.085
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)       1  0.135   0.002       -    2.602  
  CLK                                  -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                         -      A->Q  F     BUX20           3  0.135   0.125       -    2.727  
  CLK__L1_N0                           -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I2/Q                         -      A->Q  F     BUX20          17  0.078   0.101       -    2.828  
  CLK__L2_N2                           -      -     -     (net)          17      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.061   0.331   0.176    3.334  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g12/B      -      B     F     AND2X4          1  0.176   0.002       -    3.334  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.200   0.008      -    5.208  
  CLK                              -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.200   0.118      -    5.326  
  CLK__L1_N0                       -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                     -      A->Q  R     BUX20          17  0.083   0.093      -    5.419  
  CLK__L2_N2                       -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST6/g12/A  -      A     R     AND2X4         17  0.065   0.010      -    5.419  
#-----------------------------------------------------------------------------------------------------
Path 34: MET (2.251 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.214 (P)          0.239 (P)
          Arrival:=          5.414              2.839
 
Clock Gating Setup:-         0.000
    Required Time:=          5.414
     Launch Clock:-          2.839
        Data Path:-          0.324
            Slack:=          2.251
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.135   0.014    2.614  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   F     BUX20           3  0.135   0.124    2.738  
  CLK__L1_N0                  -      -      -     (net)           3      -       -        -  
  CLK__L2_I1/Q                -      A->Q   F     BUX20          16  0.078   0.101    2.839  
  CLK__L2_N1                  -      -      -     (net)          16      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.060   0.324    3.163  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X4          1  0.125   0.000    3.163  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.200   0.115    5.323  
  CLK__L1_N0              -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.083   0.091    5.414  
  CLK__L2_N1              -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST1/g12/A  -      A     R     AND2X4         16  0.063   0.011    5.414  
#-------------------------------------------------------------------------------------
Path 35: MET (2.256 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.242 (P)
          Arrival:=          5.416              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.842
        Data Path:-          0.318
            Slack:=          2.256
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.014    2.614  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20           3  0.135   0.124    2.738  
  CLK__L1_N0                           -      -      -     (net)           3      -       -        -  
  CLK__L2_I1/Q                         -      A->Q   F     BUX20          16  0.078   0.104    2.842  
  CLK__L2_N1                           -      -      -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.060   0.318    3.160  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g12/B      -      B      F     AND2X4          1  0.115   0.000    3.160  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.200   0.115    5.323  
  CLK__L1_N0                       -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                     -      A->Q  R     BUX20          16  0.083   0.093    5.416  
  CLK__L2_N1                       -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g12/A  -      A     R     AND2X4         16  0.063   0.013    5.416  
#----------------------------------------------------------------------------------------------
Path 36: MET (2.265 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.242 (P)
          Arrival:=          5.416              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.842
        Data Path:-          0.308
            Slack:=          2.265
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.014    2.614  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20           3  0.135   0.124    2.738  
  CLK__L1_N0                           -      -      -     (net)           3      -       -        -  
  CLK__L2_I1/Q                         -      A->Q   F     BUX20          16  0.078   0.104    2.842  
  CLK__L2_N1                           -      -      -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.060   0.308    3.151  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g12/B      -      B      F     AND2X4          1  0.109   0.000    3.151  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.200   0.008    5.208  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.200   0.115    5.323  
  CLK__L1_N0                       -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                     -      A->Q  R     BUX20          16  0.083   0.093    5.416  
  CLK__L2_N1                       -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g12/A  -      A     R     AND2X4         16  0.063   0.013    5.416  
#----------------------------------------------------------------------------------------------

