{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493276999981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493276999982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 09:09:59 2017 " "Processing started: Thu Apr 27 09:09:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493276999982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493276999982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map TheWatch -c TheWatch --generate_functional_sim_netlist " "Command: quartus_map TheWatch -c TheWatch --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493276999982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493277000320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_decoder-combinational " "Found design unit 1: sevenseg_decoder-combinational" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/sevenseg_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000891 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_decoder " "Found entity 1: sevenseg_decoder" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/sevenseg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter-behavioral " "Found design unit 1: multi_counter-behavioral" {  } { { "multi_counter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000891 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter " "Found entity 1: multi_counter" {  } { { "multi_counter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter_tester-structural " "Found design unit 1: multi_counter_tester-structural" {  } { { "multi_counter_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter_tester.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter_tester " "Found entity 1: multi_counter_tester" {  } { { "multi_counter_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/multi_counter_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-behavioral " "Found design unit 1: clock_gen-behavioral" {  } { { "clock_gen.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/clock_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/clock_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_digit_clock_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_digit_clock_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_digit_clock_tester-structural " "Found design unit 1: one_digit_clock_tester-structural" {  } { { "one_digit_clock_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/one_digit_clock_tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_digit_clock_tester " "Found entity 1: one_digit_clock_tester" {  } { { "one_digit_clock_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/one_digit_clock_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_logic-behavirual " "Found design unit 1: reset_logic-behavirual" {  } { { "reset_logic.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/reset_logic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_logic " "Found entity 1: reset_logic" {  } { { "reset_logic.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/reset_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch-structural " "Found design unit 1: watch-structural" {  } { { "watch.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch_tester-structural " "Found design unit 1: watch_tester-structural" {  } { { "watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch_tester.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch_tester " "Found entity 1: watch_tester" {  } { { "watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/watch_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_limiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_limiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_limiter-dataflow " "Found design unit 1: input_limiter-dataflow" {  } { { "input_limiter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/input_limiter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_limiter " "Found entity 1: input_limiter" {  } { { "input_limiter.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/input_limiter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behavirual " "Found design unit 1: compare-behavirual" {  } { { "compare.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/compare.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_watch.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alarm_watch.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_watch_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_watch_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_watch_tester-combinatorial " "Found design unit 1: alarm_watch_tester-combinatorial" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_watch_tester " "Found entity 1: alarm_watch_tester" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 6/alarm_watch_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493277000912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi_counter " "Elaborating entity \"multi_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493277000952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493277001079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 09:10:01 2017 " "Processing ended: Thu Apr 27 09:10:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493277001079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493277001079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493277001079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493277001079 ""}
