{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513711027846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513711027848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 21:17:07 2017 " "Processing started: Tue Dec 19 21:17:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513711027848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711027848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711027848 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/home/ovidiuspn/intelFPGA_lite/17.0/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/ovidiuspn/intelFPGA_lite/17.0/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711027926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513711028129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513711028129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ovidiuspn/VHDL/nbody/pipe_st1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ovidiuspn/VHDL/nbody/pipe_st1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_st1-arch " "Found design unit 1: pipe_st1-arch" {  } { { "../nbody/pipe_st1.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/pipe_st1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039631 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_st1 " "Found entity 1: pipe_st1" {  } { { "../nbody/pipe_st1.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/pipe_st1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ovidiuspn/VHDL/nbody/nbody.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ovidiuspn/VHDL/nbody/nbody.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbody-arch " "Found design unit 1: nbody-arch" {  } { { "../nbody/nbody.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/nbody.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039632 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbody " "Found entity 1: nbody" {  } { { "../nbody/nbody.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/nbody.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/ovidiuspn/VHDL/uart/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/uart.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039634 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/uart.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_test-rtl " "Found design unit 1: uart_test-rtl" {  } { { "uart_test.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/uart_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039635 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "uart_test.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/uart_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-arch " "Found design unit 1: freq_div-arch" {  } { { "freq_div.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/freq_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039636 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/freq_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qtest-arch " "Found design unit 1: qtest-arch" {  } { { "qtest.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/qtest.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039636 ""} { "Info" "ISGN_ENTITY_NAME" "1 qtest " "Found entity 1: qtest" {  } { { "qtest.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/qtest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ovidiuspn/VHDL/nbody/pipe_st2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ovidiuspn/VHDL/nbody/pipe_st2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_st2-arch " "Found design unit 1: pipe_st2-arch" {  } { { "../nbody/pipe_st2.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/pipe_st2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039637 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_st2 " "Found entity 1: pipe_st2" {  } { { "../nbody/pipe_st2.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/pipe_st2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513711039637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qtest " "Elaborating entity \"qtest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513711039688 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR qtest.vhd(10) " "VHDL Signal Declaration warning at qtest.vhd(10): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qtest.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/qtest.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513711039689 "|qtest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_test uart_test:uart_test " "Elaborating entity \"uart_test\" for hierarchy \"uart_test:uart_test\"" {  } { { "qtest.vhd" "uart_test" { Text "/home/ovidiuspn/VHDL/uart/qtest.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513711039696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_data_out uart_test.vhd(52) " "Verilog HDL or VHDL warning at uart_test.vhd(52): object \"uart_data_out\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/uart_test.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513711039696 "|qtest|uart_test:uart_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_data_in_ack uart_test.vhd(54) " "Verilog HDL or VHDL warning at uart_test.vhd(54): object \"uart_data_in_ack\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/uart_test.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513711039696 "|qtest|uart_test:uart_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_data_out_stb uart_test.vhd(55) " "Verilog HDL or VHDL warning at uart_test.vhd(55): object \"uart_data_out_stb\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "/home/ovidiuspn/VHDL/uart/uart_test.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513711039696 "|qtest|uart_test:uart_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_test:uart_test\|uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart_test:uart_test\|uart:uart_inst\"" {  } { { "uart_test.vhd" "uart_inst" { Text "/home/ovidiuspn/VHDL/uart/uart_test.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513711039697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div uart_test:uart_test\|freq_div:clock_125ms " "Elaborating entity \"freq_div\" for hierarchy \"uart_test:uart_test\|freq_div:clock_125ms\"" {  } { { "uart_test.vhd" "clock_125ms" { Text "/home/ovidiuspn/VHDL/uart/uart_test.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513711039698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbody nbody:nbody " "Elaborating entity \"nbody\" for hierarchy \"nbody:nbody\"" {  } { { "qtest.vhd" "nbody" { Text "/home/ovidiuspn/VHDL/uart/qtest.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513711039699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_out2 nbody.vhd(21) " "Verilog HDL or VHDL warning at nbody.vhd(21): object \"en_out2\" assigned a value but never read" {  } { { "../nbody/nbody.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/nbody.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513711039700 "|qtest|nbody:nbody"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"000000000000100\" 15 16 nbody.vhd(27) " "VHDL Expression error at nbody.vhd(27): expression \"\"000000000000100\"\" has 15 elements ; expected 16 elements." {  } { { "../nbody/nbody.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/nbody.vhd" 27 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1513711039701 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ry_a nbody.vhd(25) " "VHDL error at nbody.vhd(25): formal port or parameter \"ry_a\" must have actual or default value" {  } { { "../nbody/nbody.vhd" "" { Text "/home/ovidiuspn/VHDL/nbody/nbody.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1513711039701 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "nbody:nbody " "Can't elaborate user hierarchy \"nbody:nbody\"" {  } { { "qtest.vhd" "nbody" { Text "/home/ovidiuspn/VHDL/uart/qtest.vhd" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513711039701 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513711039793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 19 21:17:19 2017 " "Processing ended: Tue Dec 19 21:17:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513711039793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513711039793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513711039793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039793 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513711039902 ""}
