
---------- Begin Simulation Statistics ----------
final_tick                               116752442500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187279                       # Simulator instruction rate (inst/s)
host_mem_usage                                8590580                       # Number of bytes of host memory used
host_op_rate                                   208808                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2669.82                       # Real time elapsed on the host
host_tick_rate                               43730458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     557478723                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116752                       # Number of seconds simulated
sim_ticks                                116752442500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 221553348                       # number of cc regfile reads
system.cpu.cc_regfile_writes                208175532                       # number of cc regfile writes
system.cpu.committedInsts                   500000000                       # Number of Instructions Simulated
system.cpu.committedOps                     557478723                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.467010                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.467010                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              8                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                           54788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               665062                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                104367885                       # Number of branches executed
system.cpu.iew.exec_nop                       1452341                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.461863                       # Inst execution rate
system.cpu.iew.exec_refs                    169996411                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   78798386                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1564626                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              84219992                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                842                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               178                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             78974478                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           572257161                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              91198025                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            645465                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             574857122                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18313                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                144047                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 520429                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                163876                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3207                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       278142                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         386920                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 551665553                       # num instructions consuming a value
system.cpu.iew.wb_count                     567033054                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.515399                       # average fanout of values written-back
system.cpu.iew.wb_producers                 284327663                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.428356                       # insts written-back per cycle
system.cpu.iew.wb_sent                      567242721                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                648112657                       # number of integer regfile reads
system.cpu.int_regfile_writes               395269262                       # number of integer regfile writes
system.cpu.ipc                               2.141283                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.141283                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            210609      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             398492479     69.24%     69.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3609248      0.63%     69.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                269867      0.05%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             604713      0.11%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               215619      0.04%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp              1069060      0.19%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              420869      0.07%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift             429423      0.07%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             91378165     15.88%     86.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            78802529     13.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              575502591                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    15143395                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026313                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6641933     43.86%     43.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 344864      2.28%     46.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    3216      0.02%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc               127418      0.84%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     47.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4244379     28.03%     75.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3781585     24.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              577226905                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1373777387                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    555038268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         571764549                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  570803977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 575502591                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 843                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13326057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26213                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            367                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6100179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     233450098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.465206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.418698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            75215850     32.22%     32.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            30637134     13.12%     45.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27196300     11.65%     56.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25266832     10.82%     67.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            22308152      9.56%     77.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            17565164      7.52%     84.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15972007      6.84%     91.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            12527381      5.37%     97.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             6761278      2.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       233450098                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.464628                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               13208472                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           25847497                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     11994786                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          12369532                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2399664                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1590177                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             84219992                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            78974478                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1241533024                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     67                       # number of misc regfile writes
system.cpu.numCycles                        233504886                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 1263467                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 421166                       # number of predicate regfile writes
system.cpu.timesIdled                             488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 10740871                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 3610917                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   420                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       284506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        700869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       564876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1130768                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             25                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               106939996                       # Number of BP lookups
system.cpu.branchPred.condPredicted          88028476                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            511435                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             40813446                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                40812284                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.997153                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 4721495                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1250385                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1250106                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              279                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        13222133                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             476                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            511111                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    231589811                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.413431                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.898963                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        90599607     39.12%     39.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        40816557     17.62%     56.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        19252897      8.31%     65.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        16964061      7.33%     72.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         9015330      3.89%     76.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         8720863      3.77%     80.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         7548014      3.26%     83.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         5622160      2.43%     85.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        33050322     14.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    231589811                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            501447226                       # Number of instructions committed
system.cpu.commit.opsCommitted              558925949                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   160849975                       # Number of memory references committed
system.cpu.commit.loads                      82566320                       # Number of loads committed
system.cpu.commit.amos                             22                       # Number of atomic instructions committed
system.cpu.commit.membars                          28                       # Number of memory barriers committed
system.cpu.commit.branches                  102242836                       # Number of branches committed
system.cpu.commit.vector                     11875182                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   490737658                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               4604472                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       210607      0.04%      0.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    391537002     70.05%     70.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      3425769      0.61%     70.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       260508      0.05%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            2      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            2      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc       593613      0.11%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       210585      0.04%     70.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp      1014792      0.18%     71.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            2      0.00%     71.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       420816      0.08%     71.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift       402275      0.07%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     82566320     14.77%     85.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     78283655     14.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    558925949                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      33050322                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    155567875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        155567875                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    155567875                       # number of overall hits
system.cpu.dcache.overall_hits::total       155567875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1403908                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1403908                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1403908                       # number of overall misses
system.cpu.dcache.overall_misses::total       1403908                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 100209525951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 100209525951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 100209525951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 100209525951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    156971783                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    156971783                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    156971783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    156971783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008944                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71378.983488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71378.983488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71378.983488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71378.983488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2428856                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             52047                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.666590                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks       564690                       # number of writebacks
system.cpu.dcache.writebacks::total            564690                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       838707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       838707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       838707                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       838707                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       565201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       565201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       565201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       565201                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37379059485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37379059485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37379059485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37379059485                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66134.100055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66134.100055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66134.100055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66134.100055                       # average overall mshr miss latency
system.cpu.dcache.replacements                 564690                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     78551511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        78551511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       257430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        257430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9339378000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9339378000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78808941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78808941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36279.291458                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36279.291458                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       209148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       209148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7473723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7473723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35734.138027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35734.138027                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     77016364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       77016364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1146462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1146462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  90869633459                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  90869633459                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     78162826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     78162826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79260.920518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79260.920518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       790425                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       790425                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       356037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       356037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29904837493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29904837493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83993.622834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83993.622834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       514492                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       514492                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           16                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           16                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32155.750000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32155.750000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           16                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           16                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       498492                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       498492                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31155.750000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31155.750000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           22                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              22                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.cpu.data           22                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           22                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.901738                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           156133107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            565202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            276.243019                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.901738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1256339714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1256339714                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 61786943                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              71060102                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  97480381                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2602243                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 520429                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             40589987                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   330                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              577867344                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1358                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           70299391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      520962915                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   106939996                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           46783885                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     162629940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1041506                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             1                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  69985499                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                220459                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          233450098                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.484290                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.200986                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                127419638     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  8598911      3.68%     58.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10413158      4.46%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  5532298      2.37%     65.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 19021175      8.15%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  7310765      3.13%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  7405176      3.17%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5125701      2.20%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 42623276     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            233450098                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.457978                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.231058                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     69984609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69984609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     69984609                       # number of overall hits
system.cpu.icache.overall_hits::total        69984609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          890                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            890                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          890                       # number of overall misses
system.cpu.icache.overall_misses::total           890                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66090499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66090499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66090499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66090499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     69985499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69985499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     69985499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69985499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74258.987640                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74258.987640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74258.987640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74258.987640                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          454                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          186                       # number of writebacks
system.cpu.icache.writebacks::total               186                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          200                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          200                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          200                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          200                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          690                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          690                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          690                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          690                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53917000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53917000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78140.579710                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78140.579710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78140.579710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78140.579710                       # average overall mshr miss latency
system.cpu.icache.replacements                    186                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     69984609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69984609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          890                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           890                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66090499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66090499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     69985499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69985499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74258.987640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74258.987640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          200                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          200                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78140.579710                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78140.579710                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.737280                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            69985299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          101427.969565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.737280                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         559884682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        559884682                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     5299166                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1653670                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3207                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 690809                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              7067524                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  51984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 116752442500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 520429                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 62735158                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1816162                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       64138953                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  99131983                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5107413                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              576483599                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1069                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 123358                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     26                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3320308                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           616977471                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   918846032                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                649837378                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 10878207                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               862514                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             595467216                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 21510208                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 1459183                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 751                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10791848                       # count of insts added to the skid buffer
system.cpu.rob.reads                        770605827                       # The number of ROB reads
system.cpu.rob.writes                      1146156764                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   557478723                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               199102                       # number of demand (read+write) hits
system.l2.demand_hits::total                   199113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              199102                       # number of overall hits
system.l2.overall_hits::total                  199113                       # number of overall hits
system.l2.demand_misses::.cpu.inst                679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             366080                       # number of demand (read+write) misses
system.l2.demand_misses::total                 366759                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               679                       # number of overall misses
system.l2.overall_misses::.cpu.data            366080                       # number of overall misses
system.l2.overall_misses::total                366759                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  34366155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34418911000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52756000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  34366155000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34418911000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           565182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               565872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          565182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              565872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.647721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.648131                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.647721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.648131                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77696.612666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93876.078999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93846.125112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77696.612666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93876.078999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93846.125112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     49549                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              283376                       # number of writebacks
system.l2.writebacks::total                    283376                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        366060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            366739                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       366060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        49632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           416371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45966000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30703561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30749527500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45966000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30703561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3317534978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34067062478                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.647685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.648095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.647685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735804                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67696.612666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83875.762170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83845.807236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67696.612666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83875.762170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66842.661549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81819.008716                       # average overall mshr miss latency
system.l2.replacements                         284505                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512335                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512335                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        52540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            52540                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        52540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        52540                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        49632                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          49632                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3317534978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3317534978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66842.661549                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66842.661549                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             47837                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47837                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          308219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              308219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  28803856000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28803856000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        356056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            356056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.865648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93452.564573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93452.564573                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       308199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         308199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  25719872500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25719872500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.865591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83452.160779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83452.160779                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77696.612666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77696.612666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45966000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45966000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67696.612666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67696.612666                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        151265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            151265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        57861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5562299000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5562299000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       209126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        209126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.276680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96132.092428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96132.092428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        57861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4983689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4983689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.276680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.276680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86132.092428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86132.092428                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              18                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       343000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       343000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19055.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19055.555556                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  455755                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              455755                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                100989                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 125073.247809                       # Cycle average of tags in use
system.l2.tags.total_refs                      813597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    614462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.324080                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    993000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   125028.059987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.187822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.953888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954233                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        130804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       102124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000290                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997955                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18706734                       # Number of tag accesses
system.l2.tags.data_accesses                 18706734                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    283376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    366046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     49607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001223561652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1104079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             268090                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      416346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     283376                       # Number of write requests accepted
system.mem_ctrls.readBursts                    416346                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   283376                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      51.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                416346                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               283376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  233209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  15172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  15631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  16261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  15790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  15894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  16078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  15628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  15561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  15538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  15532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.887303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.905733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1032.343532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15483     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-129023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.297727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.278456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.868306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              463      2.99%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.18%      3.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10873     70.22%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3197     20.65%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              707      4.57%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              119      0.77%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.19%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.10%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.08%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26646144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18136064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    228.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    155.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  116752363500                       # Total gap between requests
system.mem_ctrls.avgGap                     166855.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     23426944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3174848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18132608                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 372206.345918630366                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 200654851.396363735199                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 27192989.988196607679                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 155308168.392280101776                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          679                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       366060                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        49607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       283376                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17863820                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  15524286981                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1720679552                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5926972134022                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26309.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42409.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34686.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20915575.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     23427840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3174848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26646144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18136064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18136064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          679                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       366060                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        49607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         416346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       283376                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        283376                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       372206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    200662526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     27192990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        228227722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       372206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       372206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    155337769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       155337769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    155337769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       372206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    200662526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     27192990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       383565492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               416332                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              283322                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        13026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        13045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        13207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        12855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        13075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        13122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        12900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        12963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        13135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        12822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        13132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9071                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         9012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         8717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         8954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         8990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         9109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         8646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         9020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         9030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         8719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         9021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8710                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9980351009                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1387218224                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        17262830353                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23972.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41464.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              112583                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72445                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            27.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           25.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       514622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    87.010412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    75.506542                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    90.423191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       421070     81.82%     81.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        81505     15.84%     97.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4608      0.90%     98.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1875      0.36%     98.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1195      0.23%     99.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          752      0.15%     99.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          616      0.12%     99.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          467      0.09%     99.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2534      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       514622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26645248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18132608                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              228.220048                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              155.308168                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               26.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    401035641.552002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    707979398.918424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   570902219.731176                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  332839211.039994                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10134453966.251356                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 52919344567.692581                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1574845761.619269                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  66641400766.802208                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   570.792348                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4402886002                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5248250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 107101306498                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    401459791.824000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    708722681.486421                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   571055822.265578                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  335533252.991994                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10134453966.251356                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 52897658817.463982                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1589816634.873669                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  66638700967.154396                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   570.769224                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4449455884                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5248250000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 107054736616                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             108147                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       283376                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1129                       # Transaction distribution
system.membus.trans_dist::ReadExReq            308199                       # Transaction distribution
system.membus.trans_dist::ReadExResp           308199                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         108147                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1117215                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1117215                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     44782208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                44782208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            416364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  416364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              416364                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1944022290                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2181605907                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            209816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       795711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        52541                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1129                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            73848                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           356056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          356056                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           690                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       209126                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1566                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1695094                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1696660                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        56064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     72311808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               72367872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          358353                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18136064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           924245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005304                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 924219    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             924245                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 116752442500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1130260000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1035000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         847783000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
