<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: GPIO_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">GPIO_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5781796564afa8436d6075e6e4c7dbb3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a5781796564afa8436d6075e6e4c7dbb3">MODE</a></td></tr>
<tr class="separator:a5781796564afa8436d6075e6e4c7dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e03ea04c822d32f707ce8d5376ee051"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a3e03ea04c822d32f707ce8d5376ee051">DINOFF</a></td></tr>
<tr class="separator:a3e03ea04c822d32f707ce8d5376ee051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fcd07d7ba730b38ef79cccbf8faad7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a93fcd07d7ba730b38ef79cccbf8faad7">DOUT</a></td></tr>
<tr class="separator:a93fcd07d7ba730b38ef79cccbf8faad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5722408080d2975102c13912e18e3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a5b5722408080d2975102c13912e18e3d">DATMSK</a></td></tr>
<tr class="separator:a5b5722408080d2975102c13912e18e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717d5dd5b020c3b7c41a338ead1defe2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a717d5dd5b020c3b7c41a338ead1defe2">PIN</a></td></tr>
<tr class="separator:a717d5dd5b020c3b7c41a338ead1defe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a93cad44a3ff3c5f14ae8524f057311"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a4a93cad44a3ff3c5f14ae8524f057311">DBEN</a></td></tr>
<tr class="separator:a4a93cad44a3ff3c5f14ae8524f057311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2a3e05f14e8b636392f403d091f48c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a7c2a3e05f14e8b636392f403d091f48c">INTTYPE</a></td></tr>
<tr class="separator:a7c2a3e05f14e8b636392f403d091f48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0c6390edd9eca833ed915a23b5c0aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a9a0c6390edd9eca833ed915a23b5c0aa">INTEN</a></td></tr>
<tr class="separator:a9a0c6390edd9eca833ed915a23b5c0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4cd8191565b69ec9a7131b093927ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#acd4cd8191565b69ec9a7131b093927ca">INTSRC</a></td></tr>
<tr class="separator:acd4cd8191565b69ec9a7131b093927ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f7201ea6f52c4e12d84a7cc46fe9a1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#ae8f7201ea6f52c4e12d84a7cc46fe9a1">SMTEN</a></td></tr>
<tr class="separator:ae8f7201ea6f52c4e12d84a7cc46fe9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20fb47050e11290d34b1fc6080c36c43"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a20fb47050e11290d34b1fc6080c36c43">SLEWCTL</a></td></tr>
<tr class="separator:a20fb47050e11290d34b1fc6080c36c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb421ea0b62b4bdf0f6d6b817702c32"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#aadb421ea0b62b4bdf0f6d6b817702c32">PUSEL</a></td></tr>
<tr class="separator:aadb421ea0b62b4bdf0f6d6b817702c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup GPIO General Purpose Input/Output Controller(GPIO)
Memory Mapped Structure for GPIO Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00027">27</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5b5722408080d2975102c13912e18e3d" name="a5b5722408080d2975102c13912e18e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5722408080d2975102c13912e18e3d">&#9670;&nbsp;</a></span>DATMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DATMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DATMSK
</font><br><p> <font size="2">
Offset: 0x0C/0x4C/0x8C/0xCC/0x10C/0x14C/0x18C/0x1CC  Port A-H Data Output Write Mask
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>DATMSKn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit.
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected.
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[n]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00486">486</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a4a93cad44a3ff3c5f14ae8524f057311" name="a4a93cad44a3ff3c5f14ae8524f057311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a93cad44a3ff3c5f14ae8524f057311">&#9670;&nbsp;</a></span>DBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DBEN
</font><br><p> <font size="2">
Offset: 0x14/0x54/0x94/0xD4/0x114/0x154/0x194/0x1D4  Port A-H De-Bounce Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>DBENn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Input Signal De-Bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit.
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt.
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt.
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00488">488</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a3e03ea04c822d32f707ce8d5376ee051" name="a3e03ea04c822d32f707ce8d5376ee051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e03ea04c822d32f707ce8d5376ee051">&#9670;&nbsp;</a></span>DINOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DINOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DINOFF
</font><br><p> <font size="2">
Offset: 0x04/0x44/0x84/0xC4/0x104/0x144/0x184/0x1C4  Port A-H Digital Input Path Disable Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n+16]</td><td>DINOFFn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Digital Input Path Disable Control
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled.
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00484">484</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a93fcd07d7ba730b38ef79cccbf8faad7" name="a93fcd07d7ba730b38ef79cccbf8faad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fcd07d7ba730b38ef79cccbf8faad7">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DOUT
</font><br><p> <font size="2">
Offset: 0x08/0x48/0x88/0xC8/0x108/0x148/0x188/0x1C8  Port A-H Data Output Value
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>DOUTn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output or Quasi-bidirectional mode.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output or Quasi-bidirectional mode.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output or Quasi-bidirectional mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00485">485</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a9a0c6390edd9eca833ed915a23b5c0aa" name="a9a0c6390edd9eca833ed915a23b5c0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0c6390edd9eca833ed915a23b5c0aa">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x1C/0x5C/0x9C/0xDC/0x11C/0x15C/0x19C/0x1DC  Port A-H Interrupt Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>FLIENn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin.
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[n+16]</td><td>RHIENn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00490">490</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="acd4cd8191565b69ec9a7131b093927ca" name="acd4cd8191565b69ec9a7131b093927ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4cd8191565b69ec9a7131b093927ca">&#9670;&nbsp;</a></span>INTSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSRC
</font><br><p> <font size="2">
Offset: 0x20/0x60/0xA0/0xE0/0x120/0x160/0x1A0/0x1E0  Port A-H Interrupt Source Flag
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>INTSRCn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00491">491</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a7c2a3e05f14e8b636392f403d091f48c" name="a7c2a3e05f14e8b636392f403d091f48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2a3e05f14e8b636392f403d091f48c">&#9670;&nbsp;</a></span>INTTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTTYPE
</font><br><p> <font size="2">
Offset: 0x18/0x58/0x98/0xD8/0x118/0x158/0x198/0x1D8  Port A-H Interrupt Trigger Type Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>TYPEn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger.
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce.
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n]).
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt.
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00489">489</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a5781796564afa8436d6075e6e4c7dbb3" name="a5781796564afa8436d6075e6e4c7dbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5781796564afa8436d6075e6e4c7dbb3">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MODE
</font><br><p> <font size="2">
Offset: 0x00/0x40/0x80/0xC0/0x100/0x140/0x180/0x1C0  Port A-H I/O Mode Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2n+1:2n]</td><td>MODEn</td><td><div style="word-wrap: break-word;"><b>Port A-H I/O Pin[n] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Px.n is in Quasi-bidirectional mode.
<br>
Note1: The initial value of this field is defined by CIOINI (CONFIG0 [10]).
<br>
If CIOINI is set to 0, the default value is 0xFFFF_FFFF and all pins will be quasi-bidirectional mode after chip powered on.
<br>
If CIOINI is set to 1, the default value is 0x0000_0000 and all pins will be input mode after chip powered on.
<br>
Note2:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00483">483</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a717d5dd5b020c3b7c41a338ead1defe2" name="a717d5dd5b020c3b7c41a338ead1defe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717d5dd5b020c3b7c41a338ead1defe2">&#9670;&nbsp;</a></span>PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PIN
</font><br><p> <font size="2">
Offset: 0x10/0x50/0x90/0xD0/0x110/0x150/0x190/0x1D0  Port A-H Pin Value
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>PINn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin.
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00487">487</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="aadb421ea0b62b4bdf0f6d6b817702c32" name="aadb421ea0b62b4bdf0f6d6b817702c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb421ea0b62b4bdf0f6d6b817702c32">&#9670;&nbsp;</a></span>PUSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PUSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PUSEL
</font><br><p> <font size="2">
Offset: 0x30/0x70/0xB0/0xF0/0x130/0x170/0x1B0/0x1F0  Port A-H Pull-up and Pull-down Selection Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2n+1:2n]</td><td>PUSELn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Pull-up and Pull-down Enable Register
</b><br>
Determine each I/O Pull-up/pull-down of Px.n pins.
<br>
00 = Px.n pull-up and pull-up disable.
<br>
01 = Px.n pull-up enable.
<br>
10 = Px.n pull-down enable.
<br>
11 = Reserved.
<br>
Note1:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation
<br>
The independent pull-up control register only valid when MODEn set as tri-state and open-drain mode
<br>
The independent pull-down control register only valid when MODEn set as tri-state mode
<br>
When both pull-up pull-down is set as 1 at tri-state mode, keep I/O in tri-state mode
<br>
Note2:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00497">497</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a20fb47050e11290d34b1fc6080c36c43" name="a20fb47050e11290d34b1fc6080c36c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20fb47050e11290d34b1fc6080c36c43">&#9670;&nbsp;</a></span>SLEWCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::SLEWCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SLEWCTL
</font><br><p> <font size="2">
Offset: 0x28/0x68/0xA8/0xE8/0x128/0x168/0x1A8/0x1E8  Port A-H High Slew Rate Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2n+1:2n]</td><td>HSRENn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] High Slew Rate Control
</b><br>
00 = Px.n output with normal slew rate mode (maximum 40 MHz at 2.7V).
<br>
01 = Px.n output with high slew rate mode (maximum 80 MHz at 2.7V).
<br>
10 = Px.n output with fast slew rate mode (maximum 100 MHz at 2.7V.
<br>
11 = Reserved.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00493">493</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="ae8f7201ea6f52c4e12d84a7cc46fe9a1" name="ae8f7201ea6f52c4e12d84a7cc46fe9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f7201ea6f52c4e12d84a7cc46fe9a1">&#9670;&nbsp;</a></span>SMTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::SMTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SMTEN
</font><br><p> <font size="2">
Offset: 0x24/0x64/0xA4/0xE4/0x124/0x164/0x1A4/0x1E4  Port A-H Input Schmitt Trigger Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[n]</td><td>SMTENn</td><td><div style="word-wrap: break-word;"><b>Port A-H Pin[n] Input Schmitt Trigger Enable Bit
</b><br>
0 = Px.n input Schmitt trigger function Disabled.
<br>
1 = Px.n input Schmitt trigger function Enabled.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="gpio__reg_8h_source.html#l00492">492</a> of file <a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="gpio__reg_8h_source.html">gpio_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
