

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_79_1'
================================================================
* Date:           Wed Feb  5 12:49:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.616 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20482|    20482|  0.143 ms|  0.143 ms|  20482|  20482|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1  |    20480|    20480|         5|          5|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln79_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln79"   --->   Operation 9 'read' 'zext_ln79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln79_cast = zext i31 %zext_ln79_read"   --->   Operation 10 'zext' 'zext_ln79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc81"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = load i13 %i"   --->   Operation 13 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.67ns)   --->   "%icmp_ln79 = icmp_eq  i13 %i_3, i13 4096" [Crypto.cpp:79]   --->   Operation 15 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.67ns)   --->   "%add_ln79 = add i13 %i_3, i13 1" [Crypto.cpp:79]   --->   Operation 16 'add' 'add_ln79' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc81.split, void %sw.epilog.loopexit11.exitStub" [Crypto.cpp:79]   --->   Operation 17 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i13 %i_3"   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_3, i32 4, i32 11" [Crypto.cpp:79]   --->   Operation 19 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i8 %lshr_ln3" [Crypto.cpp:79]   --->   Operation 20 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 21 'getelementptr' 'DataRAM_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 22 'getelementptr' 'DataRAM_1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 23 'getelementptr' 'DataRAM_2_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 24 'getelementptr' 'DataRAM_3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 25 'getelementptr' 'DataRAM_4_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 26 'getelementptr' 'DataRAM_5_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 27 'getelementptr' 'DataRAM_6_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 28 'getelementptr' 'DataRAM_7_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 29 'getelementptr' 'DataRAM_8_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 30 'getelementptr' 'DataRAM_9_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataRAM_10_addr = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 31 'getelementptr' 'DataRAM_10_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 32 'getelementptr' 'DataRAM_11_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%DataRAM_12_addr = getelementptr i32 %DataRAM_12, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 33 'getelementptr' 'DataRAM_12_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%DataRAM_13_addr = getelementptr i32 %DataRAM_13, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 34 'getelementptr' 'DataRAM_13_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%DataRAM_14_addr = getelementptr i32 %DataRAM_14, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 35 'getelementptr' 'DataRAM_14_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%DataRAM_15_addr = getelementptr i32 %DataRAM_15, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 36 'getelementptr' 'DataRAM_15_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%DataRAM_16_addr = getelementptr i32 %DataRAM_16, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 37 'getelementptr' 'DataRAM_16_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%DataRAM_17_addr = getelementptr i32 %DataRAM_17, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 38 'getelementptr' 'DataRAM_17_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%DataRAM_18_addr = getelementptr i32 %DataRAM_18, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 39 'getelementptr' 'DataRAM_18_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%DataRAM_19_addr = getelementptr i32 %DataRAM_19, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 40 'getelementptr' 'DataRAM_19_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%DataRAM_20_addr = getelementptr i32 %DataRAM_20, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 41 'getelementptr' 'DataRAM_20_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%DataRAM_21_addr = getelementptr i32 %DataRAM_21, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 42 'getelementptr' 'DataRAM_21_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%DataRAM_22_addr = getelementptr i32 %DataRAM_22, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 43 'getelementptr' 'DataRAM_22_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%DataRAM_23_addr = getelementptr i32 %DataRAM_23, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 44 'getelementptr' 'DataRAM_23_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%DataRAM_24_addr = getelementptr i32 %DataRAM_24, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 45 'getelementptr' 'DataRAM_24_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%DataRAM_25_addr = getelementptr i32 %DataRAM_25, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 46 'getelementptr' 'DataRAM_25_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%DataRAM_26_addr = getelementptr i32 %DataRAM_26, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 47 'getelementptr' 'DataRAM_26_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%DataRAM_27_addr = getelementptr i32 %DataRAM_27, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 48 'getelementptr' 'DataRAM_27_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%DataRAM_28_addr = getelementptr i32 %DataRAM_28, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 49 'getelementptr' 'DataRAM_28_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%DataRAM_29_addr = getelementptr i32 %DataRAM_29, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 50 'getelementptr' 'DataRAM_29_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_30_addr = getelementptr i32 %DataRAM_30, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 51 'getelementptr' 'DataRAM_30_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_31_addr = getelementptr i32 %DataRAM_31, i64 0, i64 %zext_ln79_1" [Crypto.cpp:80]   --->   Operation 52 'getelementptr' 'DataRAM_31_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%DataRAM_load = load i8 %DataRAM_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 53 'load' 'DataRAM_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%DataRAM_1_load = load i8 %DataRAM_1_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 54 'load' 'DataRAM_1_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i8 %DataRAM_2_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 55 'load' 'DataRAM_2_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%DataRAM_3_load = load i8 %DataRAM_3_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 56 'load' 'DataRAM_3_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%DataRAM_4_load = load i8 %DataRAM_4_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 57 'load' 'DataRAM_4_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i8 %DataRAM_5_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 58 'load' 'DataRAM_5_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%DataRAM_6_load = load i8 %DataRAM_6_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 59 'load' 'DataRAM_6_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%DataRAM_7_load = load i8 %DataRAM_7_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 60 'load' 'DataRAM_7_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%DataRAM_8_load = load i8 %DataRAM_8_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 61 'load' 'DataRAM_8_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%DataRAM_9_load = load i8 %DataRAM_9_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 62 'load' 'DataRAM_9_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%DataRAM_10_load = load i8 %DataRAM_10_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 63 'load' 'DataRAM_10_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%DataRAM_11_load = load i8 %DataRAM_11_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 64 'load' 'DataRAM_11_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%DataRAM_12_load = load i8 %DataRAM_12_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 65 'load' 'DataRAM_12_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%DataRAM_13_load = load i8 %DataRAM_13_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 66 'load' 'DataRAM_13_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%DataRAM_14_load = load i8 %DataRAM_14_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 67 'load' 'DataRAM_14_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%DataRAM_15_load = load i8 %DataRAM_15_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 68 'load' 'DataRAM_15_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_16_load = load i8 %DataRAM_16_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 69 'load' 'DataRAM_16_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_17_load = load i8 %DataRAM_17_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 70 'load' 'DataRAM_17_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_18_load = load i8 %DataRAM_18_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 71 'load' 'DataRAM_18_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_19_load = load i8 %DataRAM_19_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 72 'load' 'DataRAM_19_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_20_load = load i8 %DataRAM_20_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 73 'load' 'DataRAM_20_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_21_load = load i8 %DataRAM_21_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 74 'load' 'DataRAM_21_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%DataRAM_22_load = load i8 %DataRAM_22_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 75 'load' 'DataRAM_22_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%DataRAM_23_load = load i8 %DataRAM_23_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 76 'load' 'DataRAM_23_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%DataRAM_24_load = load i8 %DataRAM_24_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 77 'load' 'DataRAM_24_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%DataRAM_25_load = load i8 %DataRAM_25_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 78 'load' 'DataRAM_25_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%DataRAM_26_load = load i8 %DataRAM_26_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 79 'load' 'DataRAM_26_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%DataRAM_27_load = load i8 %DataRAM_27_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 80 'load' 'DataRAM_27_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%DataRAM_28_load = load i8 %DataRAM_28_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 81 'load' 'DataRAM_28_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%DataRAM_29_load = load i8 %DataRAM_29_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 82 'load' 'DataRAM_29_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%DataRAM_30_load = load i8 %DataRAM_30_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 83 'load' 'DataRAM_30_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%DataRAM_31_load = load i8 %DataRAM_31_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 84 'load' 'DataRAM_31_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 194 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_load = load i8 %DataRAM_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 85 'load' 'DataRAM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_1_load = load i8 %DataRAM_1_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 86 'load' 'DataRAM_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i8 %DataRAM_2_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 87 'load' 'DataRAM_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%DataRAM_3_load = load i8 %DataRAM_3_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 88 'load' 'DataRAM_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_4_load = load i8 %DataRAM_4_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 89 'load' 'DataRAM_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i8 %DataRAM_5_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 90 'load' 'DataRAM_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_6_load = load i8 %DataRAM_6_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 91 'load' 'DataRAM_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_7_load = load i8 %DataRAM_7_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 92 'load' 'DataRAM_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%DataRAM_8_load = load i8 %DataRAM_8_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 93 'load' 'DataRAM_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%DataRAM_9_load = load i8 %DataRAM_9_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 94 'load' 'DataRAM_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%DataRAM_10_load = load i8 %DataRAM_10_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 95 'load' 'DataRAM_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%DataRAM_11_load = load i8 %DataRAM_11_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 96 'load' 'DataRAM_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%DataRAM_12_load = load i8 %DataRAM_12_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 97 'load' 'DataRAM_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%DataRAM_13_load = load i8 %DataRAM_13_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 98 'load' 'DataRAM_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%DataRAM_14_load = load i8 %DataRAM_14_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 99 'load' 'DataRAM_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%DataRAM_15_load = load i8 %DataRAM_15_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 100 'load' 'DataRAM_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%DataRAM_16_load = load i8 %DataRAM_16_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 101 'load' 'DataRAM_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%DataRAM_17_load = load i8 %DataRAM_17_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 102 'load' 'DataRAM_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%DataRAM_18_load = load i8 %DataRAM_18_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 103 'load' 'DataRAM_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%DataRAM_19_load = load i8 %DataRAM_19_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 104 'load' 'DataRAM_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%DataRAM_20_load = load i8 %DataRAM_20_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 105 'load' 'DataRAM_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%DataRAM_21_load = load i8 %DataRAM_21_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 106 'load' 'DataRAM_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%DataRAM_22_load = load i8 %DataRAM_22_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 107 'load' 'DataRAM_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%DataRAM_23_load = load i8 %DataRAM_23_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 108 'load' 'DataRAM_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%DataRAM_24_load = load i8 %DataRAM_24_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 109 'load' 'DataRAM_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%DataRAM_25_load = load i8 %DataRAM_25_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 110 'load' 'DataRAM_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%DataRAM_26_load = load i8 %DataRAM_26_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 111 'load' 'DataRAM_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%DataRAM_27_load = load i8 %DataRAM_27_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 112 'load' 'DataRAM_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%DataRAM_28_load = load i8 %DataRAM_28_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 113 'load' 'DataRAM_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%DataRAM_29_load = load i8 %DataRAM_29_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 114 'load' 'DataRAM_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%DataRAM_30_load = load i8 %DataRAM_30_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 115 'load' 'DataRAM_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/2] (3.25ns)   --->   "%DataRAM_31_load = load i8 %DataRAM_31_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 116 'load' 'DataRAM_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 4.61>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:79]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Crypto.cpp:79]   --->   Operation 118 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.06ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i32 %DataRAM_8_load, i32 %DataRAM_9_load, i32 %DataRAM_10_load, i32 %DataRAM_11_load, i32 %DataRAM_12_load, i32 %DataRAM_13_load, i32 %DataRAM_14_load, i32 %DataRAM_15_load, i4 %empty" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 119 'mux' 'tmp_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (2.06ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %DataRAM_16_load, i32 %DataRAM_17_load, i32 %DataRAM_18_load, i32 %DataRAM_19_load, i32 %DataRAM_20_load, i32 %DataRAM_21_load, i32 %DataRAM_22_load, i32 %DataRAM_23_load, i32 %DataRAM_24_load, i32 %DataRAM_25_load, i32 %DataRAM_26_load, i32 %DataRAM_27_load, i32 %DataRAM_28_load, i32 %DataRAM_29_load, i32 %DataRAM_30_load, i32 %DataRAM_31_load, i4 %empty" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 120 'mux' 'tmp_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %tmp_4, i32 %tmp_3" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 121 'add' 'add_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.88ns)   --->   "%switch_ln40 = switch i4 %empty, void %arrayidx7421.case.15, i4 0, void %arrayidx7421.case.0, i4 1, void %arrayidx7421.case.1, i4 2, void %arrayidx7421.case.2, i4 3, void %arrayidx7421.case.3, i4 4, void %arrayidx7421.case.4, i4 5, void %arrayidx7421.case.5, i4 6, void %arrayidx7421.case.6, i4 7, void %arrayidx7421.case.7, i4 8, void %arrayidx7421.case.8, i4 9, void %arrayidx7421.case.9, i4 10, void %arrayidx7421.case.10, i4 11, void %arrayidx7421.case.11, i4 12, void %arrayidx7421.case.12, i4 13, void %arrayidx7421.case.13, i4 14, void %arrayidx7421.case.14" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 122 'switch' 'switch_ln40' <Predicate = true> <Delay = 1.88>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_14_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 123 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 124 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 14)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_13_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 125 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 126 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 13)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_12_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 127 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 128 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 12)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_11_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 129 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 130 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 11)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_10_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 131 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 132 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 10)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_9_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 133 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 134 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 9)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_8_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 135 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 136 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 8)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_7_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 137 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 138 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 7)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_6_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 139 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 140 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 6)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_5_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 141 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 142 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 5)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_4_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 143 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 144 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 4)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_3_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 145 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 146 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 3)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_2_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 147 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 148 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 2)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_1_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 149 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 150 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 1)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 151 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 152 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 0)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i8 %DataRAM_15_addr" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 153 'store' 'store_ln40' <Predicate = (!icmp_ln79 & empty == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx7421.exit" [Arithmetic.cpp:40->Crypto.cpp:80]   --->   Operation 154 'br' 'br_ln40' <Predicate = (!icmp_ln79 & empty == 15)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_slt  i32 %add_ln40, i32 %zext_ln79_cast" [Arithmetic.cpp:43->Crypto.cpp:80]   --->   Operation 155 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln79)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %if.then.i, void %_Z7ADD_MODP6ap_intILi32EES1_S1_i.9.15.94.exit" [Arithmetic.cpp:43->Crypto.cpp:80]   --->   Operation 156 'br' 'br_ln43' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.55ns)   --->   "%sub_ln44 = sub i32 %add_ln40, i32 %zext_ln79_cast" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 157 'sub' 'sub_ln44' <Predicate = (!icmp_ln79 & !icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (1.88ns)   --->   "%switch_ln44 = switch i4 %empty, void %arrayidx7421.case.15919, i4 0, void %arrayidx7421.case.0904, i4 1, void %arrayidx7421.case.1905, i4 2, void %arrayidx7421.case.2906, i4 3, void %arrayidx7421.case.3907, i4 4, void %arrayidx7421.case.4908, i4 5, void %arrayidx7421.case.5909, i4 6, void %arrayidx7421.case.6910, i4 7, void %arrayidx7421.case.7911, i4 8, void %arrayidx7421.case.8912, i4 9, void %arrayidx7421.case.9913, i4 10, void %arrayidx7421.case.10914, i4 11, void %arrayidx7421.case.11915, i4 12, void %arrayidx7421.case.12916, i4 13, void %arrayidx7421.case.13917, i4 14, void %arrayidx7421.case.14918" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 158 'switch' 'switch_ln44' <Predicate = (!icmp_ln79 & !icmp_ln43)> <Delay = 1.88>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_14_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 159 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 14 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 160 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 14 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_13_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 161 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 13 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 162 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 13 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_12_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 163 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 12 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 164 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 12 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_11_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 165 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 11 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 166 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 11 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_10_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 167 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 10 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 168 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 10 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_9_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 169 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 9 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 170 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 9 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_8_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 171 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 8 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 172 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 8 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_7_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 173 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 7 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 174 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 7 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_6_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 175 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 6 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 176 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 6 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_5_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 177 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 5 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 178 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 5 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_4_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 179 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 4 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 180 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 4 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_3_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 181 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 3 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 182 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 3 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_2_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 183 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 2 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 184 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 2 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_1_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 185 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 1 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 186 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 1 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 187 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 0 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 188 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 0 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %sub_ln44, i8 %DataRAM_15_addr" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 189 'store' 'store_ln44' <Predicate = (!icmp_ln79 & empty == 15 & !icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx7421.exit903" [Arithmetic.cpp:44->Crypto.cpp:80]   --->   Operation 190 'br' 'br_ln44' <Predicate = (!icmp_ln79 & empty == 15 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln45 = br void %_Z7ADD_MODP6ap_intILi32EES1_S1_i.9.15.94.exit" [Arithmetic.cpp:45->Crypto.cpp:80]   --->   Operation 191 'br' 'br_ln45' <Predicate = (!icmp_ln79 & !icmp_ln43)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln79 = store i13 %add_ln79, i13 %i" [Crypto.cpp:79]   --->   Operation 192 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc81" [Crypto.cpp:79]   --->   Operation 193 'br' 'br_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 1.890ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [40]  (0.000 ns)
	'getelementptr' operation ('DataRAM_addr', Crypto.cpp:80) [51]  (0.000 ns)
	'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM' [83]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM' [83]  (3.254 ns)

 <State 3>: 4.616ns
The critical path consists of the following:
	'mux' operation ('tmp_3', Arithmetic.cpp:40->Crypto.cpp:80) [99]  (2.064 ns)
	'add' operation ('add_ln40', Arithmetic.cpp:40->Crypto.cpp:80) [117]  (2.552 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM_15' [165]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln44', Arithmetic.cpp:44->Crypto.cpp:80) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:80 on array 'DataRAM_14' [174]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
