#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1190$lo2.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo2.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo2.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36828 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725614 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (CHANY:1213577 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     3.191
| (IPIN:37006 side:RIGHT (23,1))                                                                                                                                                 0.164     3.355
| (intra 'clb' routing)                                                                                                                                                          0.208     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].in[2] (.names at (23,1))                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.843
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].out[0] (.names at (23,1))                       0.000     3.843
| (intra 'clb' routing)                                                                                                                                                          0.149     3.991
| (OPIN:36945 side:TOP (23,1))                                                                                                                                                   0.000     3.991
| (CHANX:725477 L4 length:3 (23,1)->(20,1))                                                                                                                                      0.120     4.111
| (CHANY:1194302 L4 length:3 (19,2)->(19,5))                                                                                                                                     0.120     4.231
| (CHANX:742650 L4 length:3 (20,4)->(23,4))                                                                                                                                      0.120     4.351
| (CHANY:1213631 L4 length:3 (23,4)->(23,1))                                                                                                                                     0.120     4.471
| (CHANX:720036 L4 length:3 (24,0)->(27,0))                                                                                                                                      0.120     4.591
| (IPIN:37687 side:BOTTOM (24,1))                                                                                                                                                0.164     4.755
| (intra 'bram' routing)                                                                                                                                                         0.000     4.755
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[7] (TDP36K at (24,1))                                                                                           -0.000     4.755
data arrival time                                                                                                                                                                          4.755

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.156


#Path 2
Startpoint: $abc$1058$lo03.Q[0] (dffsre at (23,1) clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo03.C[0] (dffsre at (23,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo03.Q[0] (dffsre at (23,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:36953 side:RIGHT (23,1))                                 0.000     2.951
| (CHANY:1213610 L4 length:2 (23,1)->(23,3))                     0.120     3.071
| (CHANX:725758 L4 length:3 (24,1)->(27,1))                      0.120     3.191
| (CHANX:725896 L4 length:3 (26,1)->(29,1))                      0.120     3.311
| (CHANY:1242729 L4 length:0 (29,1)->(29,1))                     0.120     3.431
| (IPIN:38552 side:RIGHT (29,1))                                 0.164     3.595
| (intra 'clb' routing)                                          0.208     3.803
dout[23].in[1] (.names at (29,1))                                0.000     3.803
| (primitive '.names' combinational delay)                       0.170     3.973
dout[23].out[0] (.names at (29,1))                               0.000     3.973
| (intra 'clb' routing)                                          0.149     4.121
| (OPIN:38500 side:TOP (29,1))                                   0.000     4.121
| (CHANX:726130 L4 length:3 (29,1)->(32,1))                      0.120     4.241
| (CHANY:1257438 L1 length:0 (32,2)->(32,2))                     0.108     4.349
| (CHANX:732138 L4 length:3 (33,2)->(36,2))                      0.120     4.469
| (CHANY:1267135 L4 length:1 (34,2)->(34,1))                     0.120     4.589
| (CHANY:1266993 L1 length:0 (34,1)->(34,1))                     0.108     4.697
| (CHANX:720537 L4 length:3 (34,0)->(31,0))                      0.120     4.817
| (IPIN:13568 side:TOP (34,0))                                   0.164     4.981
| (intra 'io' routing)                                           0.118     5.099
out:dout[23].outpad[0] (.output at (34,0))                       0.000     5.099
data arrival time                                                          5.099

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.099


#Path 3
Startpoint: $abc$1190$lo9.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[14] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo9.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo9.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36841 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208684 L4 length:3 (22,1)->(22,4))                                                                                                                                     0.120     3.071
| (CHANX:725636 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (IPIN:36983 side:TOP (23,1))                                                                                                                                                   0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.771
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9].out[0] (.names at (23,1))                       0.000     3.771
| (intra 'clb' routing)                                                                                                                                                          0.149     3.919
| (OPIN:36946 side:TOP (23,1))                                                                                                                                                   0.000     3.919
| (CHANX:725479 L4 length:3 (23,1)->(20,1))                                                                                                                                      0.120     4.039
| (CHANY:1194304 L4 length:3 (19,2)->(19,5))                                                                                                                                     0.120     4.159
| (CHANX:736930 L4 length:3 (20,3)->(23,3))                                                                                                                                      0.120     4.279
| (CHANY:1213645 L4 length:2 (23,3)->(23,1))                                                                                                                                     0.120     4.399
| (CHANX:720050 L4 length:3 (24,0)->(27,0))                                                                                                                                      0.120     4.519
| (IPIN:37694 side:BOTTOM (24,1))                                                                                                                                                0.164     4.683
| (intra 'bram' routing)                                                                                                                                                         0.000     4.683
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[14] (TDP36K at (24,1))                                                                                           0.000     4.683
data arrival time                                                                                                                                                                          4.683

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.683
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.084


#Path 4
Startpoint: $abc$1190$lo1.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo1.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo1.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36838 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208804 L4 length:3 (22,1)->(22,4))                                                                                                                                     0.120     3.071
| (CHANX:725654 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (CHANY:1213525 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     3.287
| (IPIN:36998 side:RIGHT (23,1))                                                                                                                                                 0.164     3.451
| (intra 'clb' routing)                                                                                                                                                          0.208     3.659
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].in[2] (.names at (23,1))                        0.000     3.659
| (primitive '.names' combinational delay)                                                                                                                                       0.170     3.829
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].out[0] (.names at (23,1))                       0.000     3.829
| (intra 'clb' routing)                                                                                                                                                          0.149     3.977
| (OPIN:36957 side:RIGHT (23,1))                                                                                                                                                 0.000     3.977
| (CHANY:1213586 L4 length:2 (23,1)->(23,3))                                                                                                                                     0.120     4.097
| (CHANX:736917 L4 length:3 (23,3)->(20,3))                                                                                                                                      0.120     4.217
| (CHANY:1198985 L4 length:2 (20,3)->(20,1))                                                                                                                                     0.120     4.337
| (CHANX:719826 L4 length:3 (21,0)->(24,0))                                                                                                                                      0.120     4.457
| (IPIN:37686 side:BOTTOM (24,1))                                                                                                                                                0.164     4.621
| (intra 'bram' routing)                                                                                                                                                         0.000     4.621
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[6] (TDP36K at (24,1))                                                                                            0.000     4.621
data arrival time                                                                                                                                                                          4.621

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.621
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.022


#Path 5
Startpoint: $abc$1190$lo6.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo6.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo6.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36833 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208686 L4 length:2 (22,1)->(22,3))                                                                                                                                     0.120     3.071
| (CHANX:725638 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (IPIN:36966 side:TOP (23,1))                                                                                                                                                   0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.831
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].out[0] (.names at (23,1))                       0.000     3.831
| (intra 'clb' routing)                                                                                                                                                          0.149     3.979
| (OPIN:36959 side:RIGHT (23,1))                                                                                                                                                 0.000     3.979
| (CHANY:1213630 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     4.099
| (CHANX:725720 L1 length:0 (24,1)->(24,1))                                                                                                                                      0.108     4.207
| (CHANY:1218379 L1 length:0 (24,1)->(24,1))                                                                                                                                     0.108     4.315
| (CHANX:719831 L4 length:3 (24,0)->(21,0))                                                                                                                                      0.120     4.435
| (IPIN:37691 side:BOTTOM (24,1))                                                                                                                                                0.164     4.599
| (intra 'bram' routing)                                                                                                                                                         0.000     4.599
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[11] (TDP36K at (24,1))                                                                                           0.000     4.599
data arrival time                                                                                                                                                                          4.599

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.599
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.000


#Path 6
Startpoint: $abc$1190$lo2.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo2.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo2.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36828 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725614 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (CHANY:1213577 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     3.191
| (IPIN:37006 side:RIGHT (23,1))                                                                                                                                                 0.164     3.355
| (intra 'clb' routing)                                                                                                                                                          0.208     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].in[2] (.names at (23,1))                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.843
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].out[0] (.names at (23,1))                       0.000     3.843
| (intra 'clb' routing)                                                                                                                                                          0.149     3.991
| (OPIN:36945 side:TOP (23,1))                                                                                                                                                   0.000     3.991
| (CHANX:725644 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     4.099
| (CHANY:1213515 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     4.207
| (CHANX:719992 L1 length:0 (24,0)->(24,0))                                                                                                                                      0.108     4.315
| (CHANY:1218540 L4 length:3 (24,1)->(24,4))                                                                                                                                     0.120     4.435
| (IPIN:37759 side:RIGHT (24,3))                                                                                                                                                 0.164     4.599
| (intra 'bram' routing)                                                                                                                                                         0.000     4.599
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[7] (TDP36K at (24,1))                                                                                            0.000     4.599
data arrival time                                                                                                                                                                          4.599

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.599
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.000


#Path 7
Startpoint: $abc$1190$lo5.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo5.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo5.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36823 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725628 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (IPIN:36982 side:TOP (23,1))                                                                                                                                                   0.164     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].out[0] (.names at (23,1))                       0.000     3.563
| (intra 'clb' routing)                                                                                                                                                          0.149     3.711
| (OPIN:36947 side:TOP (23,1))                                                                                                                                                   0.000     3.711
| (CHANX:725648 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.819
| (CHANY:1213748 L4 length:3 (23,2)->(23,5))                                                                                                                                     0.120     3.939
| (CHANY:1213760 L1 length:0 (23,3)->(23,3))                                                                                                                                     0.108     4.047
| (CHANX:737224 L4 length:3 (24,3)->(27,3))                                                                                                                                      0.120     4.167
| (CHANY:1233109 L4 length:2 (27,3)->(27,1))                                                                                                                                     0.120     4.287
| (CHANX:720041 L4 length:3 (27,0)->(24,0))                                                                                                                                      0.120     4.407
| (IPIN:37690 side:BOTTOM (24,1))                                                                                                                                                0.164     4.571
| (intra 'bram' routing)                                                                                                                                                         0.000     4.571
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[10] (TDP36K at (24,1))                                                                                           0.000     4.571
data arrival time                                                                                                                                                                          4.571

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.571
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.972


#Path 8
Startpoint: $abc$1190$lo7.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo7.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo7.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36830 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725618 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (CHANY:1213625 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     3.191
| (IPIN:36990 side:RIGHT (23,1))                                                                                                                                                 0.164     3.355
| (intra 'clb' routing)                                                                                                                                                          0.208     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[2] (.names at (23,1))                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.783
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names at (23,1))                       0.000     3.783
| (intra 'clb' routing)                                                                                                                                                          0.149     3.931
| (OPIN:36949 side:TOP (23,1))                                                                                                                                                   0.000     3.931
| (CHANX:725461 L4 length:3 (23,1)->(20,1))                                                                                                                                      0.120     4.051
| (CHANX:725577 L1 length:0 (22,1)->(22,1))                                                                                                                                      0.108     4.159
| (CHANY:1203905 L4 length:0 (21,1)->(21,1))                                                                                                                                     0.120     4.279
| (CHANX:719886 L4 length:3 (22,0)->(25,0))                                                                                                                                      0.120     4.399
| (IPIN:37692 side:BOTTOM (24,1))                                                                                                                                                0.164     4.563
| (intra 'bram' routing)                                                                                                                                                         0.000     4.563
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K at (24,1))                                                                                           0.000     4.563
data arrival time                                                                                                                                                                          4.563

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.563
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.964


#Path 9
Startpoint: $abc$1190$lo8.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo8.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo8.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36840 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208808 L4 length:1 (22,1)->(22,2))                                                                                                                                     0.120     3.071
| (CHANX:725658 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (IPIN:36976 side:TOP (23,1))                                                                                                                                                   0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.771
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].out[0] (.names at (23,1))                       0.000     3.771
| (intra 'clb' routing)                                                                                                                                                          0.149     3.919
| (OPIN:36958 side:RIGHT (23,1))                                                                                                                                                 0.000     3.919
| (CHANY:1213520 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     4.027
| (CHANX:725651 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     4.135
| (CHANY:1208757 L4 length:0 (22,1)->(22,1))                                                                                                                                     0.120     4.255
| (CHANX:719950 L4 length:3 (23,0)->(26,0))                                                                                                                                      0.120     4.375
| (IPIN:37693 side:BOTTOM (24,1))                                                                                                                                                0.164     4.539
| (intra 'bram' routing)                                                                                                                                                         0.000     4.539
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[13] (TDP36K at (24,1))                                                                                           0.000     4.539
data arrival time                                                                                                                                                                          4.539

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.539
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.940


#Path 10
Startpoint: $abc$1190$lo8.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo8.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo8.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36840 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208808 L4 length:1 (22,1)->(22,2))                                                                                                                                     0.120     3.071
| (CHANX:725658 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (IPIN:36976 side:TOP (23,1))                                                                                                                                                   0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.771
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].out[0] (.names at (23,1))                       0.000     3.771
| (intra 'clb' routing)                                                                                                                                                          0.149     3.919
| (OPIN:36958 side:RIGHT (23,1))                                                                                                                                                 0.000     3.919
| (CHANY:1213592 L4 length:3 (23,1)->(23,4))                                                                                                                                     0.120     4.039
| (CHANY:1213798 L4 length:3 (23,3)->(23,6))                                                                                                                                     0.120     4.159
| (CHANX:737162 L1 length:0 (24,3)->(24,3))                                                                                                                                      0.108     4.267
| (CHANY:1218625 L1 length:0 (24,3)->(24,3))                                                                                                                                     0.108     4.375
| (IPIN:37765 side:RIGHT (24,3))                                                                                                                                                 0.164     4.539
| (intra 'bram' routing)                                                                                                                                                         0.000     4.539
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[13] (TDP36K at (24,1))                                                                                           0.000     4.539
data arrival time                                                                                                                                                                          4.539

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.539
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.940


#Path 11
Startpoint: $abc$1190$lo4.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo4.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo4.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36829 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725604 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (IPIN:36974 side:TOP (23,1))                                                                                                                                                   0.164     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].in[1] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.513
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].out[0] (.names at (23,1))                       0.000     3.513
| (intra 'clb' routing)                                                                                                                                                          0.149     3.661
| (OPIN:36955 side:RIGHT (23,1))                                                                                                                                                 0.000     3.661
| (CHANY:1213598 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     3.781
| (CHANX:725728 L1 length:0 (24,1)->(24,1))                                                                                                                                      0.108     3.889
| (CHANY:1218600 L4 length:3 (24,2)->(24,5))                                                                                                                                     0.120     4.009
| (CHANX:742717 L4 length:3 (24,4)->(21,4))                                                                                                                                      0.120     4.129
| (CHANY:1213599 L4 length:3 (23,4)->(23,1))                                                                                                                                     0.120     4.249
| (CHANX:720004 L1 length:0 (24,0)->(24,0))                                                                                                                                      0.108     4.357
| (IPIN:37689 side:BOTTOM (24,1))                                                                                                                                                0.164     4.521
| (intra 'bram' routing)                                                                                                                                                         0.000     4.521
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[9] (TDP36K at (24,1))                                                                                            0.000     4.521
data arrival time                                                                                                                                                                          4.521

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.521
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.922


#Path 12
Startpoint: $abc$1190$lo6.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo6.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo6.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36833 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208686 L4 length:2 (22,1)->(22,3))                                                                                                                                     0.120     3.071
| (CHANX:725638 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (IPIN:36966 side:TOP (23,1))                                                                                                                                                   0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.831
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].out[0] (.names at (23,1))                       0.000     3.831
| (intra 'clb' routing)                                                                                                                                                          0.149     3.979
| (OPIN:36959 side:RIGHT (23,1))                                                                                                                                                 0.000     3.979
| (CHANY:1213601 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     4.099
| (CHANX:720006 L1 length:0 (24,0)->(24,0))                                                                                                                                      0.108     4.207
| (CHANY:1218526 L4 length:2 (24,1)->(24,3))                                                                                                                                     0.120     4.327
| (IPIN:37763 side:RIGHT (24,3))                                                                                                                                                 0.164     4.491
| (intra 'bram' routing)                                                                                                                                                         0.000     4.491
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K at (24,1))                                                                                           0.000     4.491
data arrival time                                                                                                                                                                          4.491

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.491
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.892


#Path 13
Startpoint: $abc$1190$lo1.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo1.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo1.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36838 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208804 L4 length:3 (22,1)->(22,4))                                                                                                                                     0.120     3.071
| (CHANX:725654 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (CHANY:1213525 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     3.287
| (IPIN:36998 side:RIGHT (23,1))                                                                                                                                                 0.164     3.451
| (intra 'clb' routing)                                                                                                                                                          0.208     3.659
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].in[2] (.names at (23,1))                        0.000     3.659
| (primitive '.names' combinational delay)                                                                                                                                       0.170     3.829
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].out[0] (.names at (23,1))                       0.000     3.829
| (intra 'clb' routing)                                                                                                                                                          0.149     3.977
| (OPIN:36957 side:RIGHT (23,1))                                                                                                                                                 0.000     3.977
| (CHANY:1213518 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     4.085
| (CHANX:725766 L4 length:3 (24,1)->(27,1))                                                                                                                                      0.120     4.205
| (CHANY:1218614 L4 length:3 (24,2)->(24,5))                                                                                                                                     0.120     4.325
| (IPIN:37758 side:RIGHT (24,3))                                                                                                                                                 0.164     4.489
| (intra 'bram' routing)                                                                                                                                                         0.000     4.489
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[6] (TDP36K at (24,1))                                                                                            0.000     4.489
data arrival time                                                                                                                                                                          4.489

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.489
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.890


#Path 14
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[8].in[0] (.names at (25,1))                                 0.000     3.683
| (primitive '.names' combinational delay)                       0.170     3.853
dout[8].out[0] (.names at (25,1))                                0.000     3.853
| (intra 'clb' routing)                                          0.149     4.001
| (OPIN:37875 side:TOP (25,1))                                   0.000     4.001
| (CHANX:725617 L4 length:3 (25,1)->(22,1))                      0.120     4.121
| (CHANY:1204018 L4 length:3 (21,2)->(21,5))                     0.120     4.241
| (CHANX:731330 L4 length:3 (22,2)->(25,2))                      0.120     4.361
| (CHANY:1223283 L4 length:1 (25,2)->(25,1))                     0.120     4.481
| (CHANX:720184 L4 length:3 (26,0)->(29,0))                      0.120     4.601
| (IPIN:10704 side:TOP (27,0))                                   0.164     4.765
| (intra 'io' routing)                                           0.118     4.883
out:dout[8].outpad[0] (.output at (27,0))                       -0.000     4.883
data arrival time                                                          4.883

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.883


#Path 15
Startpoint: $abc$1190$lo5.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo5.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo5.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36823 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725628 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (IPIN:36982 side:TOP (23,1))                                                                                                                                                   0.164     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].out[0] (.names at (23,1))                       0.000     3.563
| (intra 'clb' routing)                                                                                                                                                          0.149     3.711
| (OPIN:36947 side:TOP (23,1))                                                                                                                                                   0.000     3.711
| (CHANX:725469 L4 length:3 (23,1)->(20,1))                                                                                                                                      0.120     3.831
| (CHANY:1198981 L4 length:0 (20,1)->(20,1))                                                                                                                                     0.120     3.951
| (CHANX:719822 L4 length:3 (21,0)->(24,0))                                                                                                                                      0.120     4.071
| (CHANY:1218494 L4 length:2 (24,1)->(24,3))                                                                                                                                     0.120     4.191
| (CHANY:1218616 L4 length:3 (24,2)->(24,5))                                                                                                                                     0.120     4.311
| (IPIN:37762 side:RIGHT (24,3))                                                                                                                                                 0.164     4.475
| (intra 'bram' routing)                                                                                                                                                         0.000     4.475
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[10] (TDP36K at (24,1))                                                                                           0.000     4.475
data arrival time                                                                                                                                                                          4.475

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.475
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.876


#Path 16
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:36972 side:TOP (23,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[12].in[0] (.names at (23,1))                                0.000     3.683
| (primitive '.names' combinational delay)                       0.280     3.963
dout[12].out[0] (.names at (23,1))                               0.000     3.963
| (intra 'clb' routing)                                          0.149     4.111
| (OPIN:36961 side:RIGHT (23,1))                                 0.000     4.111
| (CHANY:1213616 L4 length:3 (23,1)->(23,4))                     0.120     4.231
| (CHANX:731488 L4 length:3 (24,2)->(27,2))                      0.120     4.351
| (CHANY:1233059 L4 length:1 (27,2)->(27,1))                     0.120     4.471
| (CHANX:720312 L4 length:3 (28,0)->(31,0))                      0.120     4.591
| (IPIN:11448 side:TOP (29,0))                                   0.164     4.755
| (intra 'io' routing)                                           0.118     4.873
out:dout[12].outpad[0] (.output at (29,0))                      -0.000     4.873
data arrival time                                                          4.873

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.873


#Path 17
Startpoint: $abc$1190$lo3.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo3.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo3.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36839 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208716 L4 length:3 (22,1)->(22,4))                                                                                                                                     0.120     3.071
| (CHANX:725660 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (IPIN:36977 side:TOP (23,1))                                                                                                                                                   0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.671
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].out[0] (.names at (23,1))                       0.000     3.671
| (intra 'clb' routing)                                                                                                                                                          0.149     3.819
| (OPIN:36948 side:TOP (23,1))                                                                                                                                                   0.000     3.819
| (CHANX:725686 L4 length:3 (23,1)->(26,1))                                                                                                                                      0.120     3.939
| (CHANY:1213569 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     4.059
| (CHANX:720046 L4 length:3 (24,0)->(27,0))                                                                                                                                      0.120     4.179
| (CHANY:1218446 L4 length:2 (24,1)->(24,3))                                                                                                                                     0.120     4.299
| (IPIN:37760 side:RIGHT (24,3))                                                                                                                                                 0.164     4.463
| (intra 'bram' routing)                                                                                                                                                         0.000     4.463
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[8] (TDP36K at (24,1))                                                                                            0.000     4.463
data arrival time                                                                                                                                                                          4.463

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.463
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.864


#Path 18
Startpoint: $abc$1190$lo7.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo7.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo7.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36830 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725618 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (CHANY:1213625 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     3.191
| (IPIN:36990 side:RIGHT (23,1))                                                                                                                                                 0.164     3.355
| (intra 'clb' routing)                                                                                                                                                          0.208     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[2] (.names at (23,1))                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.783
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names at (23,1))                       0.000     3.783
| (intra 'clb' routing)                                                                                                                                                          0.149     3.931
| (OPIN:36949 side:TOP (23,1))                                                                                                                                                   0.000     3.931
| (CHANX:725688 L4 length:3 (23,1)->(26,1))                                                                                                                                      0.120     4.051
| (CHANX:725756 L4 length:3 (24,1)->(27,1))                                                                                                                                      0.120     4.171
| (CHANY:1218584 L4 length:3 (24,2)->(24,5))                                                                                                                                     0.120     4.291
| (IPIN:37764 side:RIGHT (24,3))                                                                                                                                                 0.164     4.455
| (intra 'bram' routing)                                                                                                                                                         0.000     4.455
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K at (24,1))                                                                                          -0.000     4.455
data arrival time                                                                                                                                                                          4.455

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.455
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.856


#Path 19
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[21].in[0] (.names at (25,1))                                0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[21].out[0] (.names at (25,1))                               0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37881 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725832 L4 length:3 (25,1)->(28,1))                      0.120     4.021
| (CHANX:725900 L4 length:3 (26,1)->(29,1))                      0.120     4.141
| (CHANX:726108 L4 length:3 (29,1)->(32,1))                      0.120     4.261
| (CHANY:1257293 L4 length:0 (32,1)->(32,1))                     0.120     4.381
| (CHANX:720678 L4 length:3 (33,0)->(36,0))                      0.120     4.501
| (IPIN:13192 side:TOP (33,0))                                   0.164     4.665
| (intra 'io' routing)                                           0.118     4.783
out:dout[21].outpad[0] (.output at (33,0))                      -0.000     4.783
data arrival time                                                          4.783

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.783
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.783


#Path 20
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[22].in[0] (.names at (25,1))                                0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[22].out[0] (.names at (25,1))                               0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37882 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725822 L4 length:3 (25,1)->(28,1))                      0.120     4.021
| (CHANY:1237861 L4 length:0 (28,1)->(28,1))                     0.120     4.141
| (CHANX:720398 L4 length:3 (29,0)->(32,0))                      0.120     4.261
| (CHANX:720618 L4 length:3 (32,0)->(35,0))                      0.120     4.381
| (CHANX:720772 L4 length:3 (34,0)->(37,0))                      0.120     4.501
| (IPIN:13440 side:TOP (34,0))                                   0.164     4.665
| (intra 'io' routing)                                           0.118     4.783
out:dout[22].outpad[0] (.output at (34,0))                      -0.000     4.783
data arrival time                                                          4.783

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.783
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.783


#Path 21
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[17].in[0] (.names at (25,1))                                0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[17].out[0] (.names at (25,1))                               0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37893 side:RIGHT (25,1))                                 0.000     3.901
| (CHANY:1223336 L4 length:3 (25,1)->(25,4))                     0.120     4.021
| (CHANX:731632 L4 length:3 (26,2)->(29,2))                      0.120     4.141
| (CHANX:731708 L4 length:3 (27,2)->(30,2))                      0.120     4.261
| (CHANY:1247655 L4 length:1 (30,2)->(30,1))                     0.120     4.381
| (CHANX:720544 L4 length:3 (31,0)->(34,0))                      0.120     4.501
| (IPIN:12368 side:TOP (31,0))                                   0.164     4.665
| (intra 'io' routing)                                           0.118     4.783
out:dout[17].outpad[0] (.output at (31,0))                      -0.000     4.783
data arrival time                                                          4.783

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.783
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.783


#Path 22
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[7].in[0] (.names at (25,1))                                 0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[7].out[0] (.names at (25,1))                                0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37874 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725818 L4 length:3 (25,1)->(28,1))                      0.120     4.021
| (CHANY:1233138 L1 length:0 (27,2)->(27,2))                     0.108     4.129
| (CHANX:731778 L4 length:3 (28,2)->(31,2))                      0.120     4.249
| (CHANY:1242835 L4 length:1 (29,2)->(29,1))                     0.120     4.369
| (CHANX:720179 L4 length:3 (29,0)->(26,0))                      0.120     4.489
| (IPIN:10360 side:TOP (26,0))                                   0.164     4.653
| (intra 'io' routing)                                           0.118     4.771
out:dout[7].outpad[0] (.output at (26,0))                        0.000     4.771
data arrival time                                                          4.771

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.771
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.771


#Path 23
Startpoint: $abc$1190$lo3.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo3.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo3.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36839 side:RIGHT (22,1))                                                                                                                                                 0.000     2.951
| (CHANY:1208716 L4 length:3 (22,1)->(22,4))                                                                                                                                     0.120     3.071
| (CHANX:725660 L1 length:0 (23,1)->(23,1))                                                                                                                                      0.108     3.179
| (IPIN:36977 side:TOP (23,1))                                                                                                                                                   0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.671
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].out[0] (.names at (23,1))                       0.000     3.671
| (intra 'clb' routing)                                                                                                                                                          0.149     3.819
| (OPIN:36948 side:TOP (23,1))                                                                                                                                                   0.000     3.819
| (CHANX:725686 L4 length:3 (23,1)->(26,1))                                                                                                                                      0.120     3.939
| (CHANY:1223305 L4 length:0 (25,1)->(25,1))                                                                                                                                     0.120     4.059
| (CHANX:719909 L4 length:3 (25,0)->(22,0))                                                                                                                                      0.120     4.179
| (IPIN:37688 side:BOTTOM (24,1))                                                                                                                                                0.164     4.343
| (intra 'bram' routing)                                                                                                                                                         0.000     4.343
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[8] (TDP36K at (24,1))                                                                                            0.000     4.343
data arrival time                                                                                                                                                                          4.343

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.343
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.744


#Path 24
Startpoint: $abc$1190$lo4.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo4.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo4.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36829 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725604 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (IPIN:36974 side:TOP (23,1))                                                                                                                                                   0.164     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].in[1] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.513
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].out[0] (.names at (23,1))                       0.000     3.513
| (intra 'clb' routing)                                                                                                                                                          0.149     3.661
| (OPIN:36955 side:RIGHT (23,1))                                                                                                                                                 0.000     3.661
| (CHANY:1213598 L4 length:0 (23,1)->(23,1))                                                                                                                                     0.120     3.781
| (CHANX:725728 L1 length:0 (24,1)->(24,1))                                                                                                                                      0.108     3.889
| (CHANY:1218600 L4 length:3 (24,2)->(24,5))                                                                                                                                     0.120     4.009
| (CHANY:1218668 L4 length:3 (24,3)->(24,6))                                                                                                                                     0.120     4.129
| (IPIN:37761 side:RIGHT (24,3))                                                                                                                                                 0.164     4.293
| (intra 'bram' routing)                                                                                                                                                         0.000     4.293
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[9] (TDP36K at (24,1))                                                                                            0.000     4.293
data arrival time                                                                                                                                                                          4.293

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.293
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.694


#Path 25
Startpoint: $abc$1190$lo0.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo0.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo0.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36831 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725632 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (CHANY:1213535 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     3.179
| (IPIN:37003 side:RIGHT (23,1))                                                                                                                                                 0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.621
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].out[0] (.names at (23,1))                       0.000     3.621
| (intra 'clb' routing)                                                                                                                                                          0.149     3.769
| (OPIN:36956 side:RIGHT (23,1))                                                                                                                                                 0.000     3.769
| (CHANY:1213600 L4 length:3 (23,1)->(23,4))                                                                                                                                     0.120     3.889
| (CHANX:731476 L4 length:3 (24,2)->(27,2))                                                                                                                                      0.120     4.009
| (CHANY:1218644 L1 length:0 (24,3)->(24,3))                                                                                                                                     0.108     4.117
| (IPIN:37757 side:RIGHT (24,3))                                                                                                                                                 0.164     4.281
| (intra 'bram' routing)                                                                                                                                                         0.000     4.281
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[5] (TDP36K at (24,1))                                                                                            0.000     4.281
data arrival time                                                                                                                                                                          4.281

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.281
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.682


#Path 26
Startpoint: $abc$1190$lo0.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo0.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo0.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (OPIN:36831 side:TOP (22,1))                                                                                                                                                   0.000     2.951
| (CHANX:725632 L4 length:3 (22,1)->(25,1))                                                                                                                                      0.120     3.071
| (CHANY:1213535 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     3.179
| (IPIN:37003 side:RIGHT (23,1))                                                                                                                                                 0.164     3.343
| (intra 'clb' routing)                                                                                                                                                          0.208     3.551
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].in[2] (.names at (23,1))                        0.000     3.551
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.621
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].out[0] (.names at (23,1))                       0.000     3.621
| (intra 'clb' routing)                                                                                                                                                          0.149     3.769
| (OPIN:36956 side:RIGHT (23,1))                                                                                                                                                 0.000     3.769
| (CHANY:1213517 L1 length:0 (23,1)->(23,1))                                                                                                                                     0.108     3.877
| (CHANX:719994 L1 length:0 (24,0)->(24,0))                                                                                                                                      0.108     3.985
| (CHANY:1218538 L4 length:0 (24,1)->(24,1))                                                                                                                                     0.120     4.105
| (IPIN:37661 side:RIGHT (24,1))                                                                                                                                                 0.164     4.269
| (intra 'bram' routing)                                                                                                                                                         0.000     4.269
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[5] (TDP36K at (24,1))                                                                                            0.000     4.269
data arrival time                                                                                                                                                                          4.269

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing:global net)                                                                                                                                               0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.269
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.670


#Path 27
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[9].in[0] (.names at (25,1))                                 0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[9].out[0] (.names at (25,1))                                0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37876 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725619 L4 length:3 (25,1)->(22,1))                      0.120     4.021
| (CHANY:1208773 L4 length:0 (22,1)->(22,1))                     0.120     4.141
| (CHANX:719966 L4 length:3 (23,0)->(26,0))                      0.120     4.261
| (CHANX:720038 L4 length:3 (24,0)->(27,0))                      0.120     4.381
| (IPIN:10752 side:TOP (27,0))                                   0.164     4.545
| (intra 'io' routing)                                           0.118     4.663
out:dout[9].outpad[0] (.output at (27,0))                       -0.000     4.663
data arrival time                                                          4.663

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.663


#Path 28
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[14].in[0] (.names at (26,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[14].out[0] (.names at (26,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:37994 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725914 L4 length:3 (26,1)->(29,1))                      0.120     3.901
| (CHANY:1242858 L1 length:0 (29,2)->(29,2))                     0.108     4.009
| (CHANX:731922 L4 length:3 (30,2)->(33,2))                      0.120     4.129
| (CHANY:1252555 L4 length:1 (31,2)->(31,1))                     0.120     4.249
| (CHANX:720323 L4 length:3 (31,0)->(28,0))                      0.120     4.369
| (IPIN:11864 side:TOP (30,0))                                   0.164     4.533
| (intra 'io' routing)                                           0.118     4.651
out:dout[14].outpad[0] (.output at (30,0))                      -0.000     4.651
data arrival time                                                          4.651

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.651


#Path 29
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[20].in[0] (.names at (25,1))                                0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[20].out[0] (.names at (25,1))                               0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37880 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725830 L4 length:3 (25,1)->(28,1))                      0.120     4.021
| (CHANX:726042 L4 length:3 (28,1)->(31,1))                      0.120     4.141
| (CHANY:1247563 L1 length:0 (30,1)->(30,1))                     0.108     4.249
| (CHANX:720524 L4 length:3 (31,0)->(34,0))                      0.120     4.369
| (IPIN:13112 side:TOP (33,0))                                   0.164     4.533
| (intra 'io' routing)                                           0.118     4.651
out:dout[20].outpad[0] (.output at (33,0))                       0.000     4.651
data arrival time                                                          4.651

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.651


#Path 30
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[0].in[0] (.names at (25,1))                                 0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[0].out[0] (.names at (25,1))                                0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37877 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725609 L4 length:3 (25,1)->(22,1))                      0.120     4.021
| (CHANX:725593 L1 length:0 (22,1)->(22,1))                      0.108     4.129
| (CHANY:1203841 L4 length:0 (21,1)->(21,1))                     0.120     4.249
| (CHANX:719894 L4 length:3 (22,0)->(25,0))                      0.120     4.369
| (IPIN:9080 side:TOP (23,0))                                    0.164     4.533
| (intra 'io' routing)                                           0.118     4.651
out:dout[0].outpad[0] (.output at (23,0))                        0.000     4.651
data arrival time                                                          4.651

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.651


#Path 31
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[2].in[0] (.names at (25,1))                                 0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[2].out[0] (.names at (25,1))                                0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37879 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725613 L4 length:3 (25,1)->(22,1))                      0.120     4.021
| (CHANX:725529 L4 length:3 (24,1)->(21,1))                      0.120     4.141
| (CHANY:1213509 L1 length:0 (23,1)->(23,1))                     0.108     4.249
| (CHANX:719986 L1 length:0 (24,0)->(24,0))                      0.108     4.357
| (IPIN:9448 side:TOP (24,0))                                    0.164     4.521
| (intra 'io' routing)                                           0.118     4.639
out:dout[2].outpad[0] (.output at (24,0))                        0.000     4.639
data arrival time                                                          4.639

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.639
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.639


#Path 32
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[31].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[31].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38506 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726118 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANX:726182 L4 length:3 (30,1)->(33,1))                      0.120     3.834
| (CHANY:1262161 L4 length:0 (33,1)->(33,1))                     0.120     3.954
| (CHANX:720758 L4 length:3 (34,0)->(37,0))                      0.120     4.074
| (CHANX:720904 L4 length:3 (36,0)->(39,0))                      0.120     4.194
| (CHANX:721054 L4 length:3 (38,0)->(41,0))                      0.120     4.314
| (IPIN:15136 side:TOP (38,0))                                   0.164     4.477
| (intra 'io' routing)                                           0.118     4.595
out:dout[31].outpad[0] (.output at (38,0))                      -0.000     4.595
data arrival time                                                          4.595

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.595
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.595


#Path 33
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:36980 side:TOP (23,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[13].in[0] (.names at (23,1))                                0.000     3.683
| (primitive '.names' combinational delay)                       0.120     3.803
dout[13].out[0] (.names at (23,1))                               0.000     3.803
| (intra 'clb' routing)                                          0.149     3.951
| (OPIN:36950 side:TOP (23,1))                                   0.000     3.951
| (CHANX:725690 L4 length:3 (23,1)->(26,1))                      0.120     4.071
| (CHANY:1223353 L4 length:0 (25,1)->(25,1))                     0.120     4.191
| (CHANX:720182 L4 length:3 (26,0)->(29,0))                      0.120     4.311
| (IPIN:11560 side:TOP (29,0))                                   0.164     4.475
| (intra 'io' routing)                                           0.118     4.593
out:dout[13].outpad[0] (.output at (29,0))                      -0.000     4.593
data arrival time                                                          4.593

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.593
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.593


#Path 34
Startpoint: $abc$1058$lo04.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo04.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo04.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[24].in[1] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[24].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38501 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726132 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANY:1257436 L1 length:0 (32,2)->(32,2))                     0.108     3.822
| (CHANX:732140 L4 length:3 (33,2)->(36,2))                      0.120     3.942
| (CHANY:1276815 L4 length:1 (36,2)->(36,1))                     0.120     4.062
| (CHANY:1276845 L4 length:0 (36,1)->(36,1))                     0.120     4.182
| (CHANX:720693 L4 length:3 (36,0)->(33,0))                      0.120     4.302
| (IPIN:13848 side:TOP (35,0))                                   0.164     4.465
| (intra 'io' routing)                                           0.118     4.583
out:dout[24].outpad[0] (.output at (35,0))                       0.000     4.583
data arrival time                                                          4.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.583


#Path 35
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[6].in[0] (.names at (26,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[6].out[0] (.names at (26,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:38002 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725691 L4 length:3 (26,1)->(23,1))                      0.120     3.901
| (CHANX:725549 L4 length:3 (24,1)->(21,1))                      0.120     4.021
| (CHANY:1208789 L4 length:0 (22,1)->(22,1))                     0.120     4.141
| (CHANX:719982 L4 length:3 (23,0)->(26,0))                      0.120     4.261
| (IPIN:10296 side:TOP (26,0))                                   0.164     4.425
| (intra 'io' routing)                                           0.118     4.543
out:dout[6].outpad[0] (.output at (26,0))                       -0.000     4.543
data arrival time                                                          4.543

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.543


#Path 36
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[15].in[0] (.names at (26,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[15].out[0] (.names at (26,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:38013 side:RIGHT (26,1))                                 0.000     3.781
| (CHANY:1228196 L4 length:3 (26,1)->(26,4))                     0.120     3.901
| (CHANX:725978 L4 length:3 (27,1)->(30,1))                      0.120     4.021
| (CHANY:1237925 L4 length:0 (28,1)->(28,1))                     0.120     4.141
| (CHANX:720390 L4 length:3 (29,0)->(32,0))                      0.120     4.261
| (IPIN:11928 side:TOP (30,0))                                   0.164     4.425
| (intra 'io' routing)                                           0.118     4.543
out:dout[15].outpad[0] (.output at (30,0))                      -0.000     4.543
data arrival time                                                          4.543

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.543


#Path 37
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[19].in[0] (.names at (26,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[19].out[0] (.names at (26,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:37996 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725894 L4 length:3 (26,1)->(29,1))                      0.120     3.901
| (CHANY:1242721 L4 length:0 (29,1)->(29,1))                     0.120     4.021
| (CHANX:720470 L4 length:3 (30,0)->(33,0))                      0.120     4.141
| (CHANX:720616 L4 length:3 (32,0)->(35,0))                      0.120     4.261
| (IPIN:12768 side:TOP (32,0))                                   0.164     4.425
| (intra 'io' routing)                                           0.118     4.543
out:dout[19].outpad[0] (.output at (32,0))                      -0.000     4.543
data arrival time                                                          4.543

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.543


#Path 38
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (CHANX:725695 L4 length:3 (26,1)->(23,1))                      0.120     3.311
| (IPIN:37902 side:TOP (25,1))                                   0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
dout[1].in[0] (.names at (25,1))                                 0.000     3.683
| (primitive '.names' combinational delay)                       0.070     3.753
dout[1].out[0] (.names at (25,1))                                0.000     3.753
| (intra 'clb' routing)                                          0.149     3.901
| (OPIN:37878 side:TOP (25,1))                                   0.000     3.901
| (CHANX:725635 L4 length:3 (25,1)->(22,1))                      0.120     4.021
| (CHANY:1208683 L1 length:0 (22,1)->(22,1))                     0.108     4.129
| (CHANX:719948 L4 length:3 (23,0)->(26,0))                      0.120     4.249
| (IPIN:9168 side:TOP (23,0))                                    0.164     4.413
| (intra 'io' routing)                                           0.118     4.531
out:dout[1].outpad[0] (.output at (23,0))                        0.000     4.531
data arrival time                                                          4.531

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.531
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.531


#Path 39
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[18].in[0] (.names at (26,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.170     3.733
dout[18].out[0] (.names at (26,1))                               0.000     3.733
| (intra 'clb' routing)                                          0.149     3.881
| (OPIN:37995 side:TOP (26,1))                                   0.000     3.881
| (CHANX:725892 L4 length:3 (26,1)->(29,1))                      0.120     4.001
| (CHANY:1242713 L4 length:0 (29,1)->(29,1))                     0.120     4.121
| (CHANX:720462 L4 length:3 (30,0)->(33,0))                      0.120     4.241
| (IPIN:12688 side:TOP (32,0))                                   0.164     4.405
| (intra 'io' routing)                                           0.118     4.523
out:dout[18].outpad[0] (.output at (32,0))                      -0.000     4.523
data arrival time                                                          4.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.523


#Path 40
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[28].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[28].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38505 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726116 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANY:1252441 L4 length:0 (31,1)->(31,1))                     0.120     3.834
| (CHANX:720614 L4 length:3 (32,0)->(35,0))                      0.120     3.954
| (CHANX:720760 L4 length:3 (34,0)->(37,0))                      0.120     4.074
| (CHANX:720984 L4 length:3 (37,0)->(40,0))                      0.120     4.194
| (IPIN:14640 side:TOP (37,0))                                   0.164     4.357
| (intra 'io' routing)                                           0.118     4.475
out:dout[28].outpad[0] (.output at (37,0))                      -0.000     4.475
data arrival time                                                          4.475

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.475


#Path 41
Startpoint: $abc$1058$lo05.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo05.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo05.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[25].in[1] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[25].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38502 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726122 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANX:726342 L4 length:3 (32,1)->(35,1))                      0.120     3.834
| (CHANX:726496 L4 length:3 (34,1)->(37,1))                      0.120     3.954
| (CHANY:1281705 L4 length:0 (37,1)->(37,1))                     0.120     4.074
| (CHANX:720765 L4 length:3 (37,0)->(34,0))                      0.120     4.194
| (IPIN:13920 side:TOP (35,0))                                   0.164     4.357
| (intra 'io' routing)                                           0.118     4.475
out:dout[25].outpad[0] (.output at (35,0))                      -0.000     4.475
data arrival time                                                          4.475

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.475


#Path 42
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[30].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[30].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38507 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726120 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANX:726262 L4 length:3 (31,1)->(34,1))                      0.120     3.834
| (CHANX:726474 L4 length:3 (34,1)->(37,1))                      0.120     3.954
| (CHANY:1276723 L1 length:0 (36,1)->(36,1))                     0.108     4.062
| (CHANX:720956 L4 length:3 (37,0)->(40,0))                      0.120     4.182
| (IPIN:15048 side:TOP (38,0))                                   0.164     4.345
| (intra 'io' routing)                                           0.118     4.463
out:dout[30].outpad[0] (.output at (38,0))                       0.000     4.463
data arrival time                                                          4.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.463


#Path 43
Startpoint: $abc$1058$lo07.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo07.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo07.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[27].in[1] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[27].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38504 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726126 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANX:726354 L4 length:3 (32,1)->(35,1))                      0.120     3.834
| (CHANY:1267003 L1 length:0 (34,1)->(34,1))                     0.108     3.942
| (CHANX:720812 L4 length:3 (35,0)->(38,0))                      0.120     4.062
| (CHANX:720848 L1 length:0 (36,0)->(36,0))                      0.108     4.170
| (IPIN:14384 side:TOP (36,0))                                   0.164     4.333
| (intra 'io' routing)                                           0.118     4.451
out:dout[27].outpad[0] (.output at (36,0))                       0.000     4.451
data arrival time                                                          4.451

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.451


#Path 44
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[10].in[0] (.names at (26,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[10].out[0] (.names at (26,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:37997 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725908 L4 length:3 (26,1)->(29,1))                      0.120     3.901
| (CHANY:1242777 L4 length:0 (29,1)->(29,1))                     0.120     4.021
| (CHANX:720165 L4 length:3 (29,0)->(26,0))                      0.120     4.141
| (IPIN:11048 side:TOP (28,0))                                   0.164     4.305
| (intra 'io' routing)                                           0.118     4.423
out:dout[10].outpad[0] (.output at (28,0))                      -0.000     4.423
data arrival time                                                          4.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.423


#Path 45
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[11].in[0] (.names at (26,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[11].out[0] (.names at (26,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:37998 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725910 L4 length:3 (26,1)->(29,1))                      0.120     3.901
| (CHANY:1237981 L4 length:0 (28,1)->(28,1))                     0.120     4.021
| (CHANX:720101 L4 length:3 (28,0)->(25,0))                      0.120     4.141
| (IPIN:11168 side:TOP (28,0))                                   0.164     4.305
| (intra 'io' routing)                                           0.118     4.423
out:dout[11].outpad[0] (.output at (28,0))                      -0.000     4.423
data arrival time                                                          4.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.423


#Path 46
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[3].in[0] (.names at (26,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[3].out[0] (.names at (26,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:37999 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725697 L4 length:3 (26,1)->(23,1))                      0.120     3.901
| (CHANY:1218371 L1 length:0 (24,1)->(24,1))                     0.108     4.009
| (CHANX:719839 L4 length:3 (24,0)->(21,0))                      0.120     4.129
| (IPIN:9520 side:TOP (24,0))                                    0.164     4.293
| (intra 'io' routing)                                           0.118     4.411
out:dout[3].outpad[0] (.output at (24,0))                       -0.000     4.411
data arrival time                                                          4.411

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.411
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.411


#Path 47
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[5].in[0] (.names at (26,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[5].out[0] (.names at (26,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:38001 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725689 L4 length:3 (26,1)->(23,1))                      0.120     3.901
| (CHANY:1218461 L4 length:0 (24,1)->(24,1))                     0.120     4.021
| (CHANX:720078 L1 length:0 (25,0)->(25,0))                      0.108     4.129
| (IPIN:9928 side:TOP (25,0))                                    0.164     4.293
| (intra 'io' routing)                                           0.118     4.411
out:dout[5].outpad[0] (.output at (25,0))                       -0.000     4.411
data arrival time                                                          4.411

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.411
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.411


#Path 48
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:38518 side:RIGHT (29,1))                                 0.000     2.951
| (CHANY:1242774 L4 length:0 (29,1)->(29,1))                     0.120     3.071
| (CHANX:725907 L4 length:3 (29,1)->(26,1))                      0.120     3.191
| (IPIN:38024 side:TOP (26,1))                                   0.164     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[4].in[0] (.names at (26,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[4].out[0] (.names at (26,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (OPIN:38000 side:TOP (26,1))                                   0.000     3.781
| (CHANX:725866 L1 length:0 (26,1)->(26,1))                      0.108     3.889
| (CHANY:1228101 L1 length:0 (26,1)->(26,1))                     0.108     3.997
| (CHANX:719973 L4 length:3 (26,0)->(23,0))                      0.120     4.117
| (IPIN:9912 side:TOP (25,0))                                    0.164     4.281
| (intra 'io' routing)                                           0.118     4.399
out:dout[4].outpad[0] (.output at (25,0))                        0.000     4.399
data arrival time                                                          4.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.399


#Path 49
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[26].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[26].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38503 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726124 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANX:726274 L4 length:3 (31,1)->(34,1))                      0.120     3.834
| (CHANY:1267101 L4 length:0 (34,1)->(34,1))                     0.120     3.954
| (CHANX:720838 L4 length:3 (35,0)->(38,0))                      0.120     4.074
| (IPIN:14264 side:TOP (36,0))                                   0.164     4.237
| (intra 'io' routing)                                           0.118     4.355
out:dout[26].outpad[0] (.output at (36,0))                      -0.000     4.355
data arrival time                                                          4.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.355


#Path 50
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[29].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[29].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (OPIN:38508 side:TOP (29,1))                                   0.000     3.594
| (CHANX:726110 L4 length:3 (29,1)->(32,1))                      0.120     3.714
| (CHANY:1257301 L4 length:0 (32,1)->(32,1))                     0.120     3.834
| (CHANX:720686 L4 length:3 (33,0)->(36,0))                      0.120     3.954
| (CHANX:720906 L4 length:3 (36,0)->(39,0))                      0.120     4.074
| (IPIN:14744 side:TOP (37,0))                                   0.164     4.237
| (intra 'io' routing)                                           0.118     4.355
out:dout[29].outpad[0] (.output at (37,0))                      -0.000     4.355
data arrival time                                                          4.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.355


#Path 51
Startpoint: $abc$1058$lo32.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo32.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo32.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[16].in[2] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.220     3.385
dout[16].out[0] (.names at (29,1))                               0.000     3.385
| (intra 'clb' routing)                                          0.149     3.534
| (OPIN:38519 side:RIGHT (29,1))                                 0.000     3.534
| (CHANY:1242794 L4 length:2 (29,1)->(29,3))                     0.120     3.654
| (CHANX:731934 L4 length:3 (30,2)->(33,2))                      0.120     3.774
| (CHANY:1262275 L4 length:1 (33,2)->(33,1))                     0.120     3.894
| (CHANX:720467 L4 length:3 (33,0)->(30,0))                      0.120     4.014
| (IPIN:12288 side:TOP (31,0))                                   0.164     4.177
| (intra 'io' routing)                                           0.118     4.295
out:dout[16].outpad[0] (.output at (31,0))                      -0.000     4.295
data arrival time                                                          4.295

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.295


#Path 52
Startpoint: di[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[1].inpad[0] (.input at (2,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:624 side:TOP (2,0))                                                                                  0.000     0.099
| (CHANX:718363 L4 length:1 (2,0)->(1,0))                                                                    0.120     0.219
| (CHANY:1101868 L4 length:3 (0,1)->(0,4))                                                                   0.120     0.339
| (CHANX:741230 L4 length:0 (1,4)->(1,4))                                                                    0.120     0.459
| (CHANY:1106695 L4 length:3 (1,4)->(1,1))                                                                   0.120     0.579
| (CHANX:724176 L4 length:3 (2,1)->(5,1))                                                                    0.120     0.699
| (CHANX:724392 L4 length:3 (5,1)->(8,1))                                                                    0.120     0.819
| (CHANX:724608 L4 length:3 (8,1)->(11,1))                                                                   0.120     0.939
| (CHANX:724824 L4 length:3 (11,1)->(14,1))                                                                  0.120     1.059
| (CHANX:725040 L4 length:3 (14,1)->(17,1))                                                                  0.120     1.179
| (CHANX:725256 L4 length:3 (17,1)->(20,1))                                                                  0.120     1.299
| (CHANX:725324 L4 length:3 (18,1)->(21,1))                                                                  0.120     1.419
| (CHANX:725532 L4 length:3 (21,1)->(24,1))                                                                  0.120     1.539
| (CHANY:1218413 L4 length:0 (24,1)->(24,1))                                                                 0.120     1.659
| (IPIN:37662 side:RIGHT (24,1))                                                                             0.164     1.823
| (intra 'bram' routing)                                                                                     0.000     1.823
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[1] (TDP36K at (24,1))                       0.000     1.823
data arrival time                                                                                                      1.823

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.823
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.224


#Path 53
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (OPIN:232 side:TOP (1,0))                                                                                0.000     0.099
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                                                                  0.120     0.219
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                                                                 0.120     0.339
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                                                                  0.120     0.459
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                                                                  0.120     0.579
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                                                                 0.120     0.699
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                                                                0.120     0.819
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                                                                0.120     0.939
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                                                                0.120     1.059
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                                                               0.120     1.179
| (CHANY:1198967 L4 length:1 (20,2)->(20,1))                                                               0.120     1.299
| (CHANX:719808 L4 length:3 (21,0)->(24,0))                                                                0.120     1.419
| (CHANX:720000 L1 length:0 (24,0)->(24,0))                                                                0.108     1.527
| (CHANY:1218532 L4 length:3 (24,1)->(24,4))                                                               0.120     1.647
| (IPIN:37786 side:RIGHT (24,4))                                                                           0.164     1.811
| (intra 'bram' routing)                                                                                   0.000     1.811
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[0] (TDP36K at (24,1))                        0.000     1.811
data arrival time                                                                                                    1.811

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing:global net)                                                                         0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.811
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.212


#Path 54
Startpoint: di[2].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[2] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[2].inpad[0] (.input at (3,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:1002 side:TOP (3,0))                                                                                 0.000     0.099
| (CHANX:718536 L4 length:3 (3,0)->(6,0))                                                                    0.120     0.219
| (CHANY:1131004 L4 length:3 (6,1)->(6,4))                                                                   0.120     0.339
| (CHANX:724544 L4 length:3 (7,1)->(10,1))                                                                   0.120     0.459
| (CHANY:1150453 L4 length:0 (10,1)->(10,1))                                                                 0.120     0.579
| (CHANX:719102 L4 length:3 (11,0)->(14,0))                                                                  0.120     0.699
| (CHANX:719248 L4 length:3 (13,0)->(16,0))                                                                  0.120     0.819
| (CHANX:719472 L4 length:3 (16,0)->(19,0))                                                                  0.120     0.939
| (CHANY:1184434 L4 length:2 (17,1)->(17,3))                                                                 0.120     1.059
| (CHANX:725314 L4 length:3 (18,1)->(21,1))                                                                  0.120     1.179
| (CHANY:1203825 L4 length:0 (21,1)->(21,1))                                                                 0.120     1.299
| (CHANX:719878 L4 length:3 (22,0)->(25,0))                                                                  0.120     1.419
| (CHANY:1218378 L1 length:0 (24,1)->(24,1))                                                                 0.108     1.527
| (IPIN:37663 side:RIGHT (24,1))                                                                             0.164     1.691
| (intra 'bram' routing)                                                                                     0.000     1.691
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[2] (TDP36K at (24,1))                       0.000     1.691
data arrival time                                                                                                      1.691

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.691
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.092


#Path 55
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (OPIN:232 side:TOP (1,0))                                                                                0.000     0.099
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                                                                  0.120     0.219
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                                                                 0.120     0.339
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                                                                  0.120     0.459
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                                                                  0.120     0.579
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                                                                 0.120     0.699
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                                                                0.120     0.819
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                                                                0.120     0.939
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                                                                0.120     1.059
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                                                               0.120     1.179
| (CHANX:731252 L4 length:3 (21,2)->(24,2))                                                                0.120     1.299
| (CHANY:1218656 L4 length:3 (24,3)->(24,6))                                                               0.120     1.419
| (CHANY:1218692 L1 length:0 (24,4)->(24,4))                                                               0.108     1.527
| (IPIN:37785 side:RIGHT (24,4))                                                                           0.164     1.691
| (intra 'bram' routing)                                                                                   0.000     1.691
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[1] (TDP36K at (24,1))                        0.000     1.691
data arrival time                                                                                                    1.691

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing:global net)                                                                         0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.691
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.092


#Path 56
Startpoint: di[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[7].inpad[0] (.input at (5,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:1836 side:TOP (5,0))                                                                                 0.000     0.099
| (CHANX:718678 L4 length:3 (5,0)->(8,0))                                                                    0.120     0.219
| (CHANY:1140726 L4 length:2 (8,1)->(8,3))                                                                   0.120     0.339
| (CHANX:724690 L4 length:3 (9,1)->(12,1))                                                                   0.120     0.459
| (CHANY:1160181 L4 length:0 (12,1)->(12,1))                                                                 0.120     0.579
| (CHANX:719254 L4 length:3 (13,0)->(16,0))                                                                  0.120     0.699
| (CHANY:1179606 L4 length:2 (16,1)->(16,3))                                                                 0.120     0.819
| (CHANX:725266 L4 length:3 (17,1)->(20,1))                                                                  0.120     0.939
| (CHANY:1199061 L4 length:0 (20,1)->(20,1))                                                                 0.120     1.059
| (CHANX:719830 L4 length:3 (21,0)->(24,0))                                                                  0.120     1.179
| (CHANY:1213590 L4 length:0 (23,1)->(23,1))                                                                 0.120     1.299
| (CHANX:725730 L1 length:0 (24,1)->(24,1))                                                                  0.108     1.407
| (CHANY:1218389 L1 length:0 (24,1)->(24,1))                                                                 0.108     1.515
| (IPIN:37668 side:RIGHT (24,1))                                                                             0.164     1.679
| (intra 'bram' routing)                                                                                     0.000     1.679
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[7] (TDP36K at (24,1))                       0.000     1.679
data arrival time                                                                                                      1.679

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.679
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.080


#Path 57
Startpoint: di[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[9].inpad[0] (.input at (6,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:2238 side:TOP (6,0))                                                                                 0.000     0.099
| (CHANX:718750 L4 length:3 (6,0)->(9,0))                                                                    0.120     0.219
| (CHANY:1145586 L4 length:2 (9,1)->(9,3))                                                                   0.120     0.339
| (CHANX:724762 L4 length:3 (10,1)->(13,1))                                                                  0.120     0.459
| (CHANY:1165041 L4 length:0 (13,1)->(13,1))                                                                 0.120     0.579
| (CHANX:719326 L4 length:3 (14,0)->(17,0))                                                                  0.120     0.699
| (CHANY:1184466 L4 length:2 (17,1)->(17,3))                                                                 0.120     0.819
| (CHANX:725338 L4 length:3 (18,1)->(21,1))                                                                  0.120     0.939
| (CHANY:1203978 L1 length:0 (21,2)->(21,2))                                                                 0.108     1.047
| (CHANX:731346 L4 length:3 (22,2)->(25,2))                                                                  0.120     1.167
| (CHANY:1223347 L4 length:1 (25,2)->(25,1))                                                                 0.120     1.287
| (CHANX:720083 L1 length:0 (25,0)->(25,0))                                                                  0.108     1.395
| (CHANY:1218392 L1 length:0 (24,1)->(24,1))                                                                 0.108     1.503
| (IPIN:37670 side:RIGHT (24,1))                                                                             0.164     1.667
| (intra 'bram' routing)                                                                                     0.000     1.667
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[9] (TDP36K at (24,1))                       0.000     1.667
data arrival time                                                                                                      1.667

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.667
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.068


#Path 58
Startpoint: di[8].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[8].inpad[0] (.input at (6,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:2210 side:TOP (6,0))                                                                                 0.000     0.099
| (CHANX:718746 L4 length:3 (6,0)->(9,0))                                                                    0.120     0.219
| (CHANX:718974 L4 length:3 (9,0)->(12,0))                                                                   0.120     0.339
| (CHANY:1160158 L4 length:2 (12,1)->(12,3))                                                                 0.120     0.459
| (CHANX:730698 L4 length:3 (13,2)->(16,2))                                                                  0.120     0.579
| (CHANX:730926 L4 length:3 (16,2)->(19,2))                                                                  0.120     0.699
| (CHANY:1194322 L1 length:0 (19,3)->(19,3))                                                                 0.108     0.807
| (CHANX:736934 L4 length:3 (20,3)->(23,3))                                                                  0.120     0.927
| (CHANY:1208923 L1 length:0 (22,3)->(22,3))                                                                 0.108     1.035
| (CHANX:731384 L1 length:0 (23,2)->(23,2))                                                                  0.108     1.143
| (CHANY:1213711 L1 length:0 (23,2)->(23,2))                                                                 0.108     1.251
| (CHANX:725732 L1 length:0 (24,1)->(24,1))                                                                  0.108     1.359
| (CHANY:1218391 L1 length:0 (24,1)->(24,1))                                                                 0.108     1.467
| (IPIN:37669 side:RIGHT (24,1))                                                                             0.164     1.631
| (intra 'bram' routing)                                                                                     0.000     1.631
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[8] (TDP36K at (24,1))                      -0.000     1.631
data arrival time                                                                                                      1.631

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.631
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.032


#Path 59
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B1_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (OPIN:232 side:TOP (1,0))                                                                                0.000     0.099
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                                                                  0.120     0.219
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                                                                 0.120     0.339
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                                                                  0.120     0.459
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                                                                  0.120     0.579
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                                                                 0.120     0.699
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                                                                0.120     0.819
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                                                                0.120     0.939
| (CHANX:736776 L4 length:3 (18,3)->(21,3))                                                                0.120     1.059
| (CHANY:1199304 L4 length:3 (20,4)->(20,7))                                                               0.120     1.179
| (CHANX:754164 L4 length:3 (21,6)->(24,6))                                                                0.120     1.299
| (CHANY:1218671 L4 length:3 (24,6)->(24,3))                                                               0.120     1.419
| (IPIN:37810 side:RIGHT (24,5))                                                                           0.164     1.583
| (intra 'bram' routing)                                                                                   0.000     1.583
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B1_i[0] (TDP36K at (24,1))                       0.000     1.583
data arrival time                                                                                                    1.583

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing:global net)                                                                         0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.583
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.984


#Path 60
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (OPIN:232 side:TOP (1,0))                                                                                0.000     0.099
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                                                                  0.120     0.219
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                                                                 0.120     0.339
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                                                                  0.120     0.459
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                                                                  0.120     0.579
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                                                                 0.120     0.699
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                                                                0.120     0.819
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                                                                0.120     0.939
| (CHANX:736702 L4 length:3 (17,3)->(20,3))                                                                0.120     1.059
| (CHANY:1199017 L4 length:2 (20,3)->(20,1))                                                               0.120     1.179
| (CHANX:731252 L4 length:3 (21,2)->(24,2))                                                                0.120     1.299
| (CHANY:1218656 L4 length:3 (24,3)->(24,6))                                                               0.120     1.419
| (IPIN:37784 side:RIGHT (24,4))                                                                           0.164     1.583
| (intra 'bram' routing)                                                                                   0.000     1.583
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[0] (TDP36K at (24,1))                        0.000     1.583
data arrival time                                                                                                    1.583

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing:global net)                                                                         0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.583
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.984


#Path 61
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (OPIN:232 side:TOP (1,0))                                                                                0.000     0.099
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                                                                  0.120     0.219
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                                                                 0.120     0.339
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                                                                  0.120     0.459
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                                                                  0.120     0.579
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                                                                 0.120     0.699
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                                                                0.120     0.819
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                                                                0.120     0.939
| (CHANX:736776 L4 length:3 (18,3)->(21,3))                                                                0.120     1.059
| (CHANY:1199304 L4 length:3 (20,4)->(20,7))                                                               0.120     1.179
| (CHANX:742712 L4 length:3 (21,4)->(24,4))                                                                0.120     1.299
| (CHANY:1218451 L4 length:3 (24,4)->(24,1))                                                               0.120     1.419
| (IPIN:37787 side:RIGHT (24,4))                                                                           0.164     1.583
| (intra 'bram' routing)                                                                                   0.000     1.583
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[1] (TDP36K at (24,1))                        0.000     1.583
data arrival time                                                                                                    1.583

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing:global net)                                                                         0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.583
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.984


#Path 62
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B2_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (OPIN:232 side:TOP (1,0))                                                                                0.000     0.099
| (CHANX:718386 L4 length:2 (1,0)->(3,0))                                                                  0.120     0.219
| (CHANY:1111548 L4 length:3 (2,1)->(2,4))                                                                 0.120     0.339
| (CHANX:735696 L4 length:3 (3,3)->(6,3))                                                                  0.120     0.459
| (CHANX:735912 L4 length:3 (6,3)->(9,3))                                                                  0.120     0.579
| (CHANX:736128 L4 length:3 (9,3)->(12,3))                                                                 0.120     0.699
| (CHANX:736344 L4 length:3 (12,3)->(15,3))                                                                0.120     0.819
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                                                                0.120     0.939
| (CHANX:736776 L4 length:3 (18,3)->(21,3))                                                                0.120     1.059
| (CHANY:1204132 L1 length:0 (21,4)->(21,4))                                                               0.108     1.167
| (CHANX:742784 L4 length:3 (22,4)->(25,4))                                                                0.120     1.287
| (CHANY:1218427 L4 length:3 (24,4)->(24,1))                                                               0.120     1.407
| (IPIN:37783 side:RIGHT (24,4))                                                                           0.164     1.571
| (intra 'bram' routing)                                                                                   0.000     1.571
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B2_i[0] (TDP36K at (24,1))                       0.000     1.571
data arrival time                                                                                                    1.571

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing:global net)                                                                         0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.571
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.972


#Path 63
Startpoint: di[0].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[0].inpad[0] (.input at (2,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:604 side:TOP (2,0))                                                                                  0.000     0.099
| (CHANX:718454 L4 length:3 (2,0)->(5,0))                                                                    0.120     0.219
| (CHANX:718674 L4 length:3 (5,0)->(8,0))                                                                    0.120     0.339
| (CHANX:718902 L4 length:3 (8,0)->(11,0))                                                                   0.120     0.459
| (CHANY:1155298 L4 length:2 (11,1)->(11,3))                                                                 0.120     0.579
| (CHANX:730626 L4 length:3 (12,2)->(15,2))                                                                  0.120     0.699
| (CHANY:1174747 L4 length:1 (15,2)->(15,1))                                                                 0.120     0.819
| (CHANX:725192 L4 length:3 (16,1)->(19,1))                                                                  0.120     0.939
| (CHANY:1194260 L1 length:0 (19,2)->(19,2))                                                                 0.108     1.047
| (CHANX:731200 L4 length:3 (20,2)->(23,2))                                                                  0.120     1.167
| (CHANX:731424 L4 length:3 (23,2)->(26,2))                                                                  0.120     1.287
| (CHANY:1218563 L1 length:0 (24,2)->(24,2))                                                                 0.108     1.395
| (IPIN:37730 side:RIGHT (24,2))                                                                             0.164     1.559
| (intra 'bram' routing)                                                                                     0.000     1.559
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[0] (TDP36K at (24,1))                       0.000     1.559
data arrival time                                                                                                      1.559

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.559
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.960


#Path 64
Startpoint: di[6].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[6].inpad[0] (.input at (5,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:1812 side:TOP (5,0))                                                                                 0.000     0.099
| (CHANX:718666 L4 length:3 (5,0)->(8,0))                                                                    0.120     0.219
| (CHANX:718878 L4 length:3 (8,0)->(11,0))                                                                   0.120     0.339
| (CHANY:1155322 L4 length:2 (11,1)->(11,3))                                                                 0.120     0.459
| (CHANX:724846 L1 length:0 (12,1)->(12,1))                                                                  0.108     0.567
| (CHANY:1160298 L4 length:3 (12,2)->(12,5))                                                                 0.120     0.687
| (CHANX:747882 L4 length:3 (13,5)->(16,5))                                                                  0.120     0.807
| (CHANY:1179737 L4 length:3 (16,5)->(16,2))                                                                 0.120     0.927
| (CHANX:725274 L4 length:3 (17,1)->(20,1))                                                                  0.120     1.047
| (CHANY:1199110 L1 length:0 (20,2)->(20,2))                                                                 0.108     1.155
| (CHANX:731282 L4 length:3 (21,2)->(24,2))                                                                  0.120     1.275
| (CHANY:1218519 L4 length:1 (24,2)->(24,1))                                                                 0.120     1.395
| (IPIN:37667 side:RIGHT (24,1))                                                                             0.164     1.559
| (intra 'bram' routing)                                                                                     0.000     1.559
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[6] (TDP36K at (24,1))                       0.000     1.559
data arrival time                                                                                                      1.559

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.559
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.960


#Path 65
Startpoint: di[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[11].inpad[0] (.input at (7,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:2624 side:TOP (7,0))                                                                                  0.000     0.099
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                                                                    0.120     0.219
| (CHANY:1150446 L4 length:2 (10,1)->(10,3))                                                                  0.120     0.339
| (CHANX:724834 L4 length:3 (11,1)->(14,1))                                                                   0.120     0.459
| (CHANY:1169901 L4 length:0 (14,1)->(14,1))                                                                  0.120     0.579
| (CHANX:719398 L4 length:3 (15,0)->(18,0))                                                                   0.120     0.699
| (CHANY:1189326 L4 length:2 (18,1)->(18,3))                                                                  0.120     0.819
| (CHANX:725410 L4 length:3 (19,1)->(22,1))                                                                   0.120     0.939
| (CHANY:1208781 L4 length:0 (22,1)->(22,1))                                                                  0.120     1.059
| (CHANX:719974 L4 length:3 (23,0)->(26,0))                                                                   0.120     1.179
| (CHANY:1218448 L4 length:1 (24,1)->(24,2))                                                                  0.120     1.299
| (IPIN:37672 side:RIGHT (24,1))                                                                              0.164     1.463
| (intra 'bram' routing)                                                                                      0.000     1.463
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K at (24,1))                       0.000     1.463
data arrival time                                                                                                       1.463

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.463
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.864


#Path 66
Startpoint: di[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[5].inpad[0] (.input at (4,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:1426 side:TOP (4,0))                                                                                 0.000     0.099
| (CHANX:718608 L4 length:3 (4,0)->(7,0))                                                                    0.120     0.219
| (CHANY:1135864 L4 length:3 (7,1)->(7,4))                                                                   0.120     0.339
| (CHANX:724616 L4 length:3 (8,1)->(11,1))                                                                   0.120     0.459
| (CHANY:1155313 L4 length:0 (11,1)->(11,1))                                                                 0.120     0.579
| (CHANX:719174 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.699
| (CHANX:719394 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.819
| (CHANX:719622 L4 length:3 (18,0)->(21,0))                                                                  0.120     0.939
| (CHANY:1203898 L4 length:2 (21,1)->(21,3))                                                                 0.120     1.059
| (CHANX:725620 L4 length:3 (22,1)->(25,1))                                                                  0.120     1.179
| (CHANY:1218517 L4 length:0 (24,1)->(24,1))                                                                 0.120     1.299
| (IPIN:37666 side:RIGHT (24,1))                                                                             0.164     1.463
| (intra 'bram' routing)                                                                                     0.000     1.463
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[5] (TDP36K at (24,1))                       0.000     1.463
data arrival time                                                                                                      1.463

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.463
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.864


#Path 67
Startpoint: di[4].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[4] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[4].inpad[0] (.input at (4,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:1406 side:TOP (4,0))                                                                                 0.000     0.099
| (CHANX:718600 L4 length:3 (4,0)->(7,0))                                                                    0.120     0.219
| (CHANX:718824 L4 length:3 (7,0)->(10,0))                                                                   0.120     0.339
| (CHANY:1150444 L4 length:3 (10,1)->(10,4))                                                                 0.120     0.459
| (CHANX:724832 L4 length:3 (11,1)->(14,1))                                                                  0.120     0.579
| (CHANY:1169893 L4 length:0 (14,1)->(14,1))                                                                 0.120     0.699
| (CHANX:719390 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.819
| (CHANX:719610 L4 length:3 (18,0)->(21,0))                                                                  0.120     0.939
| (CHANX:719838 L4 length:3 (21,0)->(24,0))                                                                  0.120     1.059
| (CHANX:720018 L1 length:0 (24,0)->(24,0))                                                                  0.108     1.167
| (CHANY:1218514 L4 length:0 (24,1)->(24,1))                                                                 0.120     1.287
| (IPIN:37665 side:RIGHT (24,1))                                                                             0.164     1.451
| (intra 'bram' routing)                                                                                     0.000     1.451
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[4] (TDP36K at (24,1))                       0.000     1.451
data arrival time                                                                                                      1.451

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.451
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.852


#Path 68
Startpoint: di[23].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[23].inpad[0] (.input at (13,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:5026 side:TOP (13,0))                                                                                0.000     0.099
| (CHANX:719221 L1 length:0 (13,0)->(13,0))                                                                  0.108     0.207
| (CHANY:1160074 L1 length:0 (12,1)->(12,1))                                                                 0.108     0.315
| (CHANX:724958 L4 length:3 (13,1)->(16,1))                                                                  0.120     0.435
| (CHANY:1179698 L1 length:0 (16,2)->(16,2))                                                                 0.108     0.543
| (CHANX:730966 L4 length:3 (17,2)->(20,2))                                                                  0.120     0.663
| (CHANY:1194330 L1 length:0 (19,3)->(19,3))                                                                 0.108     0.771
| (CHANX:736926 L4 length:3 (20,3)->(23,3))                                                                  0.120     0.891
| (CHANY:1213846 L1 length:0 (23,4)->(23,4))                                                                 0.108     0.999
| (CHANX:742934 L4 length:3 (24,4)->(27,4))                                                                  0.120     1.119
| (CHANY:1218818 L4 length:3 (24,5)->(24,8))                                                                 0.120     1.239
| (IPIN:37816 side:RIGHT (24,6))                                                                             0.164     1.403
| (intra 'bram' routing)                                                                                     0.000     1.403
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K at (24,1))                       0.000     1.403
data arrival time                                                                                                      1.403

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.403
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.804


#Path 69
Startpoint: di[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[13].inpad[0] (.input at (8,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:3032 side:TOP (8,0))                                                                                  0.000     0.099
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                                                                    0.120     0.219
| (CHANX:719118 L4 length:3 (11,0)->(14,0))                                                                   0.120     0.339
| (CHANY:1169878 L4 length:2 (14,1)->(14,3))                                                                  0.120     0.459
| (CHANX:725116 L4 length:3 (15,1)->(18,1))                                                                   0.120     0.579
| (CHANY:1189404 L1 length:0 (18,2)->(18,2))                                                                  0.108     0.687
| (CHANX:731124 L4 length:3 (19,2)->(22,2))                                                                   0.120     0.807
| (CHANY:1199023 L4 length:1 (20,2)->(20,1))                                                                  0.120     0.927
| (CHANX:725534 L4 length:3 (21,1)->(24,1))                                                                   0.120     1.047
| (CHANY:1218421 L4 length:0 (24,1)->(24,1))                                                                  0.120     1.167
| (IPIN:37674 side:RIGHT (24,1))                                                                              0.164     1.331
| (intra 'bram' routing)                                                                                      0.000     1.331
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K at (24,1))                       0.000     1.331
data arrival time                                                                                                       1.331

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.331
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.732


#Path 70
Startpoint: di[22].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[22].inpad[0] (.input at (13,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:5002 side:TOP (13,0))                                                                                0.000     0.099
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                                                                  0.120     0.219
| (CHANY:1179628 L4 length:3 (16,1)->(16,4))                                                                 0.120     0.339
| (CHANY:1179822 L1 length:0 (16,4)->(16,4))                                                                 0.108     0.447
| (CHANX:742434 L4 length:3 (17,4)->(20,4))                                                                  0.120     0.567
| (CHANY:1199338 L1 length:0 (20,5)->(20,5))                                                                 0.108     0.675
| (CHANX:748442 L4 length:3 (21,5)->(24,5))                                                                  0.120     0.795
| (CHANY:1204310 L4 length:3 (21,6)->(21,9))                                                                 0.120     0.915
| (CHANX:754238 L4 length:3 (22,6)->(25,6))                                                                  0.120     1.035
| (CHANY:1218679 L4 length:3 (24,6)->(24,3))                                                                 0.120     1.155
| (IPIN:37815 side:RIGHT (24,6))                                                                             0.164     1.319
| (intra 'bram' routing)                                                                                     0.000     1.319
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K at (24,1))                       0.000     1.319
data arrival time                                                                                                      1.319

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.319
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.720


#Path 71
Startpoint: di[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[19].inpad[0] (.input at (11,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:4228 side:TOP (11,0))                                                                                0.000     0.099
| (CHANX:719114 L4 length:3 (11,0)->(14,0))                                                                  0.120     0.219
| (CHANY:1165002 L4 length:2 (13,1)->(13,3))                                                                 0.120     0.339
| (CHANX:730758 L4 length:3 (14,2)->(17,2))                                                                  0.120     0.459
| (CHANY:1184626 L1 length:0 (17,3)->(17,3))                                                                 0.108     0.567
| (CHANX:736766 L4 length:3 (18,3)->(21,3))                                                                  0.120     0.687
| (CHANY:1204142 L1 length:0 (21,4)->(21,4))                                                                 0.108     0.795
| (CHANX:742774 L4 length:3 (22,4)->(25,4))                                                                  0.120     0.915
| (CHANX:742888 L1 length:0 (24,4)->(24,4))                                                                  0.108     1.023
| (CHANY:1218828 L4 length:3 (24,5)->(24,8))                                                                 0.120     1.143
| (IPIN:37812 side:RIGHT (24,6))                                                                             0.164     1.307
| (intra 'bram' routing)                                                                                     0.000     1.307
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K at (24,1))                       0.000     1.307
data arrival time                                                                                                      1.307

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.307
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.708


#Path 72
Startpoint: di[14].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[14].inpad[0] (.input at (9,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:3402 side:TOP (9,0))                                                                                  0.000     0.099
| (CHANX:718968 L4 length:3 (9,0)->(12,0))                                                                    0.120     0.219
| (CHANY:1160164 L4 length:3 (12,1)->(12,4))                                                                  0.120     0.339
| (CHANX:730702 L4 length:3 (13,2)->(16,2))                                                                   0.120     0.459
| (CHANY:1179623 L4 length:1 (16,2)->(16,1))                                                                  0.120     0.579
| (CHANX:719544 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.699
| (CHANY:1199044 L4 length:3 (20,1)->(20,4))                                                                  0.120     0.819
| (CHANX:731278 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.939
| (CHANY:1218503 L4 length:1 (24,2)->(24,1))                                                                  0.120     1.059
| (IPIN:37675 side:RIGHT (24,1))                                                                              0.164     1.223
| (intra 'bram' routing)                                                                                      0.000     1.223
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K at (24,1))                       0.000     1.223
data arrival time                                                                                                       1.223

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.223
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.624


#Path 73
Startpoint: di[10].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[10].inpad[0] (.input at (7,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:2604 side:TOP (7,0))                                                                                  0.000     0.099
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                                                                    0.120     0.219
| (CHANX:719034 L4 length:3 (10,0)->(13,0))                                                                   0.120     0.339
| (CHANX:719262 L4 length:3 (13,0)->(16,0))                                                                   0.120     0.459
| (CHANY:1179598 L4 length:2 (16,1)->(16,3))                                                                  0.120     0.579
| (CHANX:725260 L4 length:3 (17,1)->(20,1))                                                                   0.120     0.699
| (CHANY:1199037 L4 length:0 (20,1)->(20,1))                                                                  0.120     0.819
| (CHANX:719806 L4 length:3 (21,0)->(24,0))                                                                   0.120     0.939
| (CHANY:1218510 L4 length:2 (24,1)->(24,3))                                                                  0.120     1.059
| (IPIN:37671 side:RIGHT (24,1))                                                                              0.164     1.223
| (intra 'bram' routing)                                                                                      0.000     1.223
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K at (24,1))                       0.000     1.223
data arrival time                                                                                                       1.223

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.223
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.624


#Path 74
Startpoint: di[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[15].inpad[0] (.input at (9,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:3434 side:TOP (9,0))                                                                                  0.000     0.099
| (CHANX:718964 L4 length:3 (9,0)->(12,0))                                                                    0.120     0.219
| (CHANY:1160168 L4 length:1 (12,1)->(12,2))                                                                  0.120     0.339
| (CHANX:724980 L4 length:3 (13,1)->(16,1))                                                                   0.120     0.459
| (CHANY:1179629 L4 length:0 (16,1)->(16,1))                                                                  0.120     0.579
| (CHANX:719550 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.699
| (CHANY:1199038 L4 length:2 (20,1)->(20,3))                                                                  0.120     0.819
| (CHANX:725548 L4 length:3 (21,1)->(24,1))                                                                   0.120     0.939
| (CHANY:1218477 L4 length:0 (24,1)->(24,1))                                                                  0.120     1.059
| (IPIN:37676 side:RIGHT (24,1))                                                                              0.164     1.223
| (intra 'bram' routing)                                                                                      0.000     1.223
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K at (24,1))                       0.000     1.223
data arrival time                                                                                                       1.223

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.223
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.624


#Path 75
Startpoint: di[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[3] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[3].inpad[0] (.input at (3,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:1038 side:TOP (3,0))                                                                                 0.000     0.099
| (CHANX:718524 L4 length:3 (3,0)->(6,0))                                                                    0.120     0.219
| (CHANX:718740 L4 length:3 (6,0)->(9,0))                                                                    0.120     0.339
| (CHANX:718956 L4 length:3 (9,0)->(12,0))                                                                   0.120     0.459
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.579
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.699
| (CHANX:719604 L4 length:3 (18,0)->(21,0))                                                                  0.120     0.819
| (CHANX:719820 L4 length:3 (21,0)->(24,0))                                                                  0.120     0.939
| (CHANY:1218496 L4 length:1 (24,1)->(24,2))                                                                 0.120     1.059
| (IPIN:37664 side:RIGHT (24,1))                                                                             0.164     1.223
| (intra 'bram' routing)                                                                                     0.000     1.223
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[3] (TDP36K at (24,1))                       0.000     1.223
data arrival time                                                                                                      1.223

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.223
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.624


#Path 76
Startpoint: di[16].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[16].inpad[0] (.input at (10,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:3806 side:TOP (10,0))                                                                                 0.000     0.099
| (CHANX:719044 L4 length:3 (10,0)->(13,0))                                                                   0.120     0.219
| (CHANY:1165020 L4 length:1 (13,1)->(13,2))                                                                  0.120     0.339
| (CHANX:725046 L4 length:3 (14,1)->(17,1))                                                                   0.120     0.459
| (CHANY:1184542 L1 length:0 (17,2)->(17,2))                                                                  0.108     0.567
| (CHANX:731054 L4 length:3 (18,2)->(21,2))                                                                   0.120     0.687
| (CHANX:731126 L4 length:3 (19,2)->(22,2))                                                                   0.120     0.807
| (CHANX:731272 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.927
| (CHANY:1218479 L4 length:1 (24,2)->(24,1))                                                                  0.120     1.047
| (IPIN:37677 side:RIGHT (24,1))                                                                              0.164     1.211
| (intra 'bram' routing)                                                                                      0.000     1.211
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K at (24,1))                       0.000     1.211
data arrival time                                                                                                       1.211

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.211
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.612


#Path 77
Startpoint: di[20].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[20].inpad[0] (.input at (12,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:4604 side:TOP (12,0))                                                                                0.000     0.099
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.219
| (CHANY:1174744 L4 length:3 (15,1)->(15,4))                                                                 0.120     0.339
| (CHANX:730918 L4 length:3 (16,2)->(19,2))                                                                  0.120     0.459
| (CHANY:1189470 L1 length:0 (18,3)->(18,3))                                                                 0.108     0.567
| (CHANX:736854 L4 length:3 (19,3)->(22,3))                                                                  0.120     0.687
| (CHANX:737008 L4 length:3 (21,3)->(24,3))                                                                  0.120     0.807
| (CHANX:737184 L1 length:0 (24,3)->(24,3))                                                                  0.108     0.915
| (CHANY:1218736 L4 length:3 (24,4)->(24,7))                                                                 0.120     1.035
| (IPIN:37813 side:RIGHT (24,6))                                                                             0.164     1.199
| (intra 'bram' routing)                                                                                     0.000     1.199
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K at (24,1))                       0.000     1.199
data arrival time                                                                                                      1.199

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.199
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.600


#Path 78
Startpoint: di[26].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[26].inpad[0] (.input at (15,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:5808 side:TOP (15,0))                                                                                0.000     0.099
| (CHANX:719382 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.219
| (CHANX:719512 L1 length:0 (17,0)->(17,0))                                                                  0.108     0.327
| (CHANY:1184496 L4 length:3 (17,1)->(17,4))                                                                 0.120     0.447
| (CHANY:1184688 L1 length:0 (17,4)->(17,4))                                                                 0.108     0.555
| (CHANX:742500 L4 length:3 (18,4)->(21,4))                                                                  0.120     0.675
| (CHANY:1199376 L4 length:3 (20,5)->(20,8))                                                                 0.120     0.795
| (CHANX:754162 L4 length:3 (21,6)->(24,6))                                                                  0.120     0.915
| (CHANY:1218669 L4 length:3 (24,6)->(24,3))                                                                 0.120     1.035
| (IPIN:37819 side:RIGHT (24,6))                                                                             0.164     1.199
| (intra 'bram' routing)                                                                                     0.000     1.199
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K at (24,1))                      -0.000     1.199
data arrival time                                                                                                      1.199

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.199
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.600


#Path 79
Startpoint: di[31].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[31].inpad[0] (.input at (17,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:6634 side:TOP (17,0))                                                                                 0.000     0.099
| (CHANX:719480 L1 length:0 (17,0)->(17,0))                                                                   0.108     0.207
| (CHANY:1184348 L1 length:0 (17,1)->(17,1))                                                                  0.108     0.315
| (CHANX:725344 L4 length:3 (18,1)->(21,1))                                                                   0.120     0.435
| (CHANY:1199136 L1 length:0 (20,2)->(20,2))                                                                  0.108     0.543
| (CHANX:731256 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.663
| (CHANX:731448 L1 length:0 (24,2)->(24,2))                                                                   0.108     0.771
| (CHANY:1218676 L4 length:3 (24,3)->(24,6))                                                                  0.120     0.891
| (CHANY:1218826 L4 length:3 (24,5)->(24,8))                                                                  0.120     1.011
| (IPIN:37824 side:RIGHT (24,6))                                                                              0.164     1.175
| (intra 'bram' routing)                                                                                      0.000     1.175
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K at (24,1))                      -0.000     1.175
data arrival time                                                                                                       1.175

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.175
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.576


#Path 80
Startpoint: addr[4].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[4].inpad[0] (.input at (20,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7802 side:TOP (20,0))                                                                               0.000     0.099
| (CHANX:719736 L4 length:3 (20,0)->(23,0))                                                                 0.120     0.219
| (CHANY:1213648 L4 length:3 (23,1)->(23,4))                                                                0.120     0.339
| (CHANX:725714 L1 length:0 (24,1)->(24,1))                                                                 0.108     0.447
| (CHANY:1218373 L1 length:0 (24,1)->(24,1))                                                                0.108     0.555
| (CHANX:720062 L1 length:0 (25,0)->(25,0))                                                                 0.108     0.663
| (CHANY:1223402 L4 length:2 (25,1)->(25,3))                                                                0.120     0.783
| (CHANX:725813 L1 length:0 (25,1)->(25,1))                                                                 0.108     0.891
| (CHANY:1218578 L1 length:0 (24,2)->(24,2))                                                                0.108     0.999
| (IPIN:37738 side:RIGHT (24,2))                                                                            0.164     1.163
| (intra 'bram' routing)                                                                                    0.000     1.163
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[9] (TDP36K at (24,1))                       0.000     1.163
data arrival time                                                                                                     1.163

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.163
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.564


#Path 81
Startpoint: di[18].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[18].inpad[0] (.input at (11,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:4208 side:TOP (11,0))                                                                                0.000     0.099
| (CHANX:719106 L4 length:3 (11,0)->(14,0))                                                                  0.120     0.219
| (CHANX:719334 L4 length:3 (14,0)->(17,0))                                                                  0.120     0.339
| (CHANY:1184458 L4 length:2 (17,1)->(17,3))                                                                 0.120     0.459
| (CHANX:731058 L4 length:3 (18,2)->(21,2))                                                                  0.120     0.579
| (CHANY:1199250 L4 length:3 (20,3)->(20,6))                                                                 0.120     0.699
| (CHANX:754182 L4 length:3 (21,6)->(24,6))                                                                  0.120     0.819
| (CHANY:1218689 L4 length:3 (24,6)->(24,3))                                                                 0.120     0.939
| (IPIN:37811 side:RIGHT (24,6))                                                                             0.164     1.103
| (intra 'bram' routing)                                                                                     0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K at (24,1))                      -0.000     1.103
data arrival time                                                                                                      1.103

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.103
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.504


#Path 82
Startpoint: di[12].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[12].inpad[0] (.input at (8,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:3014 side:TOP (8,0))                                                                                  0.000     0.099
| (CHANX:718884 L4 length:3 (8,0)->(11,0))                                                                    0.120     0.219
| (CHANX:719100 L4 length:3 (11,0)->(14,0))                                                                   0.120     0.339
| (CHANX:719316 L4 length:3 (14,0)->(17,0))                                                                   0.120     0.459
| (CHANX:719532 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.579
| (CHANX:719748 L4 length:3 (20,0)->(23,0))                                                                   0.120     0.699
| (CHANX:719964 L4 length:3 (23,0)->(26,0))                                                                   0.120     0.819
| (CHANY:1218418 L4 length:0 (24,1)->(24,1))                                                                  0.120     0.939
| (IPIN:37673 side:RIGHT (24,1))                                                                              0.164     1.103
| (intra 'bram' routing)                                                                                      0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K at (24,1))                      -0.000     1.103
data arrival time                                                                                                       1.103

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.103
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.504


#Path 83
Startpoint: di[21].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[21].inpad[0] (.input at (12,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:4622 side:TOP (12,0))                                                                                0.000     0.099
| (CHANX:719190 L4 length:3 (12,0)->(15,0))                                                                  0.120     0.219
| (CHANY:1174738 L4 length:2 (15,1)->(15,3))                                                                 0.120     0.339
| (CHANX:725188 L4 length:3 (16,1)->(19,1))                                                                  0.120     0.459
| (CHANX:725412 L4 length:3 (19,1)->(22,1))                                                                  0.120     0.579
| (CHANY:1203984 L1 length:0 (21,2)->(21,2))                                                                 0.108     0.687
| (CHANX:731340 L4 length:3 (22,2)->(25,2))                                                                  0.120     0.807
| (CHANY:1218672 L4 length:3 (24,3)->(24,6))                                                                 0.120     0.927
| (IPIN:37814 side:RIGHT (24,6))                                                                             0.164     1.091
| (intra 'bram' routing)                                                                                     0.000     1.091
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K at (24,1))                      -0.000     1.091
data arrival time                                                                                                      1.091

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.091
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.492


#Path 84
Startpoint: di[25].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[25].inpad[0] (.input at (14,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:5424 side:TOP (14,0))                                                                                0.000     0.099
| (CHANX:719302 L4 length:3 (14,0)->(17,0))                                                                  0.120     0.219
| (CHANY:1179498 L1 length:0 (16,1)->(16,1))                                                                 0.108     0.327
| (CHANX:725262 L4 length:3 (17,1)->(20,1))                                                                  0.120     0.447
| (CHANY:1199122 L1 length:0 (20,2)->(20,2))                                                                 0.108     0.555
| (CHANX:731270 L4 length:3 (21,2)->(24,2))                                                                  0.120     0.675
| (CHANX:731342 L4 length:3 (22,2)->(25,2))                                                                  0.120     0.795
| (CHANY:1218678 L4 length:3 (24,3)->(24,6))                                                                 0.120     0.915
| (IPIN:37818 side:RIGHT (24,6))                                                                             0.164     1.079
| (intra 'bram' routing)                                                                                     0.000     1.079
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K at (24,1))                       0.000     1.079
data arrival time                                                                                                      1.079

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.079
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.480


#Path 85
Startpoint: addr[0].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[0].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7014 side:TOP (18,0))                                                                               0.000     0.099
| (CHANX:719614 L4 length:3 (18,0)->(21,0))                                                                 0.120     0.219
| (CHANY:1203906 L4 length:2 (21,1)->(21,3))                                                                0.120     0.339
| (CHANX:725626 L4 length:3 (22,1)->(25,1))                                                                 0.120     0.459
| (CHANX:725642 L1 length:0 (23,1)->(23,1))                                                                 0.108     0.567
| (CHANY:1213754 L4 length:3 (23,2)->(23,5))                                                                0.120     0.687
| (CHANX:742902 L1 length:0 (24,4)->(24,4))                                                                 0.108     0.795
| (CHANY:1218814 L4 length:3 (24,5)->(24,8))                                                                0.120     0.915
| (IPIN:37801 side:RIGHT (24,5))                                                                            0.164     1.079
| (intra 'bram' routing)                                                                                    0.000     1.079
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K at (24,1))                       0.000     1.079
data arrival time                                                                                                     1.079

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.079
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.480


#Path 86
Startpoint: di[24].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[24].inpad[0] (.input at (14,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:5404 side:TOP (14,0))                                                                                0.000     0.099
| (CHANX:719330 L4 length:3 (14,0)->(17,0))                                                                  0.120     0.219
| (CHANY:1179582 L4 length:2 (16,1)->(16,3))                                                                 0.120     0.339
| (CHANX:730974 L4 length:3 (17,2)->(20,2))                                                                  0.120     0.459
| (CHANY:1199206 L1 length:0 (20,3)->(20,3))                                                                 0.108     0.567
| (CHANX:736982 L4 length:3 (21,3)->(24,3))                                                                  0.120     0.687
| (CHANX:737178 L1 length:0 (24,3)->(24,3))                                                                  0.108     0.795
| (CHANY:1218742 L4 length:3 (24,4)->(24,7))                                                                 0.120     0.915
| (IPIN:37817 side:RIGHT (24,6))                                                                             0.164     1.079
| (intra 'bram' routing)                                                                                     0.000     1.079
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K at (24,1))                       0.000     1.079
data arrival time                                                                                                      1.079

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.079
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.480


#Path 87
Startpoint: di[29].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[29].inpad[0] (.input at (16,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:6222 side:TOP (16,0))                                                                                 0.000     0.099
| (CHANX:719456 L4 length:3 (16,0)->(19,0))                                                                   0.120     0.219
| (CHANY:1194200 L4 length:3 (19,1)->(19,4))                                                                  0.120     0.339
| (CHANX:725420 L1 length:0 (20,1)->(20,1))                                                                   0.108     0.447
| (CHANY:1199108 L1 length:0 (20,2)->(20,2))                                                                  0.108     0.555
| (CHANX:731284 L4 length:3 (21,2)->(24,2))                                                                   0.120     0.675
| (CHANX:731460 L1 length:0 (24,2)->(24,2))                                                                   0.108     0.783
| (CHANY:1218664 L4 length:3 (24,3)->(24,6))                                                                  0.120     0.903
| (IPIN:37822 side:RIGHT (24,6))                                                                              0.164     1.067
| (intra 'bram' routing)                                                                                      0.000     1.067
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K at (24,1))                      -0.000     1.067
data arrival time                                                                                                       1.067

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -1.067
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.468


#Path 88
Startpoint: addr[4].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[4].inpad[0] (.input at (20,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7802 side:TOP (20,0))                                                                               0.000     0.099
| (CHANX:719736 L4 length:3 (20,0)->(23,0))                                                                 0.120     0.219
| (CHANY:1213648 L4 length:3 (23,1)->(23,4))                                                                0.120     0.339
| (CHANY:1213842 L1 length:0 (23,4)->(23,4))                                                                0.108     0.447
| (CHANX:742821 L1 length:0 (23,4)->(23,4))                                                                 0.108     0.555
| (CHANY:1209054 L1 length:0 (22,5)->(22,5))                                                                0.108     0.663
| (CHANX:748590 L4 length:3 (23,5)->(26,5))                                                                 0.120     0.783
| (CHANY:1218617 L4 length:3 (24,5)->(24,2))                                                                0.120     0.903
| (IPIN:37805 side:RIGHT (24,5))                                                                            0.164     1.067
| (intra 'bram' routing)                                                                                    0.000     1.067
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[9] (TDP36K at (24,1))                       0.000     1.067
data arrival time                                                                                                     1.067

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.067
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.468


#Path 89
Startpoint: addr[1].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[1].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7030 side:TOP (18,0))                                                                               0.000     0.099
| (CHANX:719618 L4 length:3 (18,0)->(21,0))                                                                 0.120     0.219
| (CHANY:1199022 L4 length:2 (20,1)->(20,3))                                                                0.120     0.339
| (CHANX:725536 L4 length:3 (21,1)->(24,1))                                                                 0.120     0.459
| (CHANY:1203992 L1 length:0 (21,2)->(21,2))                                                                0.108     0.567
| (CHANX:731332 L4 length:3 (22,2)->(25,2))                                                                 0.120     0.687
| (CHANX:731458 L1 length:0 (24,2)->(24,2))                                                                 0.108     0.795
| (CHANY:1218573 L1 length:0 (24,2)->(24,2))                                                                0.108     0.903
| (IPIN:37735 side:RIGHT (24,2))                                                                            0.164     1.067
| (intra 'bram' routing)                                                                                    0.000     1.067
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K at (24,1))                       0.000     1.067
data arrival time                                                                                                     1.067

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.067
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.468


#Path 90
Startpoint: addr[2].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[2].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7412 side:TOP (19,0))                                                                               0.000     0.099
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.219
| (CHANY:1203798 L1 length:0 (21,1)->(21,1))                                                                0.108     0.327
| (CHANX:725505 L1 length:0 (21,1)->(21,1))                                                                 0.108     0.435
| (CHANY:1199118 L1 length:0 (20,2)->(20,2))                                                                0.108     0.543
| (CHANX:731274 L4 length:3 (21,2)->(24,2))                                                                 0.120     0.663
| (CHANX:731428 L4 length:3 (23,2)->(26,2))                                                                 0.120     0.783
| (CHANY:1218575 L1 length:0 (24,2)->(24,2))                                                                0.108     0.891
| (IPIN:37736 side:RIGHT (24,2))                                                                            0.164     1.055
| (intra 'bram' routing)                                                                                    0.000     1.055
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K at (24,1))                       0.000     1.055
data arrival time                                                                                                     1.055

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.055
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.456


#Path 91
Startpoint: di[30].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[30].inpad[0] (.input at (17,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:6610 side:TOP (17,0))                                                                                 0.000     0.099
| (CHANX:719540 L4 length:3 (17,0)->(20,0))                                                                   0.120     0.219
| (CHANY:1194144 L4 length:3 (19,1)->(19,4))                                                                  0.120     0.339
| (CHANX:742614 L1 length:0 (20,4)->(20,4))                                                                   0.108     0.447
| (CHANY:1199374 L4 length:3 (20,5)->(20,8))                                                                  0.120     0.567
| (CHANX:754156 L4 length:3 (21,6)->(24,6))                                                                   0.120     0.687
| (CHANY:1218663 L4 length:3 (24,6)->(24,3))                                                                  0.120     0.807
| (IPIN:37823 side:RIGHT (24,6))                                                                              0.164     0.971
| (intra 'bram' routing)                                                                                      0.000     0.971
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K at (24,1))                       0.000     0.971
data arrival time                                                                                                       0.971

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.971
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.372


#Path 92
Startpoint: addr[5].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[5].inpad[0] (.input at (20,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:7838 side:TOP (20,0))                                                                                0.000     0.099
| (CHANX:719545 L4 length:3 (20,0)->(17,0))                                                                  0.120     0.219
| (CHANY:1194152 L4 length:3 (19,1)->(19,4))                                                                 0.120     0.339
| (CHANX:731182 L4 length:3 (20,2)->(23,2))                                                                  0.120     0.459
| (CHANY:1208910 L1 length:0 (22,3)->(22,3))                                                                 0.108     0.567
| (CHANX:737142 L4 length:3 (23,3)->(26,3))                                                                  0.120     0.687
| (CHANY:1218760 L4 length:3 (24,4)->(24,7))                                                                 0.120     0.807
| (IPIN:37806 side:RIGHT (24,5))                                                                             0.164     0.971
| (intra 'bram' routing)                                                                                     0.000     0.971
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K at (24,1))                       0.000     0.971
data arrival time                                                                                                      0.971

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.971
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.372


#Path 93
Startpoint: di[27].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[27].inpad[0] (.input at (15,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:5826 side:TOP (15,0))                                                                                0.000     0.099
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                                                                  0.120     0.219
| (CHANY:1189324 L4 length:3 (18,1)->(18,4))                                                                 0.120     0.339
| (CHANX:736860 L4 length:3 (19,3)->(22,3))                                                                  0.120     0.459
| (CHANY:1204128 L1 length:0 (21,4)->(21,4))                                                                 0.108     0.567
| (CHANX:742788 L4 length:3 (22,4)->(25,4))                                                                  0.120     0.687
| (CHANY:1218816 L4 length:3 (24,5)->(24,8))                                                                 0.120     0.807
| (IPIN:37820 side:RIGHT (24,6))                                                                             0.164     0.971
| (intra 'bram' routing)                                                                                     0.000     0.971
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K at (24,1))                       0.000     0.971
data arrival time                                                                                                      0.971

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.971
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.372


#Path 94
Startpoint: addr[1].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[1].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7030 side:TOP (18,0))                                                                               0.000     0.099
| (CHANX:719618 L4 length:3 (18,0)->(21,0))                                                                 0.120     0.219
| (CHANY:1199022 L4 length:2 (20,1)->(20,3))                                                                0.120     0.339
| (CHANX:731262 L4 length:3 (21,2)->(24,2))                                                                 0.120     0.459
| (CHANY:1213794 L1 length:0 (23,3)->(23,3))                                                                0.108     0.567
| (CHANX:737190 L1 length:0 (24,3)->(24,3))                                                                 0.108     0.675
| (CHANY:1218730 L4 length:3 (24,4)->(24,7))                                                                0.120     0.795
| (IPIN:37802 side:RIGHT (24,5))                                                                            0.164     0.959
| (intra 'bram' routing)                                                                                    0.000     0.959
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K at (24,1))                       0.000     0.959
data arrival time                                                                                                     0.959

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.959
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.360


#Path 95
Startpoint: addr[2].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[2].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7412 side:TOP (19,0))                                                                               0.000     0.099
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.219
| (CHANY:1208790 L4 length:2 (22,1)->(22,3))                                                                0.120     0.339
| (CHANX:737090 L1 length:0 (23,3)->(23,3))                                                                 0.108     0.447
| (CHANY:1213765 L1 length:0 (23,3)->(23,3))                                                                0.108     0.555
| (CHANX:731438 L1 length:0 (24,2)->(24,2))                                                                 0.108     0.663
| (CHANY:1218686 L4 length:3 (24,3)->(24,6))                                                                0.120     0.783
| (IPIN:37803 side:RIGHT (24,5))                                                                            0.164     0.947
| (intra 'bram' routing)                                                                                    0.000     0.947
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[7] (TDP36K at (24,1))                       0.000     0.947
data arrival time                                                                                                     0.947

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.947
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.348


#Path 96
Startpoint: di[28].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[28].inpad[0] (.input at (16,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:6206 side:TOP (16,0))                                                                                 0.000     0.099
| (CHANX:719476 L4 length:3 (16,0)->(19,0))                                                                   0.120     0.219
| (CHANY:1189308 L4 length:3 (18,1)->(18,4))                                                                  0.120     0.339
| (CHANX:736848 L4 length:3 (19,3)->(22,3))                                                                   0.120     0.459
| (CHANX:737064 L4 length:3 (22,3)->(25,3))                                                                   0.120     0.579
| (CHANY:1218744 L4 length:3 (24,4)->(24,7))                                                                  0.120     0.699
| (IPIN:37821 side:RIGHT (24,6))                                                                              0.164     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K at (24,1))                      -0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 97
Startpoint: addr[3].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[3].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7430 side:TOP (19,0))                                                                               0.000     0.099
| (CHANX:719680 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.219
| (CHANX:719904 L4 length:3 (22,0)->(25,0))                                                                 0.120     0.339
| (CHANY:1223344 L4 length:3 (25,1)->(25,4))                                                                0.120     0.459
| (CHANX:742795 L4 length:3 (25,4)->(22,4))                                                                 0.120     0.579
| (CHANY:1218531 L4 length:3 (24,4)->(24,1))                                                                0.120     0.699
| (IPIN:37737 side:RIGHT (24,2))                                                                            0.164     0.863
| (intra 'bram' routing)                                                                                    0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K at (24,1))                      -0.000     0.863
data arrival time                                                                                                     0.863

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.863
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.264


#Path 98
Startpoint: di[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[17].inpad[0] (.input at (10,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (OPIN:3826 side:TOP (10,0))                                                                                 0.000     0.099
| (CHANX:719028 L4 length:3 (10,0)->(13,0))                                                                   0.120     0.219
| (CHANX:719244 L4 length:3 (13,0)->(16,0))                                                                   0.120     0.339
| (CHANX:719460 L4 length:3 (16,0)->(19,0))                                                                   0.120     0.459
| (CHANX:719676 L4 length:3 (19,0)->(22,0))                                                                   0.120     0.579
| (CHANX:719892 L4 length:3 (22,0)->(25,0))                                                                   0.120     0.699
| (IPIN:37695 side:BOTTOM (24,1))                                                                             0.164     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K at (24,1))                      -0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                            0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 99
Startpoint: addr[3].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[3].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (OPIN:7430 side:TOP (19,0))                                                                               0.000     0.099
| (CHANX:719680 L4 length:3 (19,0)->(22,0))                                                                 0.120     0.219
| (CHANY:1208772 L4 length:3 (22,1)->(22,4))                                                                0.120     0.339
| (CHANX:725702 L4 length:3 (23,1)->(26,1))                                                                 0.120     0.459
| (CHANX:725726 L1 length:0 (24,1)->(24,1))                                                                 0.108     0.567
| (CHANY:1218602 L4 length:3 (24,2)->(24,5))                                                                0.120     0.687
| (IPIN:37804 side:RIGHT (24,5))                                                                            0.164     0.851
| (intra 'bram' routing)                                                                                    0.000     0.851
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[8] (TDP36K at (24,1))                       0.000     0.851
data arrival time                                                                                                     0.851

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing:global net)                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.851
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.252


#Path 100
Startpoint: addr[8].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[8].inpad[0] (.input at (22,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (OPIN:8608 side:TOP (22,0))                                                                                0.000     0.099
| (CHANX:719910 L4 length:3 (22,0)->(25,0))                                                                  0.120     0.219
| (CHANX:719942 L1 length:0 (23,0)->(23,0))                                                                  0.108     0.327
| (CHANY:1213658 L4 length:2 (23,1)->(23,3))                                                                 0.120     0.447
| (CHANX:725722 L1 length:0 (24,1)->(24,1))                                                                  0.108     0.555
| (CHANY:1218606 L4 length:3 (24,2)->(24,5))                                                                 0.120     0.675
| (IPIN:37809 side:RIGHT (24,5))                                                                             0.164     0.839
| (intra 'bram' routing)                                                                                     0.000     0.839
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[13] (TDP36K at (24,1))                      -0.000     0.839
data arrival time                                                                                                      0.839

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                           0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.839
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.240


#End of timing report
