
---------- Begin Simulation Statistics ----------
simSeconds                                   0.062576                       # Number of seconds simulated (Second)
simTicks                                  62575711000                       # Number of ticks simulated (Tick)
finalTick                                 62575711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    239.00                       # Real time elapsed on the host (Second)
hostTickRate                                261825320                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8725436                       # Number of bytes of host memory used (Byte)
simInsts                                     10000000                       # Number of instructions simulated (Count)
simOps                                       14515873                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    41841                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      60736                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        125151423                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15611814                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       74                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       15529880                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1001                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1096011                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1659335                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           125089437                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.124150                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.611698                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 116209888     92.90%     92.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6722237      5.37%     98.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    560684      0.45%     98.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    357192      0.29%     99.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    296494      0.24%     99.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    364320      0.29%     99.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    498811      0.40%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     24231      0.02%     99.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     55580      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             125089437                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    5444      5.11%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      5.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      5.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    728      0.68%      5.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 15020     14.10%     19.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             14230     13.36%     33.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            71061     66.73%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1910      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       5372481     34.59%     34.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           70      0.00%     34.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1851      0.01%     34.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1162462      7.49%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           80      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     42.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           34      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          130      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          209      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     42.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        74886      0.48%     42.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       414748      2.67%     45.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1162641      7.49%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      7338378     47.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       15529880                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.124089                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              106490                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006857                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                136843368                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6475443                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5816054                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  19413320                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10232545                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9408223                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5885151                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9749309                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          15519367                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1235294                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     10513                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            8987799                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         430012                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7752505                       # Number of stores executed (Count)
system.cpu.numRate                           0.124005                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             705                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           61986                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      14515873                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              12.515142                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         12.515142                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.079903                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.079903                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   13000132                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   4584511                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     8501999                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    2325413                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2160282                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    2477876                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  11022457                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       45                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1245451                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7755635                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1477                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          785                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  487390                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            476594                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              5737                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               447090                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  444942                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995196                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    2564                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             947                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                178                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              769                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          195                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1079123                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              45                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              5578                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    124938490                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.116184                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.573722                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       116612618     93.34%     93.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5830281      4.67%     98.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          897428      0.72%     98.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          774762      0.62%     99.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          116730      0.09%     99.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          410770      0.33%     99.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           83215      0.07%     99.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          155098      0.12%     99.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           57588      0.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    124938490                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               14515873                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     8431165                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1138291                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     403977                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9095507                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    13420548                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  1208                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          688      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4990510     34.38%     34.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           44      0.00%     34.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1668      0.01%     34.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1091411      7.52%     41.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     41.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           80      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           24      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          102      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          181      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     41.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        46720      0.32%     42.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       380799      2.62%     44.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1091571      7.52%     52.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      6912075     47.62%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14515873                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         57588                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        7600046                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7600046                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7600046                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7600046                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       921704                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          921704                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       921704                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         921704                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  56232679488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  56232679488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  56232679488                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  56232679488                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8521750                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8521750                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8521750                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8521750                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.108159                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.108159                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.108159                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.108159                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61009.477542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61009.477542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61009.477542                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61009.477542                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        13386                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          277                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      48.324910                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       909071                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            909071                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         9335                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          9335                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         9335                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         9335                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       912369                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       912369                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       912369                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       912369                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  54884944488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  54884944488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  54884944488                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  54884944488                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.107064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.107064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.107064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.107064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60156.520539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60156.520539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60156.520539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60156.520539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 911345                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1217188                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1217188                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        11710                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         11710                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    583122000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    583122000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1228898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1228898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49796.925705                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49796.925705                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         9326                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         9326                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2384                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2384                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    145668000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    145668000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 61102.348993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 61102.348993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6382858                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6382858                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       909994                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       909994                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  55649557488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  55649557488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7292852                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7292852                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.124779                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.124779                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61153.763089                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61153.763089                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       909985                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       909985                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  54739276488                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  54739276488                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.124778                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.124778                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60154.042636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60154.042636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.181715                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8512415                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             912369                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.330013                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.181715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          147                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          876                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           17955869                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          17955869                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   551428                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             122516482                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    790548                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1210936                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  20043                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               418875                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   563                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               15752169                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2710                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1709289                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11323075                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      487390                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             447684                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     123356233                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   41184                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2893                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1669557                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1814                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          125089437                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.131488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.924337                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                121948409     97.49%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   305925      0.24%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   546674      0.44%     98.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   181331      0.14%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   314646      0.25%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   203976      0.16%     98.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   172499      0.14%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   136787      0.11%     98.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1279190      1.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            125089437                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.003894                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.090475                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1668062                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1668062                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1668062                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1668062                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1495                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1495                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1495                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1495                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     85670000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     85670000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     85670000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     85670000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1669557                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1669557                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1669557                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1669557                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000895                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000895                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000895                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000895                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 57304.347826                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 57304.347826                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 57304.347826                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 57304.347826                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           36                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             36                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          585                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               585                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          401                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           401                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          401                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          401                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1094                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1094                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1094                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1094                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     66985500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     66985500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     66985500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     66985500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61229.890311                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61229.890311                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61229.890311                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61229.890311                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    585                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1668062                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1668062                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1495                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1495                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     85670000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     85670000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1669557                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1669557                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000895                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000895                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 57304.347826                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 57304.347826                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          401                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          401                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1094                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1094                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     66985500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     66985500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000655                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000655                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61229.890311                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61229.890311                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.732979                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1669156                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1094                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1525.736746                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.732979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          509                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3340208                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3340208                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     20043                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     188815                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 50413870                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               15611888                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  378                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1245451                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7755635                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    56                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       538                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 50412892                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            103                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2365                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4049                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 6414                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.mispredictedLVP                1189353                       # mispredictedLVP (Count)
system.cpu.iew.LvpCorrect                         759                       # LvpCorrect (Count)
system.cpu.iew.instsToCommit                 15511830                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                15224277                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   5015769                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6067027                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.121647                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.826726                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        4365                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  107159                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   52                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 103                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 462758                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    262                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1138290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.688288                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.129621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1131582     99.41%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  296      0.03%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  194      0.02%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  150      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  136      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  164      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  237      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  172      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  458      0.04%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  302      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1843      0.16%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1075      0.09%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                328      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                332      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                125      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                154      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                260      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                134      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 85      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 35      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 16      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  9      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              104      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1138290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1233872                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 7752514                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       722                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    298554                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1669991                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       566                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  20043                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1198562                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                50632540                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2374                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1343956                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              71891962                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15665415                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3327                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  17483                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   3774                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               71601100                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            13854972                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    49318731                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 13169857                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   7353655                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              12630139                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1224822                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      66                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  50                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   9838541                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        140288854                       # The number of ROB reads (Count)
system.cpu.rob.writes                        31341118                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14515873                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    48                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    909647.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1080.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    912358.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000117994500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        56819                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        56819                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2693712                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             854384                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      913463                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     909650                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    913463                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   909650                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                913463                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               909650                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  911975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     343                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  56806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  57073                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  56980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  56820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  56819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  56820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  56820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  56820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  56821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  56821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  56821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  56819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  56820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  56819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  56819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  56819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        56819                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.076225                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.029078                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.355128                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          56777     99.93%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            22      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             7      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            8      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         56819                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        56819                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.009205                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.008830                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.113053                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            56395     99.25%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              330      0.58%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               89      0.16%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         56819                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                58461632                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             58217600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              934254378.66778684                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              930354590.77724254                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   62575704000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      34323.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        69120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     58390912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     58216128                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1104581.935952753294                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 933124227.705538868904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 930331067.273050904274                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       912369                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       909650                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     31756500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  25850791250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1557506436500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29027.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28333.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1712204.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        70016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     58391616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       58461632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        70016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        70016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     58180544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     58180544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1094                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       912369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          913463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       909071                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         909071                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1118901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      933135478                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         934254379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1118901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1118901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    929762412                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        929762412                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    929762412                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1118901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     933135478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1864016791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               913438                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              909627                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        56966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        57106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        57194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        57059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        57182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        57238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        57174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        57147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        57116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        57055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        57026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        57006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        57024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        56998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        57081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        57066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        56803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        56785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        56775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        56754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        56864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        56881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        56802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        56916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        56929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        56880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        56920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        56868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        56849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        56855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        56864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        56882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              8755585250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            4567190000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        25882547750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9585.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28335.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              848900                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             843673                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       130489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   894.131827                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   792.788845                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   275.457927                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4662      3.57%      3.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3901      2.99%      6.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3925      3.01%      9.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3482      2.67%     12.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3532      2.71%     14.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3449      2.64%     17.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3627      2.78%     20.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4131      3.17%     23.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        99780     76.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       130489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              58460032                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           58216128                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              934.228810                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              930.331067                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       466734660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       248071560                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     3263451240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2372907600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4939247040.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  22791110280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4836559200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   38918081580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   621.935907                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12015967500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2089360000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48470383500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       464978220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       247134195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     3258496080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2375345340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4939247040.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  22809965310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4820681280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   38915847465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   621.900204                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11970433000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2089360000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48515918000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3478                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        909071                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           585                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2274                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             909985                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            909985                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1094                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2384                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         2773                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         2773                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      2736083                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      2736083                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2738856                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       107456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       107456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    116572160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    116572160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                116679616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             913463                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000009                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.002959                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   913455    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        8      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               913463                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62575711000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          5608249500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5791000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         4804528000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1825393                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       911930                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.loadValPred.constant_verification_unit.constLoadHits      1175261                       # Number of loads marked constant that hit in the CVU CAM (Unspecified)
system.cpu.loadValPred.constant_verification_unit.constLoadMisses         6508                       # Number of loads marked constant that missed in the CVU CAM (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements         3037                       # Number of CVU CAM entries replaced (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses      1181769                       # Number of loads marked constant which accessed the CVU (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses      7468321                       # Number of store instructions which accessed the CVU (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numStoreHits         3491                       # Number of stores that hit in the CVU CAM (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numStoreMisses      7464830                       # Number of stores that missed in the CVU CAM (Unspecified)
system.cpu.loadValPred.numConstLoads          1183483                       # Number of loads classified as constant (Unspecified)
system.cpu.loadValPred.numConstLoadsCorrect      1175261                       # Number of constant loads correctly predicted (Unspecified)
system.cpu.loadValPred.numConstLoadsMispredicted         6508                       # Number of constant loads incorrectly predicted (Unspecified)
system.cpu.loadValPred.numConstValOne             310                       # Number of constant loads with value 1 (Unspecified)
system.cpu.loadValPred.numConstValZero           1806                       # Number of constant loads with value 0 (Unspecified)
system.cpu.loadValPred.numPredictableLoads         9225                       # Number of loads classified as predictable (Unspecified)
system.cpu.loadValPred.numPredictableLoadsCorrect         6446                       # Number of loads correctly classified as predictable (Unspecified)
system.cpu.loadValPred.numPredictableLoadsIncorrect         1897                       # Number of loads incorrectly classified as predictable (Unspecified)
system.cpu.loadValPred.totalLoads             1233840                       # Total loads processed by the Load value predictor (Unspecified)

---------- End Simulation Statistics   ----------
