{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716859619964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716859619971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 13:26:59 2024 " "Processing started: Tue May 28 13:26:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716859619971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859619971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappybird -c flappybird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappybird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859619971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716859620761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716859620761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/ground_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/ground_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ground_rom-Behavioral " "Found design unit 1: ground_rom-Behavioral" {  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground_rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628694 ""} { "Info" "ISGN_ENTITY_NAME" "1 ground_rom " "Found entity 1: ground_rom" {  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/level_speed_changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/level_speed_changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-rtl " "Found design unit 1: speed_control-rtl" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628700 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/char_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628704 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaloisLFSR8-Behavioral " "Found design unit 1: GaloisLFSR8-Behavioral" {  } { { "../VhdlFiles/lfsr.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628710 ""} { "Info" "ISGN_ENTITY_NAME" "1 GaloisLFSR8 " "Found entity 1: GaloisLFSR8" {  } { { "../VhdlFiles/lfsr.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/gap_width_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/gap_width_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gap_width_control-rtl " "Found design unit 1: gap_width_control-rtl" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628715 ""} { "Info" "ISGN_ENTITY_NAME" "1 gap_width_control " "Found entity 1: gap_width_control" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/lives.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/lives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-behaviour " "Found design unit 1: lives_display-behaviour" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628720 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/static_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/static_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_text-behaviour " "Found design unit 1: static_text-behaviour" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628725 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_text " "Found entity 1: static_text" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_display-behaviour " "Found design unit 1: score_display-behaviour" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628730 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628735 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/powerups_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/powerups_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerup_collision-behaviour " "Found design unit 1: powerup_collision-behaviour" {  } { { "../VhdlFiles/powerups_collision.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups_collision.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628740 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerup_collision " "Found entity 1: powerup_collision" {  } { { "../VhdlFiles/powerups_collision.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/powerups.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/powerups.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerups-behaviour " "Found design unit 1: powerups-behaviour" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628745 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerups " "Found entity 1: powerups" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/ground.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/ground.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ground-behavior " "Found design unit 1: ground-behavior" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ground " "Found entity 1: ground" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behaviour " "Found design unit 1: bird-behaviour" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628755 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behaviour " "Found design unit 1: pipes-behaviour" {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/pipes.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628760 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/pipes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/collisions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/collisions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collisions-Behavioral " "Found design unit 1: collisions-Behavioral" {  } { { "../VhdlFiles/collisions.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/collisions.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628764 ""} { "Info" "ISGN_ENTITY_NAME" "1 collisions " "Found entity 1: collisions" {  } { { "../VhdlFiles/collisions.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/collisions.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/game_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/game_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_fsm-Behavioral " "Found design unit 1: game_fsm-Behavioral" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628769 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_fsm " "Found entity 1: game_fsm" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/level_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/level_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_fsm-Behavioral " "Found design unit 1: level_fsm-Behavioral" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628774 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_fsm " "Found entity 1: level_fsm" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_controller-behaviour " "Found design unit 1: display_controller-behaviour" {  } { { "../VhdlFiles/display_controller.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/display_controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628779 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "../VhdlFiles/display_controller.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/display_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628783 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/cleanproject/vhdlfiles/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/cleanproject/vhdlfiles/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628788 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappybird " "Found entity 1: flappybird" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628796 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859628802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859628802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappybird " "Elaborating entity \"flappybird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716859628993 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[9..0\] " "Not all bits in bus \"LEDR\[9..0\]\" are used" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 536 504 680 552 "LEDR\[1\]" "" } { 560 496 672 576 "LEDR\[0\]" "" } { 736 3408 3584 752 "LEDR\[9\]" "" } { 760 3408 3584 776 "LEDR\[8\]" "" } { 784 3408 3584 800 "LEDR\[7\]" "" } { 808 3408 3584 824 "LEDR\[6\]" "" } { 832 3408 3584 848 "LEDR\[5\]" "" } { 856 3408 3584 872 "LEDR\[4\]" "" } { 880 3408 3584 896 "LEDR\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1716859628994 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDR " "Converted elements in bus name \"LEDR\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[1\] LEDR1 " "Converted element name(s) from \"LEDR\[1\]\" to \"LEDR1\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 536 504 680 552 "LEDR\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[0\] LEDR0 " "Converted element name(s) from \"LEDR\[0\]\" to \"LEDR0\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 560 496 672 576 "LEDR\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[9\] LEDR9 " "Converted element name(s) from \"LEDR\[9\]\" to \"LEDR9\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 736 3408 3584 752 "LEDR\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[8\] LEDR8 " "Converted element name(s) from \"LEDR\[8\]\" to \"LEDR8\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 760 3408 3584 776 "LEDR\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[7\] LEDR7 " "Converted element name(s) from \"LEDR\[7\]\" to \"LEDR7\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 784 3408 3584 800 "LEDR\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[6\] LEDR6 " "Converted element name(s) from \"LEDR\[6\]\" to \"LEDR6\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 808 3408 3584 824 "LEDR\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[5\] LEDR5 " "Converted element name(s) from \"LEDR\[5\]\" to \"LEDR5\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 832 3408 3584 848 "LEDR\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[4\] LEDR4 " "Converted element name(s) from \"LEDR\[4\]\" to \"LEDR4\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 856 3408 3584 872 "LEDR\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[3\] LEDR3 " "Converted element name(s) from \"LEDR\[3\]\" to \"LEDR3\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 880 3408 3584 896 "LEDR\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859628994 ""}  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 536 504 680 552 "LEDR\[1\]" "" } { 560 496 672 576 "LEDR\[0\]" "" } { 736 3408 3584 752 "LEDR\[9\]" "" } { 760 3408 3584 776 "LEDR\[8\]" "" } { 784 3408 3584 800 "LEDR\[7\]" "" } { 808 3408 3584 824 "LEDR\[6\]" "" } { 832 3408 3584 848 "LEDR\[5\]" "" } { 856 3408 3584 872 "LEDR\[4\]" "" } { 880 3408 3584 896 "LEDR\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1716859628994 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR4 " "Pin \"LEDR4\" is missing source" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 856 3408 3584 872 "LEDR\[4\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716859628995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "flappybird.bdf" "inst2" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 688 4576 4800 864 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859628998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "flappybird.bdf" "inst" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 248 168 328 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629058 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716859629061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629061 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859629061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:inst7 " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:inst7\"" {  } { { "flappybird.bdf" "inst7" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 712 4016 4248 1048 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:inst26 " "Elaborating entity \"bird\" for hierarchy \"bird:inst26\"" {  } { { "flappybird.bdf" "inst26" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 816 1368 1632 1024 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629073 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bird_x_pos bird.vhd(22) " "VHDL Signal Declaration warning at bird.vhd(22): used explicit default value for signal \"bird_x_pos\" because signal was never assigned a value" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_f_row bird.vhd(36) " "Verilog HDL or VHDL warning at bird.vhd(36): object \"u_f_row\" assigned a value but never read" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_f_col bird.vhd(36) " "Verilog HDL or VHDL warning at bird.vhd(36): object \"u_f_col\" assigned a value but never read" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_state bird.vhd(59) " "VHDL Process Statement warning at bird.vhd(59): signal \"pause_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state bird.vhd(59) " "VHDL Process Statement warning at bird.vhd(59): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_state bird.vhd(61) " "VHDL Process Statement warning at bird.vhd(61): signal \"menu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_motion bird.vhd(65) " "VHDL Process Statement warning at bird.vhd(65): signal \"bird_y_motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(108) " "VHDL Process Statement warning at bird.vhd(108): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(108) " "VHDL Process Statement warning at bird.vhd(108): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(109) " "VHDL Process Statement warning at bird.vhd(109): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(109) " "VHDL Process Statement warning at bird.vhd(109): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(115) " "VHDL Process Statement warning at bird.vhd(115): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(117) " "VHDL Process Statement warning at bird.vhd(117): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(118) " "VHDL Process Statement warning at bird.vhd(118): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629074 "|flappybird|bird:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "flappybird.bdf" "inst1" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 496 72 336 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716859629079 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629079 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629079 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629079 "|flappybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629079 "|flappybird|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_fsm game_fsm:inst5 " "Elaborating entity \"game_fsm\" for hierarchy \"game_fsm:inst5\"" {  } { { "flappybird.bdf" "inst5" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 792 2952 3176 1032 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(25) " "VHDL Process Statement warning at game_fsm.vhd(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629084 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(36) " "VHDL Process Statement warning at game_fsm.vhd(36): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629084 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(38) " "VHDL Process Statement warning at game_fsm.vhd(38): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629084 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(40) " "VHDL Process Statement warning at game_fsm.vhd(40): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629084 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(68) " "VHDL Process Statement warning at game_fsm.vhd(68): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629084 "|flappybird|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 game_fsm.vhd(70) " "VHDL Process Statement warning at game_fsm.vhd(70): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629084 "|flappybird|game_fsm:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisions collisions:inst6 " "Elaborating entity \"collisions\" for hierarchy \"collisions:inst6\"" {  } { { "flappybird.bdf" "inst6" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1200 2952 3160 1312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst8 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst8\"" {  } { { "flappybird.bdf" "inst8" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 416 1400 1664 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629105 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_top pipes.vhd(33) " "VHDL Signal Declaration warning at pipes.vhd(33): used implicit default value for signal \"pipe3_top\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/pipes.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716859629107 "|flappybird|pipes:inst8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_bot pipes.vhd(33) " "VHDL Signal Declaration warning at pipes.vhd(33): used implicit default value for signal \"pipe3_bot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipes.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/pipes.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716859629107 "|flappybird|pipes:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GaloisLFSR8 pipes:inst8\|GaloisLFSR8:LFSR1 " "Elaborating entity \"GaloisLFSR8\" for hierarchy \"pipes:inst8\|GaloisLFSR8:LFSR1\"" {  } { { "../VhdlFiles/pipes.vhd" "LFSR1" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/pipes.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control pipes:inst8\|speed_control:SPEED_CHANGER " "Elaborating entity \"speed_control\" for hierarchy \"pipes:inst8\|speed_control:SPEED_CHANGER\"" {  } { { "../VhdlFiles/pipes.vhd" "SPEED_CHANGER" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/pipes.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629133 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed level_speed_changer.vhd(17) " "VHDL Process Statement warning at level_speed_changer.vhd(17): inferring latch(es) for signal or variable \"speed\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[0\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[0\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[1\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[1\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[2\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[2\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[3\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[3\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[4\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[4\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[5\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[5\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[6\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[6\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[7\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[7\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[8\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[8\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[9\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[9\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[10\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[10\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[11\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[11\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[12\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[12\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[13\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[13\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[14\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[14\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[15\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[15\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[16\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[16\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629134 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[17\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[17\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[18\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[18\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[19\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[19\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[20\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[20\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[21\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[21\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[22\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[22\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[23\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[23\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[24\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[24\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[25\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[25\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[26\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[26\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[27\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[27\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[28\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[28\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[29\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[29\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[30\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[30\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[31\] level_speed_changer.vhd(17) " "Inferred latch for \"speed\[31\]\" at level_speed_changer.vhd(17)" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629135 "|flappybird|pipes:inst8|speed_control:SPEED_CHANGER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gap_width_control pipes:inst8\|gap_width_control:GAP_WIDTH " "Elaborating entity \"gap_width_control\" for hierarchy \"pipes:inst8\|gap_width_control:GAP_WIDTH\"" {  } { { "../VhdlFiles/pipes.vhd" "GAP_WIDTH" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/pipes.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629137 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gap_half_width gap_width_control.vhd(17) " "VHDL Process Statement warning at gap_width_control.vhd(17): inferring latch(es) for signal or variable \"gap_half_width\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[0\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[0\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[1\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[1\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[2\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[2\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[3\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[3\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[4\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[4\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[5\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[5\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[6\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[6\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[7\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[7\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[8\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[8\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[9\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[9\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[10\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[10\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[11\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[11\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[12\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[12\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[13\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[13\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[14\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[14\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[15\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[15\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[16\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[16\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[17\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[17\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[18\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[18\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[19\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[19\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[20\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[20\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[21\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[21\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[22\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[22\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[23\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[23\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[24\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[24\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[25\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[25\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[26\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[26\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[27\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[27\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[28\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[28\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[29\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[29\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[30\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[30\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[31\] gap_width_control.vhd(17) " "Inferred latch for \"gap_half_width\[31\]\" at gap_width_control.vhd(17)" {  } { { "../VhdlFiles/gap_width_control.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/gap_width_control.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629139 "|flappybird|pipes:inst8|gap_width_control:GAP_WIDTH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_fsm level_fsm:inst3 " "Elaborating entity \"level_fsm\" for hierarchy \"level_fsm:inst3\"" {  } { { "flappybird.bdf" "inst3" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 504 2952 3208 648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset level_fsm.vhd(33) " "VHDL Process Statement warning at level_fsm.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_fsm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629143 "|flappybird|level_fsm:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_state level_fsm.vhd(33) " "VHDL Process Statement warning at level_fsm.vhd(33): signal \"menu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_fsm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629144 "|flappybird|level_fsm:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state level_fsm.vhd(66) " "VHDL Process Statement warning at level_fsm.vhd(66): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_fsm.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629144 "|flappybird|level_fsm:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:inst12 " "Elaborating entity \"score\" for hierarchy \"score:inst12\"" {  } { { "flappybird.bdf" "inst12" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1864 2344 2544 1976 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerup_collision powerup_collision:inst18 " "Elaborating entity \"powerup_collision\" for hierarchy \"powerup_collision:inst18\"" {  } { { "flappybird.bdf" "inst18" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1072 2360 2648 1216 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerups powerups:inst11 " "Elaborating entity \"powerups\" for hierarchy \"powerups:inst11\"" {  } { { "flappybird.bdf" "inst11" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1328 1360 1624 1600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screen_height powerups.vhd(22) " "Verilog HDL or VHDL warning at powerups.vhd(22): object \"screen_height\" assigned a value but never read" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716859629156 "|flappybird|powerups:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground ground:inst9 " "Elaborating entity \"ground\" for hierarchy \"ground:inst9\"" {  } { { "flappybird.bdf" "inst9" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1088 1360 1600 1200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629162 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u_rom_mux_out ground.vhd(52) " "VHDL Process Statement warning at ground.vhd(52): signal \"u_rom_mux_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629163 "|flappybird|ground:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground_rom ground:inst9\|ground_rom:water " "Elaborating entity \"ground_rom\" for hierarchy \"ground:inst9\|ground_rom:water\"" {  } { { "../VhdlFiles/ground.vhd" "water" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/ground_rom.vhd" "altsyncram_inst" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst " "Instantiated megafunction \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file water.mif " "Parameter \"init_file\" = \"water.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629240 ""}  } { { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859629240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76g1 " "Found entity 1: altsyncram_76g1" {  } { { "db/altsyncram_76g1.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/altsyncram_76g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859629302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_76g1 ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated " "Elaborating entity \"altsyncram_76g1\" for hierarchy \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:inst13 " "Elaborating entity \"score_display\" for hierarchy \"score_display:inst13\"" {  } { { "flappybird.bdf" "inst13" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1840 2952 3208 1984 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds score_display.vhd(57) " "VHDL Process Statement warning at score_display.vhd(57): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens score_display.vhd(71) " "VHDL Process Statement warning at score_display.vhd(71): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones score_display.vhd(85) " "VHDL Process Statement warning at score_display.vhd(85): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_row score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"u_font_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_col score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"u_font_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_ones score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"score_ones\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_tens score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"score_tens\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_hundreds score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"score_hundreds\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address score_display.vhd(47) " "VHDL Process Statement warning at score_display.vhd(47): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[4\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] score_display.vhd(47) " "Inferred latch for \"u_char_address\[5\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[0\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[1\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[2\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[3\] score_display.vhd(47) " "Inferred latch for \"score_hundreds\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[0\] score_display.vhd(47) " "Inferred latch for \"score_tens\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[1\] score_display.vhd(47) " "Inferred latch for \"score_tens\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[2\] score_display.vhd(47) " "Inferred latch for \"score_tens\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[3\] score_display.vhd(47) " "Inferred latch for \"score_tens\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[0\] score_display.vhd(47) " "Inferred latch for \"score_ones\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[1\] score_display.vhd(47) " "Inferred latch for \"score_ones\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[2\] score_display.vhd(47) " "Inferred latch for \"score_ones\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[3\] score_display.vhd(47) " "Inferred latch for \"score_ones\[3\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[0\] score_display.vhd(47) " "Inferred latch for \"u_font_col\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[1\] score_display.vhd(47) " "Inferred latch for \"u_font_col\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[2\] score_display.vhd(47) " "Inferred latch for \"u_font_col\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[0\] score_display.vhd(47) " "Inferred latch for \"u_font_row\[0\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[1\] score_display.vhd(47) " "Inferred latch for \"u_font_row\[1\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[2\] score_display.vhd(47) " "Inferred latch for \"u_font_row\[2\]\" at score_display.vhd(47)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629337 "|flappybird|score_display:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom score_display:inst13\|char_rom:char_rom_inst " "Elaborating entity \"char_rom\" for hierarchy \"score_display:inst13\|char_rom:char_rom_inst\"" {  } { { "../VhdlFiles/score_display.vhd" "char_rom_inst" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../VhdlFiles/char_rom.vhd" "altsyncram_component" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char.mif " "Parameter \"init_file\" = \"char.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859629354 ""}  } { { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859629354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtf1 " "Found entity 1: altsyncram_vtf1" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/altsyncram_vtf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859629410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtf1 score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated " "Elaborating entity \"altsyncram_vtf1\" for hierarchy \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_text static_text:inst14 " "Elaborating entity \"static_text\" for hierarchy \"static_text:inst14\"" {  } { { "flappybird.bdf" "inst14" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 2112 2944 3200 2320 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state static_text.vhd(366) " "VHDL Process Statement warning at static_text.vhd(366): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row static_text.vhd(46) " "VHDL Process Statement warning at static_text.vhd(46): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col static_text.vhd(46) " "VHDL Process Statement warning at static_text.vhd(46): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address static_text.vhd(46) " "VHDL Process Statement warning at static_text.vhd(46): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[0\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[1\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[2\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[3\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[4\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] static_text.vhd(46) " "Inferred latch for \"u_char_address\[5\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] static_text.vhd(46) " "Inferred latch for \"u_f_col\[0\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] static_text.vhd(46) " "Inferred latch for \"u_f_col\[1\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] static_text.vhd(46) " "Inferred latch for \"u_f_col\[2\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] static_text.vhd(46) " "Inferred latch for \"u_f_row\[0\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] static_text.vhd(46) " "Inferred latch for \"u_f_row\[1\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] static_text.vhd(46) " "Inferred latch for \"u_f_row\[2\]\" at static_text.vhd(46)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629437 "|flappybird|static_text:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives_display lives_display:inst57 " "Elaborating entity \"lives_display\" for hierarchy \"lives_display:inst57\"" {  } { { "flappybird.bdf" "inst57" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 2096 2296 2536 2272 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859629458 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(49) " "VHDL Process Statement warning at lives.vhd(49): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(53) " "VHDL Process Statement warning at lives.vhd(53): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(69) " "VHDL Process Statement warning at lives.vhd(69): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(83) " "VHDL Process Statement warning at lives.vhd(83): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_collisions lives.vhd(97) " "VHDL Process Statement warning at lives.vhd(97): signal \"total_collisions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row lives.vhd(47) " "VHDL Process Statement warning at lives.vhd(47): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col lives.vhd(47) " "VHDL Process Statement warning at lives.vhd(47): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address lives.vhd(47) " "VHDL Process Statement warning at lives.vhd(47): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] lives.vhd(47) " "Inferred latch for \"u_char_address\[0\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] lives.vhd(47) " "Inferred latch for \"u_char_address\[1\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] lives.vhd(47) " "Inferred latch for \"u_char_address\[2\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] lives.vhd(47) " "Inferred latch for \"u_char_address\[3\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] lives.vhd(47) " "Inferred latch for \"u_char_address\[4\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] lives.vhd(47) " "Inferred latch for \"u_char_address\[5\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] lives.vhd(47) " "Inferred latch for \"u_f_col\[0\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] lives.vhd(47) " "Inferred latch for \"u_f_col\[1\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] lives.vhd(47) " "Inferred latch for \"u_f_col\[2\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] lives.vhd(47) " "Inferred latch for \"u_f_row\[0\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] lives.vhd(47) " "Inferred latch for \"u_f_row\[1\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] lives.vhd(47) " "Inferred latch for \"u_f_row\[2\]\" at lives.vhd(47)" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859629459 "|flappybird|lives_display:inst15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "powerups:inst11\|speed_control:SPEED_CHANGER\|speed\[1\] " "LATCH primitive \"powerups:inst11\|speed_control:SPEED_CHANGER\|speed\[1\]\" is permanently disabled" {  } { { "../VhdlFiles/level_speed_changer.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/level_speed_changer.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1716859629600 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated\|q_a\[12\] " "Synthesized away node \"ground:inst9\|ground_rom:water\|altsyncram:altsyncram_inst\|altsyncram_76g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_76g1.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/altsyncram_76g1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/ground_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground_rom.vhd" 50 0 0 } } { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/ground.vhd" 37 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1088 1360 1600 1200 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859629601 "|flappybird|ground:inst9|ground_rom:water|altsyncram:altsyncram_inst|altsyncram_76g1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716859629601 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716859629601 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "powerups:inst11\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"powerups:inst11\|Mod1\"" {  } { { "../VhdlFiles/powerups.vhd" "Mod1" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859630627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "powerups:inst11\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"powerups:inst11\|Mod0\"" {  } { { "../VhdlFiles/powerups.vhd" "Mod0" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859630627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Div1\"" {  } { { "../VhdlFiles/score_display.vhd" "Div1" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859630627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Mod2\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod2" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859630627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Mod0\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod0" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859630627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Div0\"" {  } { { "../VhdlFiles/score_display.vhd" "Div0" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859630627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_display:inst13\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_display:inst13\|Mod1\"" {  } { { "../VhdlFiles/score_display.vhd" "Mod1" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859630627 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716859630627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerups:inst11\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"powerups:inst11\|lpm_divide:Mod1\"" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859630676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerups:inst11\|lpm_divide:Mod1 " "Instantiated megafunction \"powerups:inst11\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630676 ""}  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859630676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "powerups:inst11\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"powerups:inst11\|lpm_divide:Mod0\"" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859630776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "powerups:inst11\|lpm_divide:Mod0 " "Instantiated megafunction \"powerups:inst11\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630776 ""}  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/powerups.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859630776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_display:inst13\|lpm_divide:Div1\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859630798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|lpm_divide:Div1 " "Instantiated megafunction \"score_display:inst13\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630798 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859630798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/lpm_divide_9am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gkh " "Found entity 1: sign_div_unsign_gkh" {  } { { "db/sign_div_unsign_gkh.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/sign_div_unsign_gkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5te " "Found entity 1: alt_u_div_5te" {  } { { "db/alt_u_div_5te.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/alt_u_div_5te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"score_display:inst13\|lpm_divide:Mod2\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859630901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|lpm_divide:Mod2 " "Instantiated megafunction \"score_display:inst13\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859630901 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859630901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2m " "Found entity 1: lpm_divide_e2m" {  } { { "db/lpm_divide_e2m.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/lpm_divide_e2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859630987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859630987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_display:inst13\|lpm_divide:Div0\"" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859631023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst13\|lpm_divide:Div0 " "Instantiated megafunction \"score_display:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631023 ""}  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716859631023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/lpm_divide_6am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859631064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859631064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859631085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859631085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716859631107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859631107 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716859631323 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_col\[2\] score_display:inst13\|u_font_col\[2\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_col\[2\]\" merged with LATCH primitive \"score_display:inst13\|u_font_col\[2\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631383 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_col\[1\] score_display:inst13\|u_font_col\[1\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_col\[1\]\" merged with LATCH primitive \"score_display:inst13\|u_font_col\[1\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631383 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_row\[0\] score_display:inst13\|u_font_row\[0\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_row\[0\]\" merged with LATCH primitive \"score_display:inst13\|u_font_row\[0\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631383 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_row\[1\] score_display:inst13\|u_font_row\[1\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_row\[1\]\" merged with LATCH primitive \"score_display:inst13\|u_font_row\[1\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631383 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_row\[2\] score_display:inst13\|u_font_row\[2\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_row\[2\]\" merged with LATCH primitive \"score_display:inst13\|u_font_row\[2\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631383 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lives_display:inst57\|u_f_col\[0\] score_display:inst13\|u_font_col\[0\] " "Duplicate LATCH primitive \"lives_display:inst57\|u_f_col\[0\]\" merged with LATCH primitive \"score_display:inst13\|u_font_col\[0\]\"" {  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716859631383 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1716859631383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_col\[2\] " "Latch static_text:inst14\|u_f_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Menu " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Menu" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_col\[1\] " "Latch static_text:inst14\|u_f_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Menu " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Menu" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_row\[0\] " "Latch static_text:inst14\|u_f_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[0\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_row\[1\] " "Latch static_text:inst14\|u_f_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[1\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_row\[2\] " "Latch static_text:inst14\|u_f_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[2\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[0\] " "Latch static_text:inst14\|u_char_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[1\] " "Latch static_text:inst14\|u_char_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[2\] " "Latch static_text:inst14\|u_char_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[3\] " "Latch static_text:inst14\|u_char_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631385 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[4\] " "Latch static_text:inst14\|u_char_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631386 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_char_address\[5\] " "Latch static_text:inst14\|u_char_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "../VhdlFiles/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/vga_sync.vhd" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631386 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "static_text:inst14\|u_f_col\[0\] " "Latch static_text:inst14\|u_f_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Menu " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Menu" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631386 ""}  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/static_text.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lives_display:inst57\|u_char_address\[5\] " "Latch lives_display:inst57\|u_char_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.Training " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.Training" {  } { { "../VhdlFiles/game_fsm.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716859631386 ""}  } { { "../VhdlFiles/lives.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/lives.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716859631386 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VhdlFiles/mouse.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716859631389 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716859631389 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[9\] bird:inst26\|bird_y_motion\[9\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[9\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[9\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[8\] bird:inst26\|bird_y_motion\[8\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[8\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[8\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[7\] bird:inst26\|bird_y_motion\[7\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[7\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[7\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[6\] bird:inst26\|bird_y_motion\[6\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[6\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[6\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[5\] bird:inst26\|bird_y_motion\[5\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[5\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[5\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[4\] bird:inst26\|bird_y_motion\[4\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[4\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[4\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[3\] bird:inst26\|bird_y_motion\[3\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[3\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[3\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[2\] bird:inst26\|bird_y_motion\[2\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[2\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[2\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[1\] bird:inst26\|bird_y_motion\[1\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[1\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[1\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst26\|bird_y_motion\[0\] bird:inst26\|bird_y_motion\[0\]~_emulated bird:inst26\|bird_y_motion\[9\]~1 " "Register \"bird:inst26\|bird_y_motion\[0\]\" is converted into an equivalent circuit using register \"bird:inst26\|bird_y_motion\[0\]~_emulated\" and latch \"bird:inst26\|bird_y_motion\[9\]~1\"" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/bird.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716859631389 "|flappybird|bird:inst26|bird_y_motion[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1716859631389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 856 3408 3584 872 "LEDR\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716859633039 "|flappybird|LEDR4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716859633039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716859633127 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"score_display:inst13\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/deven/Documents/CleanProject/QuartusFiles/db/altsyncram_vtf1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../VhdlFiles/char_rom.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/char_rom.vhd" 51 0 0 } } { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/deven/Documents/CleanProject/VhdlFiles/score_display.vhd" 37 0 0 } } { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 1840 2952 3208 1984 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859633865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716859633888 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716859633888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716859634146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716859634146 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716859634194 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716859634194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 800 2616 2784 816 "pb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859634279 "|flappybird|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/deven/Documents/CleanProject/QuartusFiles/flappybird.bdf" { { 800 2616 2784 816 "pb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716859634279 "|flappybird|pb[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716859634279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1549 " "Implemented 1549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716859634283 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716859634283 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716859634283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1478 " "Implemented 1478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716859634283 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716859634283 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716859634283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716859634283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716859634315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 13:27:14 2024 " "Processing ended: Tue May 28 13:27:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716859634315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716859634315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716859634315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716859634315 ""}
