|DUT
input_vector[0] => datapath:add_instance.clock
input_vector[1] => datapath:add_instance.reset
output_vector[0] << datapath:add_instance.output_bank[0][0]
output_vector[1] << datapath:add_instance.output_bank[0][1]
output_vector[2] << datapath:add_instance.output_bank[0][2]
output_vector[3] << datapath:add_instance.output_bank[0][3]
output_vector[4] << datapath:add_instance.output_bank[0][4]
output_vector[5] << datapath:add_instance.output_bank[0][5]
output_vector[6] << datapath:add_instance.output_bank[0][6]
output_vector[7] << datapath:add_instance.output_bank[0][7]
output_vector[8] << datapath:add_instance.output_bank[0][8]
output_vector[9] << datapath:add_instance.output_bank[0][9]
output_vector[10] << datapath:add_instance.output_bank[0][10]
output_vector[11] << datapath:add_instance.output_bank[0][11]
output_vector[12] << datapath:add_instance.output_bank[0][12]
output_vector[13] << datapath:add_instance.output_bank[0][13]
output_vector[14] << datapath:add_instance.output_bank[0][14]
output_vector[15] << datapath:add_instance.output_bank[0][15]
output_vector[16] << datapath:add_instance.output_bank[1][0]
output_vector[17] << datapath:add_instance.output_bank[1][1]
output_vector[18] << datapath:add_instance.output_bank[1][2]
output_vector[19] << datapath:add_instance.output_bank[1][3]
output_vector[20] << datapath:add_instance.output_bank[1][4]
output_vector[21] << datapath:add_instance.output_bank[1][5]
output_vector[22] << datapath:add_instance.output_bank[1][6]
output_vector[23] << datapath:add_instance.output_bank[1][7]
output_vector[24] << datapath:add_instance.output_bank[1][8]
output_vector[25] << datapath:add_instance.output_bank[1][9]
output_vector[26] << datapath:add_instance.output_bank[1][10]
output_vector[27] << datapath:add_instance.output_bank[1][11]
output_vector[28] << datapath:add_instance.output_bank[1][12]
output_vector[29] << datapath:add_instance.output_bank[1][13]
output_vector[30] << datapath:add_instance.output_bank[1][14]
output_vector[31] << datapath:add_instance.output_bank[1][15]
output_vector[32] << datapath:add_instance.output_bank[2][0]
output_vector[33] << datapath:add_instance.output_bank[2][1]
output_vector[34] << datapath:add_instance.output_bank[2][2]
output_vector[35] << datapath:add_instance.output_bank[2][3]
output_vector[36] << datapath:add_instance.output_bank[2][4]
output_vector[37] << datapath:add_instance.output_bank[2][5]
output_vector[38] << datapath:add_instance.output_bank[2][6]
output_vector[39] << datapath:add_instance.output_bank[2][7]
output_vector[40] << datapath:add_instance.output_bank[2][8]
output_vector[41] << datapath:add_instance.output_bank[2][9]
output_vector[42] << datapath:add_instance.output_bank[2][10]
output_vector[43] << datapath:add_instance.output_bank[2][11]
output_vector[44] << datapath:add_instance.output_bank[2][12]
output_vector[45] << datapath:add_instance.output_bank[2][13]
output_vector[46] << datapath:add_instance.output_bank[2][14]
output_vector[47] << datapath:add_instance.output_bank[2][15]
output_vector[48] << datapath:add_instance.output_bank[3][0]
output_vector[49] << datapath:add_instance.output_bank[3][1]
output_vector[50] << datapath:add_instance.output_bank[3][2]
output_vector[51] << datapath:add_instance.output_bank[3][3]
output_vector[52] << datapath:add_instance.output_bank[3][4]
output_vector[53] << datapath:add_instance.output_bank[3][5]
output_vector[54] << datapath:add_instance.output_bank[3][6]
output_vector[55] << datapath:add_instance.output_bank[3][7]
output_vector[56] << datapath:add_instance.output_bank[3][8]
output_vector[57] << datapath:add_instance.output_bank[3][9]
output_vector[58] << datapath:add_instance.output_bank[3][10]
output_vector[59] << datapath:add_instance.output_bank[3][11]
output_vector[60] << datapath:add_instance.output_bank[3][12]
output_vector[61] << datapath:add_instance.output_bank[3][13]
output_vector[62] << datapath:add_instance.output_bank[3][14]
output_vector[63] << datapath:add_instance.output_bank[3][15]
output_vector[64] << datapath:add_instance.output_bank[7][0]
output_vector[65] << datapath:add_instance.output_bank[7][1]
output_vector[66] << datapath:add_instance.output_bank[7][2]
output_vector[67] << datapath:add_instance.output_bank[7][3]
output_vector[68] << datapath:add_instance.output_bank[7][4]
output_vector[69] << datapath:add_instance.output_bank[7][5]
output_vector[70] << datapath:add_instance.output_bank[7][6]
output_vector[71] << datapath:add_instance.output_bank[7][7]
output_vector[72] << datapath:add_instance.output_bank[7][8]
output_vector[73] << datapath:add_instance.output_bank[7][9]
output_vector[74] << datapath:add_instance.output_bank[7][10]
output_vector[75] << datapath:add_instance.output_bank[7][11]
output_vector[76] << datapath:add_instance.output_bank[7][12]
output_vector[77] << datapath:add_instance.output_bank[7][13]
output_vector[78] << datapath:add_instance.output_bank[7][14]
output_vector[79] << datapath:add_instance.output_bank[7][15]


|DUT|datapath:add_instance
reset => rst_stall.IN1
reset => flsh_rst.IN1
reset => LUT:LUT_FLUSH.reset
reset => pipe_reg:PC.clr
reset => ram_mem:code_mem.reset
reset => data_mem:data_mem1.reset
reset => staller:stl.reset
reset => registerFile:RF.clear
reset => pipe_EXMEM:EXE_MEM_pipe.clear
reset => pipe_MEMWB:p_mem_wb.clear
clock => LUT:LUT_FLUSH.clk
clock => pipe_reg:PC.clk
clock => ram_mem:code_mem.clock
clock => data_mem:data_mem1.clock
clock => staller:stl.clk
clock => registerFile:RF.clock
clock => pipe_IFD:IF_ID_pipe.clk
clock => pipe_IDRR:ID_RR_pipe.clk
clock => pipe_RREX:RR_EXE_pipe.clk
clock => pipe_EXMEM:EXE_MEM_pipe.clk
clock => pipe_MEMWB:p_mem_wb.clk
output_bank[7][0] <= registerFile:RF.regbank_out[7][0]
output_bank[7][1] <= registerFile:RF.regbank_out[7][1]
output_bank[7][2] <= registerFile:RF.regbank_out[7][2]
output_bank[7][3] <= registerFile:RF.regbank_out[7][3]
output_bank[7][4] <= registerFile:RF.regbank_out[7][4]
output_bank[7][5] <= registerFile:RF.regbank_out[7][5]
output_bank[7][6] <= registerFile:RF.regbank_out[7][6]
output_bank[7][7] <= registerFile:RF.regbank_out[7][7]
output_bank[7][8] <= registerFile:RF.regbank_out[7][8]
output_bank[7][9] <= registerFile:RF.regbank_out[7][9]
output_bank[7][10] <= registerFile:RF.regbank_out[7][10]
output_bank[7][11] <= registerFile:RF.regbank_out[7][11]
output_bank[7][12] <= registerFile:RF.regbank_out[7][12]
output_bank[7][13] <= registerFile:RF.regbank_out[7][13]
output_bank[7][14] <= registerFile:RF.regbank_out[7][14]
output_bank[7][15] <= registerFile:RF.regbank_out[7][15]
output_bank[6][0] <= registerFile:RF.regbank_out[6][0]
output_bank[6][1] <= registerFile:RF.regbank_out[6][1]
output_bank[6][2] <= registerFile:RF.regbank_out[6][2]
output_bank[6][3] <= registerFile:RF.regbank_out[6][3]
output_bank[6][4] <= registerFile:RF.regbank_out[6][4]
output_bank[6][5] <= registerFile:RF.regbank_out[6][5]
output_bank[6][6] <= registerFile:RF.regbank_out[6][6]
output_bank[6][7] <= registerFile:RF.regbank_out[6][7]
output_bank[6][8] <= registerFile:RF.regbank_out[6][8]
output_bank[6][9] <= registerFile:RF.regbank_out[6][9]
output_bank[6][10] <= registerFile:RF.regbank_out[6][10]
output_bank[6][11] <= registerFile:RF.regbank_out[6][11]
output_bank[6][12] <= registerFile:RF.regbank_out[6][12]
output_bank[6][13] <= registerFile:RF.regbank_out[6][13]
output_bank[6][14] <= registerFile:RF.regbank_out[6][14]
output_bank[6][15] <= registerFile:RF.regbank_out[6][15]
output_bank[5][0] <= registerFile:RF.regbank_out[5][0]
output_bank[5][1] <= registerFile:RF.regbank_out[5][1]
output_bank[5][2] <= registerFile:RF.regbank_out[5][2]
output_bank[5][3] <= registerFile:RF.regbank_out[5][3]
output_bank[5][4] <= registerFile:RF.regbank_out[5][4]
output_bank[5][5] <= registerFile:RF.regbank_out[5][5]
output_bank[5][6] <= registerFile:RF.regbank_out[5][6]
output_bank[5][7] <= registerFile:RF.regbank_out[5][7]
output_bank[5][8] <= registerFile:RF.regbank_out[5][8]
output_bank[5][9] <= registerFile:RF.regbank_out[5][9]
output_bank[5][10] <= registerFile:RF.regbank_out[5][10]
output_bank[5][11] <= registerFile:RF.regbank_out[5][11]
output_bank[5][12] <= registerFile:RF.regbank_out[5][12]
output_bank[5][13] <= registerFile:RF.regbank_out[5][13]
output_bank[5][14] <= registerFile:RF.regbank_out[5][14]
output_bank[5][15] <= registerFile:RF.regbank_out[5][15]
output_bank[4][0] <= registerFile:RF.regbank_out[4][0]
output_bank[4][1] <= registerFile:RF.regbank_out[4][1]
output_bank[4][2] <= registerFile:RF.regbank_out[4][2]
output_bank[4][3] <= registerFile:RF.regbank_out[4][3]
output_bank[4][4] <= registerFile:RF.regbank_out[4][4]
output_bank[4][5] <= registerFile:RF.regbank_out[4][5]
output_bank[4][6] <= registerFile:RF.regbank_out[4][6]
output_bank[4][7] <= registerFile:RF.regbank_out[4][7]
output_bank[4][8] <= registerFile:RF.regbank_out[4][8]
output_bank[4][9] <= registerFile:RF.regbank_out[4][9]
output_bank[4][10] <= registerFile:RF.regbank_out[4][10]
output_bank[4][11] <= registerFile:RF.regbank_out[4][11]
output_bank[4][12] <= registerFile:RF.regbank_out[4][12]
output_bank[4][13] <= registerFile:RF.regbank_out[4][13]
output_bank[4][14] <= registerFile:RF.regbank_out[4][14]
output_bank[4][15] <= registerFile:RF.regbank_out[4][15]
output_bank[3][0] <= registerFile:RF.regbank_out[3][0]
output_bank[3][1] <= registerFile:RF.regbank_out[3][1]
output_bank[3][2] <= registerFile:RF.regbank_out[3][2]
output_bank[3][3] <= registerFile:RF.regbank_out[3][3]
output_bank[3][4] <= registerFile:RF.regbank_out[3][4]
output_bank[3][5] <= registerFile:RF.regbank_out[3][5]
output_bank[3][6] <= registerFile:RF.regbank_out[3][6]
output_bank[3][7] <= registerFile:RF.regbank_out[3][7]
output_bank[3][8] <= registerFile:RF.regbank_out[3][8]
output_bank[3][9] <= registerFile:RF.regbank_out[3][9]
output_bank[3][10] <= registerFile:RF.regbank_out[3][10]
output_bank[3][11] <= registerFile:RF.regbank_out[3][11]
output_bank[3][12] <= registerFile:RF.regbank_out[3][12]
output_bank[3][13] <= registerFile:RF.regbank_out[3][13]
output_bank[3][14] <= registerFile:RF.regbank_out[3][14]
output_bank[3][15] <= registerFile:RF.regbank_out[3][15]
output_bank[2][0] <= registerFile:RF.regbank_out[2][0]
output_bank[2][1] <= registerFile:RF.regbank_out[2][1]
output_bank[2][2] <= registerFile:RF.regbank_out[2][2]
output_bank[2][3] <= registerFile:RF.regbank_out[2][3]
output_bank[2][4] <= registerFile:RF.regbank_out[2][4]
output_bank[2][5] <= registerFile:RF.regbank_out[2][5]
output_bank[2][6] <= registerFile:RF.regbank_out[2][6]
output_bank[2][7] <= registerFile:RF.regbank_out[2][7]
output_bank[2][8] <= registerFile:RF.regbank_out[2][8]
output_bank[2][9] <= registerFile:RF.regbank_out[2][9]
output_bank[2][10] <= registerFile:RF.regbank_out[2][10]
output_bank[2][11] <= registerFile:RF.regbank_out[2][11]
output_bank[2][12] <= registerFile:RF.regbank_out[2][12]
output_bank[2][13] <= registerFile:RF.regbank_out[2][13]
output_bank[2][14] <= registerFile:RF.regbank_out[2][14]
output_bank[2][15] <= registerFile:RF.regbank_out[2][15]
output_bank[1][0] <= registerFile:RF.regbank_out[1][0]
output_bank[1][1] <= registerFile:RF.regbank_out[1][1]
output_bank[1][2] <= registerFile:RF.regbank_out[1][2]
output_bank[1][3] <= registerFile:RF.regbank_out[1][3]
output_bank[1][4] <= registerFile:RF.regbank_out[1][4]
output_bank[1][5] <= registerFile:RF.regbank_out[1][5]
output_bank[1][6] <= registerFile:RF.regbank_out[1][6]
output_bank[1][7] <= registerFile:RF.regbank_out[1][7]
output_bank[1][8] <= registerFile:RF.regbank_out[1][8]
output_bank[1][9] <= registerFile:RF.regbank_out[1][9]
output_bank[1][10] <= registerFile:RF.regbank_out[1][10]
output_bank[1][11] <= registerFile:RF.regbank_out[1][11]
output_bank[1][12] <= registerFile:RF.regbank_out[1][12]
output_bank[1][13] <= registerFile:RF.regbank_out[1][13]
output_bank[1][14] <= registerFile:RF.regbank_out[1][14]
output_bank[1][15] <= registerFile:RF.regbank_out[1][15]
output_bank[0][0] <= registerFile:RF.regbank_out[0][0]
output_bank[0][1] <= registerFile:RF.regbank_out[0][1]
output_bank[0][2] <= registerFile:RF.regbank_out[0][2]
output_bank[0][3] <= registerFile:RF.regbank_out[0][3]
output_bank[0][4] <= registerFile:RF.regbank_out[0][4]
output_bank[0][5] <= registerFile:RF.regbank_out[0][5]
output_bank[0][6] <= registerFile:RF.regbank_out[0][6]
output_bank[0][7] <= registerFile:RF.regbank_out[0][7]
output_bank[0][8] <= registerFile:RF.regbank_out[0][8]
output_bank[0][9] <= registerFile:RF.regbank_out[0][9]
output_bank[0][10] <= registerFile:RF.regbank_out[0][10]
output_bank[0][11] <= registerFile:RF.regbank_out[0][11]
output_bank[0][12] <= registerFile:RF.regbank_out[0][12]
output_bank[0][13] <= registerFile:RF.regbank_out[0][13]
output_bank[0][14] <= registerFile:RF.regbank_out[0][14]
output_bank[0][15] <= registerFile:RF.regbank_out[0][15]


|DUT|datapath:add_instance|LUT:LUT_FLUSH
IF_M1_OUT[0] => Equal1.IN15
IF_M1_OUT[0] => Equal2.IN15
IF_M1_OUT[0] => Equal3.IN15
IF_M1_OUT[0] => Equal4.IN15
IF_M1_OUT[0] => Equal5.IN15
IF_M1_OUT[0] => Equal6.IN15
IF_M1_OUT[0] => Equal7.IN15
IF_M1_OUT[0] => Equal8.IN15
IF_M1_OUT[1] => Equal1.IN14
IF_M1_OUT[1] => Equal2.IN14
IF_M1_OUT[1] => Equal3.IN14
IF_M1_OUT[1] => Equal4.IN14
IF_M1_OUT[1] => Equal5.IN14
IF_M1_OUT[1] => Equal6.IN14
IF_M1_OUT[1] => Equal7.IN14
IF_M1_OUT[1] => Equal8.IN14
IF_M1_OUT[2] => Equal1.IN13
IF_M1_OUT[2] => Equal2.IN13
IF_M1_OUT[2] => Equal3.IN13
IF_M1_OUT[2] => Equal4.IN13
IF_M1_OUT[2] => Equal5.IN13
IF_M1_OUT[2] => Equal6.IN13
IF_M1_OUT[2] => Equal7.IN13
IF_M1_OUT[2] => Equal8.IN13
IF_M1_OUT[3] => Equal1.IN12
IF_M1_OUT[3] => Equal2.IN12
IF_M1_OUT[3] => Equal3.IN12
IF_M1_OUT[3] => Equal4.IN12
IF_M1_OUT[3] => Equal5.IN12
IF_M1_OUT[3] => Equal6.IN12
IF_M1_OUT[3] => Equal7.IN12
IF_M1_OUT[3] => Equal8.IN12
IF_M1_OUT[4] => Equal1.IN11
IF_M1_OUT[4] => Equal2.IN11
IF_M1_OUT[4] => Equal3.IN11
IF_M1_OUT[4] => Equal4.IN11
IF_M1_OUT[4] => Equal5.IN11
IF_M1_OUT[4] => Equal6.IN11
IF_M1_OUT[4] => Equal7.IN11
IF_M1_OUT[4] => Equal8.IN11
IF_M1_OUT[5] => Equal1.IN10
IF_M1_OUT[5] => Equal2.IN10
IF_M1_OUT[5] => Equal3.IN10
IF_M1_OUT[5] => Equal4.IN10
IF_M1_OUT[5] => Equal5.IN10
IF_M1_OUT[5] => Equal6.IN10
IF_M1_OUT[5] => Equal7.IN10
IF_M1_OUT[5] => Equal8.IN10
IF_M1_OUT[6] => Equal1.IN9
IF_M1_OUT[6] => Equal2.IN9
IF_M1_OUT[6] => Equal3.IN9
IF_M1_OUT[6] => Equal4.IN9
IF_M1_OUT[6] => Equal5.IN9
IF_M1_OUT[6] => Equal6.IN9
IF_M1_OUT[6] => Equal7.IN9
IF_M1_OUT[6] => Equal8.IN9
IF_M1_OUT[7] => Equal1.IN8
IF_M1_OUT[7] => Equal2.IN8
IF_M1_OUT[7] => Equal3.IN8
IF_M1_OUT[7] => Equal4.IN8
IF_M1_OUT[7] => Equal5.IN8
IF_M1_OUT[7] => Equal6.IN8
IF_M1_OUT[7] => Equal7.IN8
IF_M1_OUT[7] => Equal8.IN8
IF_M1_OUT[8] => Equal1.IN7
IF_M1_OUT[8] => Equal2.IN7
IF_M1_OUT[8] => Equal3.IN7
IF_M1_OUT[8] => Equal4.IN7
IF_M1_OUT[8] => Equal5.IN7
IF_M1_OUT[8] => Equal6.IN7
IF_M1_OUT[8] => Equal7.IN7
IF_M1_OUT[8] => Equal8.IN7
IF_M1_OUT[9] => Equal1.IN6
IF_M1_OUT[9] => Equal2.IN6
IF_M1_OUT[9] => Equal3.IN6
IF_M1_OUT[9] => Equal4.IN6
IF_M1_OUT[9] => Equal5.IN6
IF_M1_OUT[9] => Equal6.IN6
IF_M1_OUT[9] => Equal7.IN6
IF_M1_OUT[9] => Equal8.IN6
IF_M1_OUT[10] => Equal1.IN5
IF_M1_OUT[10] => Equal2.IN5
IF_M1_OUT[10] => Equal3.IN5
IF_M1_OUT[10] => Equal4.IN5
IF_M1_OUT[10] => Equal5.IN5
IF_M1_OUT[10] => Equal6.IN5
IF_M1_OUT[10] => Equal7.IN5
IF_M1_OUT[10] => Equal8.IN5
IF_M1_OUT[11] => Equal1.IN4
IF_M1_OUT[11] => Equal2.IN4
IF_M1_OUT[11] => Equal3.IN4
IF_M1_OUT[11] => Equal4.IN4
IF_M1_OUT[11] => Equal5.IN4
IF_M1_OUT[11] => Equal6.IN4
IF_M1_OUT[11] => Equal7.IN4
IF_M1_OUT[11] => Equal8.IN4
IF_M1_OUT[12] => Equal1.IN3
IF_M1_OUT[12] => Equal2.IN3
IF_M1_OUT[12] => Equal3.IN3
IF_M1_OUT[12] => Equal4.IN3
IF_M1_OUT[12] => Equal5.IN3
IF_M1_OUT[12] => Equal6.IN3
IF_M1_OUT[12] => Equal7.IN3
IF_M1_OUT[12] => Equal8.IN3
IF_M1_OUT[13] => Equal1.IN2
IF_M1_OUT[13] => Equal2.IN2
IF_M1_OUT[13] => Equal3.IN2
IF_M1_OUT[13] => Equal4.IN2
IF_M1_OUT[13] => Equal5.IN2
IF_M1_OUT[13] => Equal6.IN2
IF_M1_OUT[13] => Equal7.IN2
IF_M1_OUT[13] => Equal8.IN2
IF_M1_OUT[14] => Equal1.IN1
IF_M1_OUT[14] => Equal2.IN1
IF_M1_OUT[14] => Equal3.IN1
IF_M1_OUT[14] => Equal4.IN1
IF_M1_OUT[14] => Equal5.IN1
IF_M1_OUT[14] => Equal6.IN1
IF_M1_OUT[14] => Equal7.IN1
IF_M1_OUT[14] => Equal8.IN1
IF_M1_OUT[15] => Equal1.IN0
IF_M1_OUT[15] => Equal2.IN0
IF_M1_OUT[15] => Equal3.IN0
IF_M1_OUT[15] => Equal4.IN0
IF_M1_OUT[15] => Equal5.IN0
IF_M1_OUT[15] => Equal6.IN0
IF_M1_OUT[15] => Equal7.IN0
IF_M1_OUT[15] => Equal8.IN0
PC_EXE[0] => Equal9.IN15
PC_EXE[0] => Equal10.IN15
PC_EXE[0] => Equal11.IN15
PC_EXE[0] => Equal12.IN15
PC_EXE[0] => Equal13.IN15
PC_EXE[0] => Equal14.IN15
PC_EXE[0] => Equal15.IN15
PC_EXE[0] => Equal16.IN15
PC_EXE[0] => CA[6][0].DATAIN
PC_EXE[0] => CA[7][0].DATAIN
PC_EXE[0] => CA[5][0].DATAIN
PC_EXE[0] => CA[4][0].DATAIN
PC_EXE[0] => CA[3][0].DATAIN
PC_EXE[0] => CA[2][0].DATAIN
PC_EXE[0] => CA[1][0].DATAIN
PC_EXE[0] => CA[0][0].DATAIN
PC_EXE[1] => Equal9.IN14
PC_EXE[1] => Equal10.IN14
PC_EXE[1] => Equal11.IN14
PC_EXE[1] => Equal12.IN14
PC_EXE[1] => Equal13.IN14
PC_EXE[1] => Equal14.IN14
PC_EXE[1] => Equal15.IN14
PC_EXE[1] => Equal16.IN14
PC_EXE[1] => CA[6][1].DATAIN
PC_EXE[1] => CA[7][1].DATAIN
PC_EXE[1] => CA[5][1].DATAIN
PC_EXE[1] => CA[4][1].DATAIN
PC_EXE[1] => CA[3][1].DATAIN
PC_EXE[1] => CA[2][1].DATAIN
PC_EXE[1] => CA[1][1].DATAIN
PC_EXE[1] => CA[0][1].DATAIN
PC_EXE[2] => Equal9.IN13
PC_EXE[2] => Equal10.IN13
PC_EXE[2] => Equal11.IN13
PC_EXE[2] => Equal12.IN13
PC_EXE[2] => Equal13.IN13
PC_EXE[2] => Equal14.IN13
PC_EXE[2] => Equal15.IN13
PC_EXE[2] => Equal16.IN13
PC_EXE[2] => CA[6][2].DATAIN
PC_EXE[2] => CA[7][2].DATAIN
PC_EXE[2] => CA[5][2].DATAIN
PC_EXE[2] => CA[4][2].DATAIN
PC_EXE[2] => CA[3][2].DATAIN
PC_EXE[2] => CA[2][2].DATAIN
PC_EXE[2] => CA[1][2].DATAIN
PC_EXE[2] => CA[0][2].DATAIN
PC_EXE[3] => Equal9.IN12
PC_EXE[3] => Equal10.IN12
PC_EXE[3] => Equal11.IN12
PC_EXE[3] => Equal12.IN12
PC_EXE[3] => Equal13.IN12
PC_EXE[3] => Equal14.IN12
PC_EXE[3] => Equal15.IN12
PC_EXE[3] => Equal16.IN12
PC_EXE[3] => CA[6][3].DATAIN
PC_EXE[3] => CA[7][3].DATAIN
PC_EXE[3] => CA[5][3].DATAIN
PC_EXE[3] => CA[4][3].DATAIN
PC_EXE[3] => CA[3][3].DATAIN
PC_EXE[3] => CA[2][3].DATAIN
PC_EXE[3] => CA[1][3].DATAIN
PC_EXE[3] => CA[0][3].DATAIN
PC_EXE[4] => Equal9.IN11
PC_EXE[4] => Equal10.IN11
PC_EXE[4] => Equal11.IN11
PC_EXE[4] => Equal12.IN11
PC_EXE[4] => Equal13.IN11
PC_EXE[4] => Equal14.IN11
PC_EXE[4] => Equal15.IN11
PC_EXE[4] => Equal16.IN11
PC_EXE[4] => CA[6][4].DATAIN
PC_EXE[4] => CA[7][4].DATAIN
PC_EXE[4] => CA[5][4].DATAIN
PC_EXE[4] => CA[4][4].DATAIN
PC_EXE[4] => CA[3][4].DATAIN
PC_EXE[4] => CA[2][4].DATAIN
PC_EXE[4] => CA[1][4].DATAIN
PC_EXE[4] => CA[0][4].DATAIN
PC_EXE[5] => Equal9.IN10
PC_EXE[5] => Equal10.IN10
PC_EXE[5] => Equal11.IN10
PC_EXE[5] => Equal12.IN10
PC_EXE[5] => Equal13.IN10
PC_EXE[5] => Equal14.IN10
PC_EXE[5] => Equal15.IN10
PC_EXE[5] => Equal16.IN10
PC_EXE[5] => CA[7][5].DATAIN
PC_EXE[5] => CA[6][5].DATAIN
PC_EXE[5] => CA[5][5].DATAIN
PC_EXE[5] => CA[4][5].DATAIN
PC_EXE[5] => CA[3][5].DATAIN
PC_EXE[5] => CA[2][5].DATAIN
PC_EXE[5] => CA[1][5].DATAIN
PC_EXE[5] => CA[0][5].DATAIN
PC_EXE[6] => Equal9.IN9
PC_EXE[6] => Equal10.IN9
PC_EXE[6] => Equal11.IN9
PC_EXE[6] => Equal12.IN9
PC_EXE[6] => Equal13.IN9
PC_EXE[6] => Equal14.IN9
PC_EXE[6] => Equal15.IN9
PC_EXE[6] => Equal16.IN9
PC_EXE[6] => CA[7][6].DATAIN
PC_EXE[6] => CA[6][6].DATAIN
PC_EXE[6] => CA[5][6].DATAIN
PC_EXE[6] => CA[4][6].DATAIN
PC_EXE[6] => CA[3][6].DATAIN
PC_EXE[6] => CA[2][6].DATAIN
PC_EXE[6] => CA[1][6].DATAIN
PC_EXE[6] => CA[0][6].DATAIN
PC_EXE[7] => Equal9.IN8
PC_EXE[7] => Equal10.IN8
PC_EXE[7] => Equal11.IN8
PC_EXE[7] => Equal12.IN8
PC_EXE[7] => Equal13.IN8
PC_EXE[7] => Equal14.IN8
PC_EXE[7] => Equal15.IN8
PC_EXE[7] => Equal16.IN8
PC_EXE[7] => CA[7][7].DATAIN
PC_EXE[7] => CA[6][7].DATAIN
PC_EXE[7] => CA[5][7].DATAIN
PC_EXE[7] => CA[4][7].DATAIN
PC_EXE[7] => CA[3][7].DATAIN
PC_EXE[7] => CA[2][7].DATAIN
PC_EXE[7] => CA[1][7].DATAIN
PC_EXE[7] => CA[0][7].DATAIN
PC_EXE[8] => Equal9.IN7
PC_EXE[8] => Equal10.IN7
PC_EXE[8] => Equal11.IN7
PC_EXE[8] => Equal12.IN7
PC_EXE[8] => Equal13.IN7
PC_EXE[8] => Equal14.IN7
PC_EXE[8] => Equal15.IN7
PC_EXE[8] => Equal16.IN7
PC_EXE[8] => CA[7][8].DATAIN
PC_EXE[8] => CA[6][8].DATAIN
PC_EXE[8] => CA[5][8].DATAIN
PC_EXE[8] => CA[4][8].DATAIN
PC_EXE[8] => CA[3][8].DATAIN
PC_EXE[8] => CA[2][8].DATAIN
PC_EXE[8] => CA[1][8].DATAIN
PC_EXE[8] => CA[0][8].DATAIN
PC_EXE[9] => Equal9.IN6
PC_EXE[9] => Equal10.IN6
PC_EXE[9] => Equal11.IN6
PC_EXE[9] => Equal12.IN6
PC_EXE[9] => Equal13.IN6
PC_EXE[9] => Equal14.IN6
PC_EXE[9] => Equal15.IN6
PC_EXE[9] => Equal16.IN6
PC_EXE[9] => CA[7][9].DATAIN
PC_EXE[9] => CA[6][9].DATAIN
PC_EXE[9] => CA[5][9].DATAIN
PC_EXE[9] => CA[4][9].DATAIN
PC_EXE[9] => CA[3][9].DATAIN
PC_EXE[9] => CA[2][9].DATAIN
PC_EXE[9] => CA[1][9].DATAIN
PC_EXE[9] => CA[0][9].DATAIN
PC_EXE[10] => Equal9.IN5
PC_EXE[10] => Equal10.IN5
PC_EXE[10] => Equal11.IN5
PC_EXE[10] => Equal12.IN5
PC_EXE[10] => Equal13.IN5
PC_EXE[10] => Equal14.IN5
PC_EXE[10] => Equal15.IN5
PC_EXE[10] => Equal16.IN5
PC_EXE[10] => CA[7][10].DATAIN
PC_EXE[10] => CA[6][10].DATAIN
PC_EXE[10] => CA[5][10].DATAIN
PC_EXE[10] => CA[4][10].DATAIN
PC_EXE[10] => CA[3][10].DATAIN
PC_EXE[10] => CA[2][10].DATAIN
PC_EXE[10] => CA[1][10].DATAIN
PC_EXE[10] => CA[0][10].DATAIN
PC_EXE[11] => Equal9.IN4
PC_EXE[11] => Equal10.IN4
PC_EXE[11] => Equal11.IN4
PC_EXE[11] => Equal12.IN4
PC_EXE[11] => Equal13.IN4
PC_EXE[11] => Equal14.IN4
PC_EXE[11] => Equal15.IN4
PC_EXE[11] => Equal16.IN4
PC_EXE[11] => CA[7][11].DATAIN
PC_EXE[11] => CA[6][11].DATAIN
PC_EXE[11] => CA[5][11].DATAIN
PC_EXE[11] => CA[4][11].DATAIN
PC_EXE[11] => CA[3][11].DATAIN
PC_EXE[11] => CA[2][11].DATAIN
PC_EXE[11] => CA[1][11].DATAIN
PC_EXE[11] => CA[0][11].DATAIN
PC_EXE[12] => Equal9.IN3
PC_EXE[12] => Equal10.IN3
PC_EXE[12] => Equal11.IN3
PC_EXE[12] => Equal12.IN3
PC_EXE[12] => Equal13.IN3
PC_EXE[12] => Equal14.IN3
PC_EXE[12] => Equal15.IN3
PC_EXE[12] => Equal16.IN3
PC_EXE[12] => CA[7][12].DATAIN
PC_EXE[12] => CA[6][12].DATAIN
PC_EXE[12] => CA[5][12].DATAIN
PC_EXE[12] => CA[4][12].DATAIN
PC_EXE[12] => CA[3][12].DATAIN
PC_EXE[12] => CA[2][12].DATAIN
PC_EXE[12] => CA[1][12].DATAIN
PC_EXE[12] => CA[0][12].DATAIN
PC_EXE[13] => Equal9.IN2
PC_EXE[13] => Equal10.IN2
PC_EXE[13] => Equal11.IN2
PC_EXE[13] => Equal12.IN2
PC_EXE[13] => Equal13.IN2
PC_EXE[13] => Equal14.IN2
PC_EXE[13] => Equal15.IN2
PC_EXE[13] => Equal16.IN2
PC_EXE[13] => CA[7][13].DATAIN
PC_EXE[13] => CA[6][13].DATAIN
PC_EXE[13] => CA[5][13].DATAIN
PC_EXE[13] => CA[4][13].DATAIN
PC_EXE[13] => CA[3][13].DATAIN
PC_EXE[13] => CA[2][13].DATAIN
PC_EXE[13] => CA[1][13].DATAIN
PC_EXE[13] => CA[0][13].DATAIN
PC_EXE[14] => Equal9.IN1
PC_EXE[14] => Equal10.IN1
PC_EXE[14] => Equal11.IN1
PC_EXE[14] => Equal12.IN1
PC_EXE[14] => Equal13.IN1
PC_EXE[14] => Equal14.IN1
PC_EXE[14] => Equal15.IN1
PC_EXE[14] => Equal16.IN1
PC_EXE[14] => CA[7][14].DATAIN
PC_EXE[14] => CA[6][14].DATAIN
PC_EXE[14] => CA[5][14].DATAIN
PC_EXE[14] => CA[4][14].DATAIN
PC_EXE[14] => CA[3][14].DATAIN
PC_EXE[14] => CA[2][14].DATAIN
PC_EXE[14] => CA[1][14].DATAIN
PC_EXE[14] => CA[0][14].DATAIN
PC_EXE[15] => Equal9.IN0
PC_EXE[15] => Equal10.IN0
PC_EXE[15] => Equal11.IN0
PC_EXE[15] => Equal12.IN0
PC_EXE[15] => Equal13.IN0
PC_EXE[15] => Equal14.IN0
PC_EXE[15] => Equal15.IN0
PC_EXE[15] => Equal16.IN0
PC_EXE[15] => CA[7][15].DATAIN
PC_EXE[15] => CA[6][15].DATAIN
PC_EXE[15] => CA[5][15].DATAIN
PC_EXE[15] => CA[4][15].DATAIN
PC_EXE[15] => CA[3][15].DATAIN
PC_EXE[15] => CA[2][15].DATAIN
PC_EXE[15] => CA[1][15].DATAIN
PC_EXE[15] => CA[0][15].DATAIN
PC_PRED[0] => Equal0.IN15
PC_PRED[0] => BA[7][0].DATAIN
PC_PRED[0] => BA[6][0].DATAIN
PC_PRED[0] => BA[5][0].DATAIN
PC_PRED[0] => BA[4][0].DATAIN
PC_PRED[0] => BA[3][0].DATAIN
PC_PRED[0] => BA[2][0].DATAIN
PC_PRED[0] => BA[0][0].DATAIN
PC_PRED[0] => BA[1][0].DATAIN
PC_PRED[1] => Equal0.IN14
PC_PRED[1] => BA[7][1].DATAIN
PC_PRED[1] => BA[6][1].DATAIN
PC_PRED[1] => BA[5][1].DATAIN
PC_PRED[1] => BA[4][1].DATAIN
PC_PRED[1] => BA[3][1].DATAIN
PC_PRED[1] => BA[2][1].DATAIN
PC_PRED[1] => BA[0][1].DATAIN
PC_PRED[1] => BA[1][1].DATAIN
PC_PRED[2] => Equal0.IN13
PC_PRED[2] => BA[7][2].DATAIN
PC_PRED[2] => BA[6][2].DATAIN
PC_PRED[2] => BA[5][2].DATAIN
PC_PRED[2] => BA[4][2].DATAIN
PC_PRED[2] => BA[3][2].DATAIN
PC_PRED[2] => BA[2][2].DATAIN
PC_PRED[2] => BA[0][2].DATAIN
PC_PRED[2] => BA[1][2].DATAIN
PC_PRED[3] => Equal0.IN12
PC_PRED[3] => BA[7][3].DATAIN
PC_PRED[3] => BA[6][3].DATAIN
PC_PRED[3] => BA[5][3].DATAIN
PC_PRED[3] => BA[4][3].DATAIN
PC_PRED[3] => BA[3][3].DATAIN
PC_PRED[3] => BA[2][3].DATAIN
PC_PRED[3] => BA[0][3].DATAIN
PC_PRED[3] => BA[1][3].DATAIN
PC_PRED[4] => Equal0.IN11
PC_PRED[4] => BA[7][4].DATAIN
PC_PRED[4] => BA[6][4].DATAIN
PC_PRED[4] => BA[5][4].DATAIN
PC_PRED[4] => BA[4][4].DATAIN
PC_PRED[4] => BA[3][4].DATAIN
PC_PRED[4] => BA[2][4].DATAIN
PC_PRED[4] => BA[0][4].DATAIN
PC_PRED[4] => BA[1][4].DATAIN
PC_PRED[5] => Equal0.IN10
PC_PRED[5] => BA[7][5].DATAIN
PC_PRED[5] => BA[6][5].DATAIN
PC_PRED[5] => BA[5][5].DATAIN
PC_PRED[5] => BA[4][5].DATAIN
PC_PRED[5] => BA[3][5].DATAIN
PC_PRED[5] => BA[2][5].DATAIN
PC_PRED[5] => BA[0][5].DATAIN
PC_PRED[5] => BA[1][5].DATAIN
PC_PRED[6] => Equal0.IN9
PC_PRED[6] => BA[7][6].DATAIN
PC_PRED[6] => BA[6][6].DATAIN
PC_PRED[6] => BA[5][6].DATAIN
PC_PRED[6] => BA[4][6].DATAIN
PC_PRED[6] => BA[3][6].DATAIN
PC_PRED[6] => BA[2][6].DATAIN
PC_PRED[6] => BA[0][6].DATAIN
PC_PRED[6] => BA[1][6].DATAIN
PC_PRED[7] => Equal0.IN8
PC_PRED[7] => BA[7][7].DATAIN
PC_PRED[7] => BA[6][7].DATAIN
PC_PRED[7] => BA[5][7].DATAIN
PC_PRED[7] => BA[4][7].DATAIN
PC_PRED[7] => BA[3][7].DATAIN
PC_PRED[7] => BA[2][7].DATAIN
PC_PRED[7] => BA[0][7].DATAIN
PC_PRED[7] => BA[1][7].DATAIN
PC_PRED[8] => Equal0.IN7
PC_PRED[8] => BA[7][8].DATAIN
PC_PRED[8] => BA[6][8].DATAIN
PC_PRED[8] => BA[5][8].DATAIN
PC_PRED[8] => BA[4][8].DATAIN
PC_PRED[8] => BA[3][8].DATAIN
PC_PRED[8] => BA[2][8].DATAIN
PC_PRED[8] => BA[0][8].DATAIN
PC_PRED[8] => BA[1][8].DATAIN
PC_PRED[9] => Equal0.IN6
PC_PRED[9] => BA[7][9].DATAIN
PC_PRED[9] => BA[6][9].DATAIN
PC_PRED[9] => BA[5][9].DATAIN
PC_PRED[9] => BA[4][9].DATAIN
PC_PRED[9] => BA[3][9].DATAIN
PC_PRED[9] => BA[2][9].DATAIN
PC_PRED[9] => BA[0][9].DATAIN
PC_PRED[9] => BA[1][9].DATAIN
PC_PRED[10] => Equal0.IN5
PC_PRED[10] => BA[7][10].DATAIN
PC_PRED[10] => BA[6][10].DATAIN
PC_PRED[10] => BA[5][10].DATAIN
PC_PRED[10] => BA[4][10].DATAIN
PC_PRED[10] => BA[3][10].DATAIN
PC_PRED[10] => BA[2][10].DATAIN
PC_PRED[10] => BA[0][10].DATAIN
PC_PRED[10] => BA[1][10].DATAIN
PC_PRED[11] => Equal0.IN4
PC_PRED[11] => BA[7][11].DATAIN
PC_PRED[11] => BA[6][11].DATAIN
PC_PRED[11] => BA[5][11].DATAIN
PC_PRED[11] => BA[4][11].DATAIN
PC_PRED[11] => BA[3][11].DATAIN
PC_PRED[11] => BA[2][11].DATAIN
PC_PRED[11] => BA[0][11].DATAIN
PC_PRED[11] => BA[1][11].DATAIN
PC_PRED[12] => Equal0.IN3
PC_PRED[12] => BA[7][12].DATAIN
PC_PRED[12] => BA[6][12].DATAIN
PC_PRED[12] => BA[5][12].DATAIN
PC_PRED[12] => BA[4][12].DATAIN
PC_PRED[12] => BA[3][12].DATAIN
PC_PRED[12] => BA[2][12].DATAIN
PC_PRED[12] => BA[0][12].DATAIN
PC_PRED[12] => BA[1][12].DATAIN
PC_PRED[13] => Equal0.IN2
PC_PRED[13] => BA[7][13].DATAIN
PC_PRED[13] => BA[6][13].DATAIN
PC_PRED[13] => BA[5][13].DATAIN
PC_PRED[13] => BA[4][13].DATAIN
PC_PRED[13] => BA[3][13].DATAIN
PC_PRED[13] => BA[2][13].DATAIN
PC_PRED[13] => BA[0][13].DATAIN
PC_PRED[13] => BA[1][13].DATAIN
PC_PRED[14] => Equal0.IN1
PC_PRED[14] => BA[7][14].DATAIN
PC_PRED[14] => BA[6][14].DATAIN
PC_PRED[14] => BA[5][14].DATAIN
PC_PRED[14] => BA[4][14].DATAIN
PC_PRED[14] => BA[3][14].DATAIN
PC_PRED[14] => BA[2][14].DATAIN
PC_PRED[14] => BA[0][14].DATAIN
PC_PRED[14] => BA[1][14].DATAIN
PC_PRED[15] => Equal0.IN0
PC_PRED[15] => BA[7][15].DATAIN
PC_PRED[15] => BA[6][15].DATAIN
PC_PRED[15] => BA[5][15].DATAIN
PC_PRED[15] => BA[4][15].DATAIN
PC_PRED[15] => BA[3][15].DATAIN
PC_PRED[15] => BA[2][15].DATAIN
PC_PRED[15] => BA[0][15].DATAIN
PC_PRED[15] => BA[1][15].DATAIN
PC_RR[0] => Equal0.IN31
PC_RR[1] => Equal0.IN30
PC_RR[2] => Equal0.IN29
PC_RR[3] => Equal0.IN28
PC_RR[4] => Equal0.IN27
PC_RR[5] => Equal0.IN26
PC_RR[6] => Equal0.IN25
PC_RR[7] => Equal0.IN24
PC_RR[8] => Equal0.IN23
PC_RR[9] => Equal0.IN22
PC_RR[10] => Equal0.IN21
PC_RR[11] => Equal0.IN20
PC_RR[12] => Equal0.IN19
PC_RR[13] => Equal0.IN18
PC_RR[14] => Equal0.IN17
PC_RR[15] => Equal0.IN16
clk => ~NO_FANOUT~
reset => v[0].ACLR
reset => v[1].ACLR
reset => v[2].ACLR
reset => v[3].ACLR
reset => v[4].ACLR
reset => v[5].ACLR
reset => v[6].ACLR
reset => v[7].ACLR
RR_EX_valid => v[5].IN1
RR_EX_valid => v[4].IN1
RR_EX_valid => v[3].IN1
RR_EX_valid => v[2].IN1
RR_EX_valid => v[1].IN1
RR_EX_valid => v[0].IN1
RR_EX_valid => CA[7][15].IN1
RR_EX_valid => CA[6][3].IN1
RR_EX_valid => BA[7][0].IN1
RR_EX_valid => BA[6][0].IN1
RR_EX_valid => BA[5][0].IN1
RR_EX_valid => BA[4][0].IN1
RR_EX_valid => BA[3][0].IN1
RR_EX_valid => BA[2][0].IN1
RR_EX_valid => BA[1][0].IN1
RR_EX_valid => BA[0][0].IN1
match <= <GND>
fush <= <GND>
Branch_addr[0] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[1] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[2] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[3] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[4] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[5] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[6] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[7] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[8] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[9] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[10] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[11] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[12] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[13] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[14] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE
Branch_addr[15] <= Branch_addr.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_reg:PC
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|ALU_1:main_alu_1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
c[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|ram_mem:code_mem
clock => ~NO_FANOUT~
ram_address[0] => Mux0.IN26
ram_address[0] => Mux1.IN26
ram_address[0] => Mux2.IN26
ram_address[0] => Mux3.IN26
ram_address[0] => Mux4.IN26
ram_address[0] => Mux5.IN26
ram_address[0] => Mux6.IN26
ram_address[0] => Mux7.IN26
ram_address[0] => Mux8.IN26
ram_address[0] => Mux9.IN26
ram_address[0] => Mux10.IN26
ram_address[0] => Mux11.IN26
ram_address[0] => Mux12.IN26
ram_address[0] => Mux13.IN26
ram_address[0] => Mux14.IN26
ram_address[0] => Mux15.IN26
ram_address[1] => Mux0.IN25
ram_address[1] => Mux1.IN25
ram_address[1] => Mux2.IN25
ram_address[1] => Mux3.IN25
ram_address[1] => Mux4.IN25
ram_address[1] => Mux5.IN25
ram_address[1] => Mux6.IN25
ram_address[1] => Mux7.IN25
ram_address[1] => Mux8.IN25
ram_address[1] => Mux9.IN25
ram_address[1] => Mux10.IN25
ram_address[1] => Mux11.IN25
ram_address[1] => Mux12.IN25
ram_address[1] => Mux13.IN25
ram_address[1] => Mux14.IN25
ram_address[1] => Mux15.IN25
ram_address[2] => Mux0.IN24
ram_address[2] => Mux1.IN24
ram_address[2] => Mux2.IN24
ram_address[2] => Mux3.IN24
ram_address[2] => Mux4.IN24
ram_address[2] => Mux5.IN24
ram_address[2] => Mux6.IN24
ram_address[2] => Mux7.IN24
ram_address[2] => Mux8.IN24
ram_address[2] => Mux9.IN24
ram_address[2] => Mux10.IN24
ram_address[2] => Mux11.IN24
ram_address[2] => Mux12.IN24
ram_address[2] => Mux13.IN24
ram_address[2] => Mux14.IN24
ram_address[2] => Mux15.IN24
ram_address[3] => Mux0.IN23
ram_address[3] => Mux1.IN23
ram_address[3] => Mux2.IN23
ram_address[3] => Mux3.IN23
ram_address[3] => Mux4.IN23
ram_address[3] => Mux5.IN23
ram_address[3] => Mux6.IN23
ram_address[3] => Mux7.IN23
ram_address[3] => Mux8.IN23
ram_address[3] => Mux9.IN23
ram_address[3] => Mux10.IN23
ram_address[3] => Mux11.IN23
ram_address[3] => Mux12.IN23
ram_address[3] => Mux13.IN23
ram_address[3] => Mux14.IN23
ram_address[3] => Mux15.IN23
ram_address[4] => Mux0.IN22
ram_address[4] => Mux1.IN22
ram_address[4] => Mux2.IN22
ram_address[4] => Mux3.IN22
ram_address[4] => Mux4.IN22
ram_address[4] => Mux5.IN22
ram_address[4] => Mux6.IN22
ram_address[4] => Mux7.IN22
ram_address[4] => Mux8.IN22
ram_address[4] => Mux9.IN22
ram_address[4] => Mux10.IN22
ram_address[4] => Mux11.IN22
ram_address[4] => Mux12.IN22
ram_address[4] => Mux13.IN22
ram_address[4] => Mux14.IN22
ram_address[4] => Mux15.IN22
ram_address[5] => ~NO_FANOUT~
ram_address[6] => ~NO_FANOUT~
ram_address[7] => ~NO_FANOUT~
ram_address[8] => ~NO_FANOUT~
ram_address[9] => ~NO_FANOUT~
ram_address[10] => ~NO_FANOUT~
ram_address[11] => ~NO_FANOUT~
ram_address[12] => ~NO_FANOUT~
ram_address[13] => ~NO_FANOUT~
ram_address[14] => ~NO_FANOUT~
ram_address[15] => ~NO_FANOUT~
ram_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~


|DUT|datapath:add_instance|sel_sign_extender:sign_extender
inp[0] => outp[0].DATAIN
inp[1] => outp[1].DATAIN
inp[2] => outp[2].DATAIN
inp[3] => outp[3].DATAIN
inp[4] => outp[4].DATAIN
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => temp_op.DATAA
inp[5] => outp[5].DATAIN
inp[6] => temp_op.DATAB
inp[7] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[8] => temp_op.DATAB
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
inp[9] => temp_op.OUTPUTSELECT
outp[0] <= inp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= inp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= inp[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= inp[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= inp[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= temp_op.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|ALU_Oprd_Sel:Alu_Oprd_sel1
opcode[0] => Mux0.IN3
opcode[0] => Mux1.IN3
opcode[0] => Mux2.IN3
opcode[0] => Mux3.IN3
opcode[0] => Mux4.IN3
opcode[0] => Mux5.IN3
opcode[0] => Mux6.IN3
opcode[0] => Mux7.IN3
opcode[0] => Mux8.IN3
opcode[0] => Mux9.IN3
opcode[0] => Mux10.IN3
opcode[0] => Mux11.IN3
opcode[0] => Mux12.IN3
opcode[0] => Mux13.IN3
opcode[0] => Mux14.IN3
opcode[0] => Mux15.IN3
opcode[0] => Mux16.IN3
opcode[0] => Mux17.IN3
opcode[0] => Mux18.IN3
opcode[0] => Mux19.IN3
opcode[0] => Mux20.IN3
opcode[0] => Mux21.IN3
opcode[0] => Mux22.IN3
opcode[0] => Mux23.IN3
opcode[0] => Mux24.IN3
opcode[0] => Mux25.IN3
opcode[0] => Mux26.IN3
opcode[0] => Mux27.IN3
opcode[0] => Mux28.IN3
opcode[0] => Mux29.IN3
opcode[0] => Mux30.IN3
opcode[0] => Mux31.IN3
opcode[1] => Mux0.IN2
opcode[1] => Mux1.IN2
opcode[1] => Mux2.IN2
opcode[1] => Mux3.IN2
opcode[1] => Mux4.IN2
opcode[1] => Mux5.IN2
opcode[1] => Mux6.IN2
opcode[1] => Mux7.IN2
opcode[1] => Mux8.IN2
opcode[1] => Mux9.IN2
opcode[1] => Mux10.IN2
opcode[1] => Mux11.IN2
opcode[1] => Mux12.IN2
opcode[1] => Mux13.IN2
opcode[1] => Mux14.IN2
opcode[1] => Mux15.IN2
opcode[1] => Mux16.IN2
opcode[1] => Mux17.IN2
opcode[1] => Mux18.IN2
opcode[1] => Mux19.IN2
opcode[1] => Mux20.IN2
opcode[1] => Mux21.IN2
opcode[1] => Mux22.IN2
opcode[1] => Mux23.IN2
opcode[1] => Mux24.IN2
opcode[1] => Mux25.IN2
opcode[1] => Mux26.IN2
opcode[1] => Mux27.IN2
opcode[1] => Mux28.IN2
opcode[1] => Mux29.IN2
opcode[1] => Mux30.IN2
opcode[1] => Mux31.IN2
opcode[2] => Mux0.IN1
opcode[2] => Mux1.IN1
opcode[2] => Mux2.IN1
opcode[2] => Mux3.IN1
opcode[2] => Mux4.IN1
opcode[2] => Mux5.IN1
opcode[2] => Mux6.IN1
opcode[2] => Mux7.IN1
opcode[2] => Mux8.IN1
opcode[2] => Mux9.IN1
opcode[2] => Mux10.IN1
opcode[2] => Mux11.IN1
opcode[2] => Mux12.IN1
opcode[2] => Mux13.IN1
opcode[2] => Mux14.IN1
opcode[2] => Mux15.IN1
opcode[2] => Mux16.IN1
opcode[2] => Mux17.IN1
opcode[2] => Mux18.IN1
opcode[2] => Mux19.IN1
opcode[2] => Mux20.IN1
opcode[2] => Mux21.IN1
opcode[2] => Mux22.IN1
opcode[2] => Mux23.IN1
opcode[2] => Mux24.IN1
opcode[2] => Mux25.IN1
opcode[2] => Mux26.IN1
opcode[2] => Mux27.IN1
opcode[2] => Mux28.IN1
opcode[2] => Mux29.IN1
opcode[2] => Mux30.IN1
opcode[2] => Mux31.IN1
opcode[3] => Mux0.IN0
opcode[3] => Mux1.IN0
opcode[3] => Mux2.IN0
opcode[3] => Mux3.IN0
opcode[3] => Mux4.IN0
opcode[3] => Mux5.IN0
opcode[3] => Mux6.IN0
opcode[3] => Mux7.IN0
opcode[3] => Mux8.IN0
opcode[3] => Mux9.IN0
opcode[3] => Mux10.IN0
opcode[3] => Mux11.IN0
opcode[3] => Mux12.IN0
opcode[3] => Mux13.IN0
opcode[3] => Mux14.IN0
opcode[3] => Mux15.IN0
opcode[3] => Mux16.IN0
opcode[3] => Mux17.IN0
opcode[3] => Mux18.IN0
opcode[3] => Mux19.IN0
opcode[3] => Mux20.IN0
opcode[3] => Mux21.IN0
opcode[3] => Mux22.IN0
opcode[3] => Mux23.IN0
opcode[3] => Mux24.IN0
opcode[3] => Mux25.IN0
opcode[3] => Mux26.IN0
opcode[3] => Mux27.IN0
opcode[3] => Mux28.IN0
opcode[3] => Mux29.IN0
opcode[3] => Mux30.IN0
opcode[3] => Mux31.IN0
RA[0] => Mux15.IN4
RA[0] => Mux15.IN5
RA[0] => Mux15.IN6
RA[0] => Mux15.IN7
RA[0] => Mux15.IN8
RA[0] => Mux15.IN9
RA[0] => Mux15.IN10
RA[0] => Mux15.IN11
RA[0] => Mux15.IN12
RA[0] => Mux15.IN13
RA[0] => Mux15.IN14
RA[0] => Mux15.IN15
RA[1] => Mux14.IN4
RA[1] => Mux14.IN5
RA[1] => Mux14.IN6
RA[1] => Mux14.IN7
RA[1] => Mux14.IN8
RA[1] => Mux14.IN9
RA[1] => Mux14.IN10
RA[1] => Mux14.IN11
RA[1] => Mux14.IN12
RA[1] => Mux14.IN13
RA[1] => Mux14.IN14
RA[1] => Mux14.IN15
RA[2] => Mux13.IN4
RA[2] => Mux13.IN5
RA[2] => Mux13.IN6
RA[2] => Mux13.IN7
RA[2] => Mux13.IN8
RA[2] => Mux13.IN9
RA[2] => Mux13.IN10
RA[2] => Mux13.IN11
RA[2] => Mux13.IN12
RA[2] => Mux13.IN13
RA[2] => Mux13.IN14
RA[2] => Mux13.IN15
RA[3] => Mux12.IN4
RA[3] => Mux12.IN5
RA[3] => Mux12.IN6
RA[3] => Mux12.IN7
RA[3] => Mux12.IN8
RA[3] => Mux12.IN9
RA[3] => Mux12.IN10
RA[3] => Mux12.IN11
RA[3] => Mux12.IN12
RA[3] => Mux12.IN13
RA[3] => Mux12.IN14
RA[3] => Mux12.IN15
RA[4] => Mux11.IN4
RA[4] => Mux11.IN5
RA[4] => Mux11.IN6
RA[4] => Mux11.IN7
RA[4] => Mux11.IN8
RA[4] => Mux11.IN9
RA[4] => Mux11.IN10
RA[4] => Mux11.IN11
RA[4] => Mux11.IN12
RA[4] => Mux11.IN13
RA[4] => Mux11.IN14
RA[4] => Mux11.IN15
RA[5] => Mux10.IN4
RA[5] => Mux10.IN5
RA[5] => Mux10.IN6
RA[5] => Mux10.IN7
RA[5] => Mux10.IN8
RA[5] => Mux10.IN9
RA[5] => Mux10.IN10
RA[5] => Mux10.IN11
RA[5] => Mux10.IN12
RA[5] => Mux10.IN13
RA[5] => Mux10.IN14
RA[5] => Mux10.IN15
RA[6] => Mux9.IN4
RA[6] => Mux9.IN5
RA[6] => Mux9.IN6
RA[6] => Mux9.IN7
RA[6] => Mux9.IN8
RA[6] => Mux9.IN9
RA[6] => Mux9.IN10
RA[6] => Mux9.IN11
RA[6] => Mux9.IN12
RA[6] => Mux9.IN13
RA[6] => Mux9.IN14
RA[6] => Mux9.IN15
RA[7] => Mux8.IN4
RA[7] => Mux8.IN5
RA[7] => Mux8.IN6
RA[7] => Mux8.IN7
RA[7] => Mux8.IN8
RA[7] => Mux8.IN9
RA[7] => Mux8.IN10
RA[7] => Mux8.IN11
RA[7] => Mux8.IN12
RA[7] => Mux8.IN13
RA[7] => Mux8.IN14
RA[7] => Mux8.IN15
RA[8] => Mux7.IN4
RA[8] => Mux7.IN5
RA[8] => Mux7.IN6
RA[8] => Mux7.IN7
RA[8] => Mux7.IN8
RA[8] => Mux7.IN9
RA[8] => Mux7.IN10
RA[8] => Mux7.IN11
RA[8] => Mux7.IN12
RA[8] => Mux7.IN13
RA[8] => Mux7.IN14
RA[8] => Mux7.IN15
RA[9] => Mux6.IN4
RA[9] => Mux6.IN5
RA[9] => Mux6.IN6
RA[9] => Mux6.IN7
RA[9] => Mux6.IN8
RA[9] => Mux6.IN9
RA[9] => Mux6.IN10
RA[9] => Mux6.IN11
RA[9] => Mux6.IN12
RA[9] => Mux6.IN13
RA[9] => Mux6.IN14
RA[9] => Mux6.IN15
RA[10] => Mux5.IN4
RA[10] => Mux5.IN5
RA[10] => Mux5.IN6
RA[10] => Mux5.IN7
RA[10] => Mux5.IN8
RA[10] => Mux5.IN9
RA[10] => Mux5.IN10
RA[10] => Mux5.IN11
RA[10] => Mux5.IN12
RA[10] => Mux5.IN13
RA[10] => Mux5.IN14
RA[10] => Mux5.IN15
RA[11] => Mux4.IN4
RA[11] => Mux4.IN5
RA[11] => Mux4.IN6
RA[11] => Mux4.IN7
RA[11] => Mux4.IN8
RA[11] => Mux4.IN9
RA[11] => Mux4.IN10
RA[11] => Mux4.IN11
RA[11] => Mux4.IN12
RA[11] => Mux4.IN13
RA[11] => Mux4.IN14
RA[11] => Mux4.IN15
RA[12] => Mux3.IN4
RA[12] => Mux3.IN5
RA[12] => Mux3.IN6
RA[12] => Mux3.IN7
RA[12] => Mux3.IN8
RA[12] => Mux3.IN9
RA[12] => Mux3.IN10
RA[12] => Mux3.IN11
RA[12] => Mux3.IN12
RA[12] => Mux3.IN13
RA[12] => Mux3.IN14
RA[12] => Mux3.IN15
RA[13] => Mux2.IN4
RA[13] => Mux2.IN5
RA[13] => Mux2.IN6
RA[13] => Mux2.IN7
RA[13] => Mux2.IN8
RA[13] => Mux2.IN9
RA[13] => Mux2.IN10
RA[13] => Mux2.IN11
RA[13] => Mux2.IN12
RA[13] => Mux2.IN13
RA[13] => Mux2.IN14
RA[13] => Mux2.IN15
RA[14] => Mux1.IN4
RA[14] => Mux1.IN5
RA[14] => Mux1.IN6
RA[14] => Mux1.IN7
RA[14] => Mux1.IN8
RA[14] => Mux1.IN9
RA[14] => Mux1.IN10
RA[14] => Mux1.IN11
RA[14] => Mux1.IN12
RA[14] => Mux1.IN13
RA[14] => Mux1.IN14
RA[14] => Mux1.IN15
RA[15] => Mux0.IN4
RA[15] => Mux0.IN5
RA[15] => Mux0.IN6
RA[15] => Mux0.IN7
RA[15] => Mux0.IN8
RA[15] => Mux0.IN9
RA[15] => Mux0.IN10
RA[15] => Mux0.IN11
RA[15] => Mux0.IN12
RA[15] => Mux0.IN13
RA[15] => Mux0.IN14
RA[15] => Mux0.IN15
RB[0] => Mux15.IN16
RB[0] => Mux15.IN17
RB[0] => Mux31.IN4
RB[0] => Mux31.IN5
RB[0] => Mux31.IN6
RB[0] => Mux31.IN7
RB[0] => Mux31.IN8
RB[0] => Mux31.IN9
RB[0] => Mux31.IN10
RB[0] => Mux31.IN11
RB[0] => Mux31.IN12
RB[0] => Mux31.IN13
RB[1] => Mux14.IN16
RB[1] => Mux14.IN17
RB[1] => Mux30.IN4
RB[1] => Mux30.IN5
RB[1] => Mux30.IN6
RB[1] => Mux30.IN7
RB[1] => Mux30.IN8
RB[1] => Mux30.IN9
RB[1] => Mux30.IN10
RB[1] => Mux30.IN11
RB[1] => Mux30.IN12
RB[1] => Mux30.IN13
RB[2] => Mux13.IN16
RB[2] => Mux13.IN17
RB[2] => Mux29.IN4
RB[2] => Mux29.IN5
RB[2] => Mux29.IN6
RB[2] => Mux29.IN7
RB[2] => Mux29.IN8
RB[2] => Mux29.IN9
RB[2] => Mux29.IN10
RB[2] => Mux29.IN11
RB[2] => Mux29.IN12
RB[2] => Mux29.IN13
RB[3] => Mux12.IN16
RB[3] => Mux12.IN17
RB[3] => Mux28.IN4
RB[3] => Mux28.IN5
RB[3] => Mux28.IN6
RB[3] => Mux28.IN7
RB[3] => Mux28.IN8
RB[3] => Mux28.IN9
RB[3] => Mux28.IN10
RB[3] => Mux28.IN11
RB[3] => Mux28.IN12
RB[3] => Mux28.IN13
RB[4] => Mux11.IN16
RB[4] => Mux11.IN17
RB[4] => Mux27.IN4
RB[4] => Mux27.IN5
RB[4] => Mux27.IN6
RB[4] => Mux27.IN7
RB[4] => Mux27.IN8
RB[4] => Mux27.IN9
RB[4] => Mux27.IN10
RB[4] => Mux27.IN11
RB[4] => Mux27.IN12
RB[4] => Mux27.IN13
RB[5] => Mux10.IN16
RB[5] => Mux10.IN17
RB[5] => Mux26.IN4
RB[5] => Mux26.IN5
RB[5] => Mux26.IN6
RB[5] => Mux26.IN7
RB[5] => Mux26.IN8
RB[5] => Mux26.IN9
RB[5] => Mux26.IN10
RB[5] => Mux26.IN11
RB[5] => Mux26.IN12
RB[5] => Mux26.IN13
RB[6] => Mux9.IN16
RB[6] => Mux9.IN17
RB[6] => Mux25.IN4
RB[6] => Mux25.IN5
RB[6] => Mux25.IN6
RB[6] => Mux25.IN7
RB[6] => Mux25.IN8
RB[6] => Mux25.IN9
RB[6] => Mux25.IN10
RB[6] => Mux25.IN11
RB[6] => Mux25.IN12
RB[6] => Mux25.IN13
RB[7] => Mux8.IN16
RB[7] => Mux8.IN17
RB[7] => Mux24.IN4
RB[7] => Mux24.IN5
RB[7] => Mux24.IN6
RB[7] => Mux24.IN7
RB[7] => Mux24.IN8
RB[7] => Mux24.IN9
RB[7] => Mux24.IN10
RB[7] => Mux24.IN11
RB[7] => Mux24.IN12
RB[7] => Mux24.IN13
RB[8] => Mux7.IN16
RB[8] => Mux7.IN17
RB[8] => Mux23.IN4
RB[8] => Mux23.IN5
RB[8] => Mux23.IN6
RB[8] => Mux23.IN7
RB[8] => Mux23.IN8
RB[8] => Mux23.IN9
RB[8] => Mux23.IN10
RB[8] => Mux23.IN11
RB[8] => Mux23.IN12
RB[8] => Mux23.IN13
RB[9] => Mux6.IN16
RB[9] => Mux6.IN17
RB[9] => Mux22.IN4
RB[9] => Mux22.IN5
RB[9] => Mux22.IN6
RB[9] => Mux22.IN7
RB[9] => Mux22.IN8
RB[9] => Mux22.IN9
RB[9] => Mux22.IN10
RB[9] => Mux22.IN11
RB[9] => Mux22.IN12
RB[9] => Mux22.IN13
RB[10] => Mux5.IN16
RB[10] => Mux5.IN17
RB[10] => Mux21.IN4
RB[10] => Mux21.IN5
RB[10] => Mux21.IN6
RB[10] => Mux21.IN7
RB[10] => Mux21.IN8
RB[10] => Mux21.IN9
RB[10] => Mux21.IN10
RB[10] => Mux21.IN11
RB[10] => Mux21.IN12
RB[10] => Mux21.IN13
RB[11] => Mux4.IN16
RB[11] => Mux4.IN17
RB[11] => Mux20.IN4
RB[11] => Mux20.IN5
RB[11] => Mux20.IN6
RB[11] => Mux20.IN7
RB[11] => Mux20.IN8
RB[11] => Mux20.IN9
RB[11] => Mux20.IN10
RB[11] => Mux20.IN11
RB[11] => Mux20.IN12
RB[11] => Mux20.IN13
RB[12] => Mux3.IN16
RB[12] => Mux3.IN17
RB[12] => Mux19.IN4
RB[12] => Mux19.IN5
RB[12] => Mux19.IN6
RB[12] => Mux19.IN7
RB[12] => Mux19.IN8
RB[12] => Mux19.IN9
RB[12] => Mux19.IN10
RB[12] => Mux19.IN11
RB[12] => Mux19.IN12
RB[12] => Mux19.IN13
RB[13] => Mux2.IN16
RB[13] => Mux2.IN17
RB[13] => Mux18.IN4
RB[13] => Mux18.IN5
RB[13] => Mux18.IN6
RB[13] => Mux18.IN7
RB[13] => Mux18.IN8
RB[13] => Mux18.IN9
RB[13] => Mux18.IN10
RB[13] => Mux18.IN11
RB[13] => Mux18.IN12
RB[13] => Mux18.IN13
RB[14] => Mux1.IN16
RB[14] => Mux1.IN17
RB[14] => Mux17.IN4
RB[14] => Mux17.IN5
RB[14] => Mux17.IN6
RB[14] => Mux17.IN7
RB[14] => Mux17.IN8
RB[14] => Mux17.IN9
RB[14] => Mux17.IN10
RB[14] => Mux17.IN11
RB[14] => Mux17.IN12
RB[14] => Mux17.IN13
RB[15] => Mux0.IN16
RB[15] => Mux0.IN17
RB[15] => Mux16.IN4
RB[15] => Mux16.IN5
RB[15] => Mux16.IN6
RB[15] => Mux16.IN7
RB[15] => Mux16.IN8
RB[15] => Mux16.IN9
RB[15] => Mux16.IN10
RB[15] => Mux16.IN11
RB[15] => Mux16.IN12
RB[15] => Mux16.IN13
immediate[0] => Mux31.IN14
immediate[0] => Mux31.IN15
immediate[0] => Mux31.IN16
immediate[0] => Mux31.IN17
immediate[0] => Mux31.IN18
immediate[0] => Mux31.IN19
immediate[1] => Mux30.IN14
immediate[1] => Mux30.IN15
immediate[1] => Mux30.IN16
immediate[1] => Mux30.IN17
immediate[1] => Mux30.IN18
immediate[1] => Mux30.IN19
immediate[2] => Mux29.IN14
immediate[2] => Mux29.IN15
immediate[2] => Mux29.IN16
immediate[2] => Mux29.IN17
immediate[2] => Mux29.IN18
immediate[2] => Mux29.IN19
immediate[3] => Mux28.IN14
immediate[3] => Mux28.IN15
immediate[3] => Mux28.IN16
immediate[3] => Mux28.IN17
immediate[3] => Mux28.IN18
immediate[3] => Mux28.IN19
immediate[4] => Mux27.IN14
immediate[4] => Mux27.IN15
immediate[4] => Mux27.IN16
immediate[4] => Mux27.IN17
immediate[4] => Mux27.IN18
immediate[4] => Mux27.IN19
immediate[5] => Mux26.IN14
immediate[5] => Mux26.IN15
immediate[5] => Mux26.IN16
immediate[5] => Mux26.IN17
immediate[5] => Mux26.IN18
immediate[5] => Mux26.IN19
immediate[6] => Mux25.IN14
immediate[6] => Mux25.IN15
immediate[6] => Mux25.IN16
immediate[6] => Mux25.IN17
immediate[6] => Mux25.IN18
immediate[6] => Mux25.IN19
immediate[7] => Mux24.IN14
immediate[7] => Mux24.IN15
immediate[7] => Mux24.IN16
immediate[7] => Mux24.IN17
immediate[7] => Mux24.IN18
immediate[7] => Mux24.IN19
immediate[8] => Mux23.IN14
immediate[8] => Mux23.IN15
immediate[8] => Mux23.IN16
immediate[8] => Mux23.IN17
immediate[8] => Mux23.IN18
immediate[8] => Mux23.IN19
immediate[9] => Mux22.IN14
immediate[9] => Mux22.IN15
immediate[9] => Mux22.IN16
immediate[9] => Mux22.IN17
immediate[9] => Mux22.IN18
immediate[9] => Mux22.IN19
immediate[10] => Mux21.IN14
immediate[10] => Mux21.IN15
immediate[10] => Mux21.IN16
immediate[10] => Mux21.IN17
immediate[10] => Mux21.IN18
immediate[10] => Mux21.IN19
immediate[11] => Mux20.IN14
immediate[11] => Mux20.IN15
immediate[11] => Mux20.IN16
immediate[11] => Mux20.IN17
immediate[11] => Mux20.IN18
immediate[11] => Mux20.IN19
immediate[12] => Mux19.IN14
immediate[12] => Mux19.IN15
immediate[12] => Mux19.IN16
immediate[12] => Mux19.IN17
immediate[12] => Mux19.IN18
immediate[12] => Mux19.IN19
immediate[13] => Mux18.IN14
immediate[13] => Mux18.IN15
immediate[13] => Mux18.IN16
immediate[13] => Mux18.IN17
immediate[13] => Mux18.IN18
immediate[13] => Mux18.IN19
immediate[14] => Mux17.IN14
immediate[14] => Mux17.IN15
immediate[14] => Mux17.IN16
immediate[14] => Mux17.IN17
immediate[14] => Mux17.IN18
immediate[14] => Mux17.IN19
immediate[15] => Mux16.IN14
immediate[15] => Mux16.IN15
immediate[15] => Mux16.IN16
immediate[15] => Mux16.IN17
immediate[15] => Mux16.IN18
immediate[15] => Mux16.IN19
PC[0] => Mux15.IN18
PC[0] => Mux15.IN19
PC[1] => Mux14.IN18
PC[1] => Mux14.IN19
PC[2] => Mux13.IN18
PC[2] => Mux13.IN19
PC[3] => Mux12.IN18
PC[3] => Mux12.IN19
PC[4] => Mux11.IN18
PC[4] => Mux11.IN19
PC[5] => Mux10.IN18
PC[5] => Mux10.IN19
PC[6] => Mux9.IN18
PC[6] => Mux9.IN19
PC[7] => Mux8.IN18
PC[7] => Mux8.IN19
PC[8] => Mux7.IN18
PC[8] => Mux7.IN19
PC[9] => Mux6.IN18
PC[9] => Mux6.IN19
PC[10] => Mux5.IN18
PC[10] => Mux5.IN19
PC[11] => Mux4.IN18
PC[11] => Mux4.IN19
PC[12] => Mux3.IN18
PC[12] => Mux3.IN19
PC[13] => Mux2.IN18
PC[13] => Mux2.IN19
PC[14] => Mux1.IN18
PC[14] => Mux1.IN19
PC[15] => Mux0.IN18
PC[15] => Mux0.IN19
OPR1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
OPR1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
OPR1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
OPR1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
OPR1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
OPR1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
OPR1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
OPR1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
OPR1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
OPR1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
OPR1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OPR1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OPR1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OPR1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OPR1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OPR1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
OPR2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
OPR2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
OPR2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
OPR2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
OPR2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
OPR2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
OPR2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
OPR2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
OPR2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
OPR2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
OPR2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
OPR2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
OPR2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
OPR2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
OPR2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
OPR2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|priority_mux:Prio_mux_1
inp1[0] => output.DATAA
inp1[1] => output.DATAA
inp1[2] => output.DATAA
inp1[3] => output.DATAA
inp1[4] => output.DATAA
inp1[5] => output.DATAA
inp1[6] => output.DATAA
inp1[7] => output.DATAA
inp1[8] => output.DATAA
inp1[9] => output.DATAA
inp1[10] => output.DATAA
inp1[11] => output.DATAA
inp1[12] => output.DATAA
inp1[13] => output.DATAA
inp1[14] => output.DATAA
inp1[15] => output.DATAA
inp2[0] => output.DATAB
inp2[1] => output.DATAB
inp2[2] => output.DATAB
inp2[3] => output.DATAB
inp2[4] => output.DATAB
inp2[5] => output.DATAB
inp2[6] => output.DATAB
inp2[7] => output.DATAB
inp2[8] => output.DATAB
inp2[9] => output.DATAB
inp2[10] => output.DATAB
inp2[11] => output.DATAB
inp2[12] => output.DATAB
inp2[13] => output.DATAB
inp2[14] => output.DATAB
inp2[15] => output.DATAB
inp3[0] => output.DATAB
inp3[1] => output.DATAB
inp3[2] => output.DATAB
inp3[3] => output.DATAB
inp3[4] => output.DATAB
inp3[5] => output.DATAB
inp3[6] => output.DATAB
inp3[7] => output.DATAB
inp3[8] => output.DATAB
inp3[9] => output.DATAB
inp3[10] => output.DATAB
inp3[11] => output.DATAB
inp3[12] => output.DATAB
inp3[13] => output.DATAB
inp3[14] => output.DATAB
inp3[15] => output.DATAB
sel[0] => Equal0.IN1
sel[0] => Equal1.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|Addr_cmp:Addr_cmp_1
addr1[0] => Equal0.IN2
addr1[1] => Equal0.IN1
addr1[2] => Equal0.IN0
addr2[0] => Equal0.IN5
addr2[1] => Equal0.IN4
addr2[2] => Equal0.IN3
output_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|Addr_cmp:Addr_cmp_2
addr1[0] => Equal0.IN2
addr1[1] => Equal0.IN1
addr1[2] => Equal0.IN0
addr2[0] => Equal0.IN5
addr2[1] => Equal0.IN4
addr2[2] => Equal0.IN3
output_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|priority_mux:Prio_mux_2
inp1[0] => output.DATAA
inp1[1] => output.DATAA
inp1[2] => output.DATAA
inp1[3] => output.DATAA
inp1[4] => output.DATAA
inp1[5] => output.DATAA
inp1[6] => output.DATAA
inp1[7] => output.DATAA
inp1[8] => output.DATAA
inp1[9] => output.DATAA
inp1[10] => output.DATAA
inp1[11] => output.DATAA
inp1[12] => output.DATAA
inp1[13] => output.DATAA
inp1[14] => output.DATAA
inp1[15] => output.DATAA
inp2[0] => output.DATAB
inp2[1] => output.DATAB
inp2[2] => output.DATAB
inp2[3] => output.DATAB
inp2[4] => output.DATAB
inp2[5] => output.DATAB
inp2[6] => output.DATAB
inp2[7] => output.DATAB
inp2[8] => output.DATAB
inp2[9] => output.DATAB
inp2[10] => output.DATAB
inp2[11] => output.DATAB
inp2[12] => output.DATAB
inp2[13] => output.DATAB
inp2[14] => output.DATAB
inp2[15] => output.DATAB
inp3[0] => output.DATAB
inp3[1] => output.DATAB
inp3[2] => output.DATAB
inp3[3] => output.DATAB
inp3[4] => output.DATAB
inp3[5] => output.DATAB
inp3[6] => output.DATAB
inp3[7] => output.DATAB
inp3[8] => output.DATAB
inp3[9] => output.DATAB
inp3[10] => output.DATAB
inp3[11] => output.DATAB
inp3[12] => output.DATAB
inp3[13] => output.DATAB
inp3[14] => output.DATAB
inp3[15] => output.DATAB
sel[0] => Equal0.IN1
sel[0] => Equal1.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|Addr_cmp:Addr_cmp_3
addr1[0] => Equal0.IN2
addr1[1] => Equal0.IN1
addr1[2] => Equal0.IN0
addr2[0] => Equal0.IN5
addr2[1] => Equal0.IN4
addr2[2] => Equal0.IN3
output_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|Addr_cmp:Addr_cmp_4
addr1[0] => Equal0.IN2
addr1[1] => Equal0.IN1
addr1[2] => Equal0.IN0
addr2[0] => Equal0.IN5
addr2[1] => Equal0.IN4
addr2[2] => Equal0.IN3
output_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|Addr_cmp:Addr_cmp_5
addr1[0] => Equal0.IN2
addr1[1] => Equal0.IN1
addr1[2] => Equal0.IN0
addr2[0] => Equal0.IN5
addr2[1] => Equal0.IN4
addr2[2] => Equal0.IN3
output_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|Addr_cmp:Addr_cmp_6
addr1[0] => Equal0.IN2
addr1[1] => Equal0.IN1
addr1[2] => Equal0.IN0
addr2[0] => Equal0.IN5
addr2[1] => Equal0.IN4
addr2[2] => Equal0.IN3
output_match <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1
opcode[0] => Equal0.IN2
opcode[0] => Equal1.IN3
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN3
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN3
opcode[0] => Equal6.IN3
opcode[0] => Equal11.IN2
opcode[0] => Equal12.IN2
opcode[0] => Equal13.IN1
opcode[1] => Equal0.IN1
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN2
opcode[1] => Equal3.IN2
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN2
opcode[1] => Equal6.IN2
opcode[1] => Equal11.IN3
opcode[1] => Equal12.IN1
opcode[1] => Equal13.IN3
opcode[2] => Equal0.IN0
opcode[2] => Equal1.IN0
opcode[2] => Equal2.IN0
opcode[2] => Equal3.IN1
opcode[2] => Equal4.IN2
opcode[2] => Equal5.IN1
opcode[2] => Equal6.IN1
opcode[2] => Equal11.IN1
opcode[2] => Equal12.IN3
opcode[2] => Equal13.IN0
opcode[3] => Equal0.IN3
opcode[3] => Equal1.IN2
opcode[3] => Equal2.IN1
opcode[3] => Equal3.IN0
opcode[3] => Equal4.IN0
opcode[3] => Equal5.IN0
opcode[3] => Equal6.IN0
opcode[3] => Equal11.IN0
opcode[3] => Equal12.IN0
opcode[3] => Equal13.IN2
condn[0] => Equal7.IN1
condn[0] => Equal8.IN0
condn[0] => Equal9.IN1
condn[0] => Equal10.IN1
condn[1] => Equal7.IN0
condn[1] => Equal8.IN1
condn[1] => Equal9.IN0
condn[1] => Equal10.IN0
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_en <= alu_en$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|write_enable:WB_WR_EN
opcode[0] => Mux1.IN19
opcode[1] => Mux1.IN18
opcode[2] => Mux1.IN17
opcode[3] => Mux1.IN16
condn[0] => Mux0.IN3
condn[1] => Mux0.IN2
C => Mux0.IN4
Z => Mux0.IN5
WB_enable <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|alu:main_alu
opr1[0] => carry.IN0
opr1[0] => dest.IN0
opr1[0] => add_temp[0].IN0
opr1[0] => Add0.IN16
opr1[0] => dest_temp[0].DATAA
opr1[0] => dest[0].DATAA
opr1[1] => carry.IN0
opr1[1] => carry.IN1
opr1[1] => adl_temp[1].IN0
opr1[1] => carryL.IN0
opr1[1] => dest.IN0
opr1[1] => dest.IN0
opr1[1] => Add0.IN15
opr1[2] => carry.IN0
opr1[2] => carry.IN1
opr1[2] => sumL.IN0
opr1[2] => carryL.IN0
opr1[2] => carryL.IN1
opr1[2] => dest.IN0
opr1[2] => dest.IN0
opr1[2] => Add0.IN14
opr1[3] => carry.IN0
opr1[3] => carry.IN1
opr1[3] => sumL.IN0
opr1[3] => carryL.IN0
opr1[3] => carryL.IN1
opr1[3] => dest.IN0
opr1[3] => dest.IN0
opr1[3] => Add0.IN13
opr1[4] => carry.IN0
opr1[4] => carry.IN1
opr1[4] => sumL.IN0
opr1[4] => carryL.IN0
opr1[4] => carryL.IN1
opr1[4] => dest.IN0
opr1[4] => dest.IN0
opr1[4] => Add0.IN12
opr1[5] => carry.IN0
opr1[5] => carry.IN1
opr1[5] => sumL.IN0
opr1[5] => carryL.IN0
opr1[5] => carryL.IN1
opr1[5] => dest.IN0
opr1[5] => dest.IN0
opr1[5] => Add0.IN11
opr1[6] => carry.IN0
opr1[6] => carry.IN1
opr1[6] => sumL.IN0
opr1[6] => carryL.IN0
opr1[6] => carryL.IN1
opr1[6] => dest.IN0
opr1[6] => dest.IN0
opr1[6] => Add0.IN10
opr1[7] => carry.IN0
opr1[7] => carry.IN1
opr1[7] => sumL.IN0
opr1[7] => carryL.IN0
opr1[7] => carryL.IN1
opr1[7] => dest.IN0
opr1[7] => dest.IN0
opr1[7] => Add0.IN9
opr1[8] => carry.IN0
opr1[8] => carry.IN1
opr1[8] => sumL.IN0
opr1[8] => carryL.IN0
opr1[8] => carryL.IN1
opr1[8] => dest.IN0
opr1[8] => dest.IN0
opr1[8] => Add0.IN8
opr1[9] => carry.IN0
opr1[9] => carry.IN1
opr1[9] => sumL.IN0
opr1[9] => carryL.IN0
opr1[9] => carryL.IN1
opr1[9] => dest.IN0
opr1[9] => dest.IN0
opr1[9] => Add0.IN7
opr1[10] => carry.IN0
opr1[10] => carry.IN1
opr1[10] => sumL.IN0
opr1[10] => carryL.IN0
opr1[10] => carryL.IN1
opr1[10] => dest.IN0
opr1[10] => dest.IN0
opr1[10] => Add0.IN6
opr1[11] => carry.IN0
opr1[11] => carry.IN1
opr1[11] => sumL.IN0
opr1[11] => carryL.IN0
opr1[11] => carryL.IN1
opr1[11] => dest.IN0
opr1[11] => dest.IN0
opr1[11] => Add0.IN5
opr1[12] => carry.IN0
opr1[12] => carry.IN1
opr1[12] => sumL.IN0
opr1[12] => carryL.IN0
opr1[12] => carryL.IN1
opr1[12] => dest.IN0
opr1[12] => dest.IN0
opr1[12] => Add0.IN4
opr1[13] => carry.IN0
opr1[13] => carry.IN1
opr1[13] => sumL.IN0
opr1[13] => carryL.IN0
opr1[13] => carryL.IN1
opr1[13] => dest.IN0
opr1[13] => dest.IN0
opr1[13] => Add0.IN3
opr1[14] => carry.IN0
opr1[14] => carry.IN1
opr1[14] => sumL.IN0
opr1[14] => carryL.IN0
opr1[14] => carryL.IN1
opr1[14] => dest.IN0
opr1[14] => dest.IN0
opr1[14] => Add0.IN2
opr1[15] => carry.IN0
opr1[15] => carry.IN1
opr1[15] => sumL.IN0
opr1[15] => carryL.IN0
opr1[15] => carryL.IN1
opr1[15] => dest.IN0
opr1[15] => dest.IN0
opr1[15] => Add0.IN1
opr2[0] => carry.IN1
opr2[0] => adl_temp[1].IN1
opr2[0] => carryL.IN1
opr2[0] => dest.IN1
opr2[0] => add_temp[0].IN1
opr2[0] => Add0.IN32
opr2[1] => carry.IN1
opr2[1] => carry.IN1
opr2[1] => sumL.IN1
opr2[1] => carryL.IN1
opr2[1] => carryL.IN1
opr2[1] => dest.IN1
opr2[1] => dest.IN1
opr2[1] => Add0.IN31
opr2[2] => carry.IN1
opr2[2] => carry.IN1
opr2[2] => sumL.IN1
opr2[2] => carryL.IN1
opr2[2] => carryL.IN1
opr2[2] => dest.IN1
opr2[2] => dest.IN1
opr2[2] => Add0.IN30
opr2[3] => carry.IN1
opr2[3] => carry.IN1
opr2[3] => sumL.IN1
opr2[3] => carryL.IN1
opr2[3] => carryL.IN1
opr2[3] => dest.IN1
opr2[3] => dest.IN1
opr2[3] => Add0.IN29
opr2[4] => carry.IN1
opr2[4] => carry.IN1
opr2[4] => sumL.IN1
opr2[4] => carryL.IN1
opr2[4] => carryL.IN1
opr2[4] => dest.IN1
opr2[4] => dest.IN1
opr2[4] => Add0.IN28
opr2[5] => carry.IN1
opr2[5] => carry.IN1
opr2[5] => sumL.IN1
opr2[5] => carryL.IN1
opr2[5] => carryL.IN1
opr2[5] => dest.IN1
opr2[5] => dest.IN1
opr2[5] => Add0.IN27
opr2[6] => carry.IN1
opr2[6] => carry.IN1
opr2[6] => sumL.IN1
opr2[6] => carryL.IN1
opr2[6] => carryL.IN1
opr2[6] => dest.IN1
opr2[6] => dest.IN1
opr2[6] => Add0.IN26
opr2[7] => carry.IN1
opr2[7] => carry.IN1
opr2[7] => sumL.IN1
opr2[7] => carryL.IN1
opr2[7] => carryL.IN1
opr2[7] => dest.IN1
opr2[7] => dest.IN1
opr2[7] => Add0.IN25
opr2[8] => carry.IN1
opr2[8] => carry.IN1
opr2[8] => sumL.IN1
opr2[8] => carryL.IN1
opr2[8] => carryL.IN1
opr2[8] => dest.IN1
opr2[8] => dest.IN1
opr2[8] => Add0.IN24
opr2[9] => carry.IN1
opr2[9] => carry.IN1
opr2[9] => sumL.IN1
opr2[9] => carryL.IN1
opr2[9] => carryL.IN1
opr2[9] => dest.IN1
opr2[9] => dest.IN1
opr2[9] => Add0.IN23
opr2[10] => carry.IN1
opr2[10] => carry.IN1
opr2[10] => sumL.IN1
opr2[10] => carryL.IN1
opr2[10] => carryL.IN1
opr2[10] => dest.IN1
opr2[10] => dest.IN1
opr2[10] => Add0.IN22
opr2[11] => carry.IN1
opr2[11] => carry.IN1
opr2[11] => sumL.IN1
opr2[11] => carryL.IN1
opr2[11] => carryL.IN1
opr2[11] => dest.IN1
opr2[11] => dest.IN1
opr2[11] => Add0.IN21
opr2[12] => carry.IN1
opr2[12] => carry.IN1
opr2[12] => sumL.IN1
opr2[12] => carryL.IN1
opr2[12] => carryL.IN1
opr2[12] => dest.IN1
opr2[12] => dest.IN1
opr2[12] => Add0.IN20
opr2[13] => carry.IN1
opr2[13] => carry.IN1
opr2[13] => sumL.IN1
opr2[13] => carryL.IN1
opr2[13] => carryL.IN1
opr2[13] => dest.IN1
opr2[13] => dest.IN1
opr2[13] => Add0.IN19
opr2[14] => carry.IN1
opr2[14] => carry.IN1
opr2[14] => sumL.IN1
opr2[14] => carryL.IN1
opr2[14] => carryL.IN1
opr2[14] => dest.IN1
opr2[14] => dest.IN1
opr2[14] => Add0.IN18
opr2[15] => carry.IN1
opr2[15] => carry.IN1
opr2[15] => adl_temp[16].IN1
opr2[15] => dest.IN1
opr2[15] => dest.IN1
opr2[15] => Add0.IN17
dest[0] <= dest[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[1] <= dest[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[2] <= dest[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[3] <= dest[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[4] <= dest[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[5] <= dest[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[6] <= dest[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[7] <= dest[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[8] <= dest[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[9] <= dest[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[10] <= dest[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[11] <= dest[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[12] <= dest[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[13] <= dest[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[14] <= dest[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest[15] <= dest[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Equal0.IN3
sel[0] => Equal1.IN3
sel[0] => Equal2.IN3
sel[0] => Equal3.IN3
sel[1] => Equal0.IN2
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2
sel[1] => Equal3.IN2
enable => C.IN1
enable => dest[15].IN1
enable => Z$latch.LATCH_ENABLE
C <= C$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pc_pred:pc_predictor
pc_2[0] => pc_next.DATAB
pc_2[0] => Mux15.IN1
pc_2[0] => Mux15.IN2
pc_2[0] => Mux15.IN3
pc_2[0] => Mux15.IN4
pc_2[0] => Mux15.IN5
pc_2[0] => Mux15.IN6
pc_2[0] => Mux15.IN7
pc_2[0] => Mux15.IN8
pc_2[0] => Mux15.IN9
pc_2[0] => Mux15.IN10
pc_2[0] => Mux15.IN11
pc_2[0] => Mux15.IN12
pc_2[1] => pc_next.DATAB
pc_2[1] => Mux14.IN1
pc_2[1] => Mux14.IN2
pc_2[1] => Mux14.IN3
pc_2[1] => Mux14.IN4
pc_2[1] => Mux14.IN5
pc_2[1] => Mux14.IN6
pc_2[1] => Mux14.IN7
pc_2[1] => Mux14.IN8
pc_2[1] => Mux14.IN9
pc_2[1] => Mux14.IN10
pc_2[1] => Mux14.IN11
pc_2[1] => Mux14.IN12
pc_2[2] => pc_next.DATAB
pc_2[2] => Mux13.IN1
pc_2[2] => Mux13.IN2
pc_2[2] => Mux13.IN3
pc_2[2] => Mux13.IN4
pc_2[2] => Mux13.IN5
pc_2[2] => Mux13.IN6
pc_2[2] => Mux13.IN7
pc_2[2] => Mux13.IN8
pc_2[2] => Mux13.IN9
pc_2[2] => Mux13.IN10
pc_2[2] => Mux13.IN11
pc_2[2] => Mux13.IN12
pc_2[3] => pc_next.DATAB
pc_2[3] => Mux12.IN1
pc_2[3] => Mux12.IN2
pc_2[3] => Mux12.IN3
pc_2[3] => Mux12.IN4
pc_2[3] => Mux12.IN5
pc_2[3] => Mux12.IN6
pc_2[3] => Mux12.IN7
pc_2[3] => Mux12.IN8
pc_2[3] => Mux12.IN9
pc_2[3] => Mux12.IN10
pc_2[3] => Mux12.IN11
pc_2[3] => Mux12.IN12
pc_2[4] => pc_next.DATAB
pc_2[4] => Mux11.IN1
pc_2[4] => Mux11.IN2
pc_2[4] => Mux11.IN3
pc_2[4] => Mux11.IN4
pc_2[4] => Mux11.IN5
pc_2[4] => Mux11.IN6
pc_2[4] => Mux11.IN7
pc_2[4] => Mux11.IN8
pc_2[4] => Mux11.IN9
pc_2[4] => Mux11.IN10
pc_2[4] => Mux11.IN11
pc_2[4] => Mux11.IN12
pc_2[5] => pc_next.DATAB
pc_2[5] => Mux10.IN1
pc_2[5] => Mux10.IN2
pc_2[5] => Mux10.IN3
pc_2[5] => Mux10.IN4
pc_2[5] => Mux10.IN5
pc_2[5] => Mux10.IN6
pc_2[5] => Mux10.IN7
pc_2[5] => Mux10.IN8
pc_2[5] => Mux10.IN9
pc_2[5] => Mux10.IN10
pc_2[5] => Mux10.IN11
pc_2[5] => Mux10.IN12
pc_2[6] => pc_next.DATAB
pc_2[6] => Mux9.IN1
pc_2[6] => Mux9.IN2
pc_2[6] => Mux9.IN3
pc_2[6] => Mux9.IN4
pc_2[6] => Mux9.IN5
pc_2[6] => Mux9.IN6
pc_2[6] => Mux9.IN7
pc_2[6] => Mux9.IN8
pc_2[6] => Mux9.IN9
pc_2[6] => Mux9.IN10
pc_2[6] => Mux9.IN11
pc_2[6] => Mux9.IN12
pc_2[7] => pc_next.DATAB
pc_2[7] => Mux8.IN1
pc_2[7] => Mux8.IN2
pc_2[7] => Mux8.IN3
pc_2[7] => Mux8.IN4
pc_2[7] => Mux8.IN5
pc_2[7] => Mux8.IN6
pc_2[7] => Mux8.IN7
pc_2[7] => Mux8.IN8
pc_2[7] => Mux8.IN9
pc_2[7] => Mux8.IN10
pc_2[7] => Mux8.IN11
pc_2[7] => Mux8.IN12
pc_2[8] => pc_next.DATAB
pc_2[8] => Mux7.IN1
pc_2[8] => Mux7.IN2
pc_2[8] => Mux7.IN3
pc_2[8] => Mux7.IN4
pc_2[8] => Mux7.IN5
pc_2[8] => Mux7.IN6
pc_2[8] => Mux7.IN7
pc_2[8] => Mux7.IN8
pc_2[8] => Mux7.IN9
pc_2[8] => Mux7.IN10
pc_2[8] => Mux7.IN11
pc_2[8] => Mux7.IN12
pc_2[9] => pc_next.DATAB
pc_2[9] => Mux6.IN1
pc_2[9] => Mux6.IN2
pc_2[9] => Mux6.IN3
pc_2[9] => Mux6.IN4
pc_2[9] => Mux6.IN5
pc_2[9] => Mux6.IN6
pc_2[9] => Mux6.IN7
pc_2[9] => Mux6.IN8
pc_2[9] => Mux6.IN9
pc_2[9] => Mux6.IN10
pc_2[9] => Mux6.IN11
pc_2[9] => Mux6.IN12
pc_2[10] => pc_next.DATAB
pc_2[10] => Mux5.IN1
pc_2[10] => Mux5.IN2
pc_2[10] => Mux5.IN3
pc_2[10] => Mux5.IN4
pc_2[10] => Mux5.IN5
pc_2[10] => Mux5.IN6
pc_2[10] => Mux5.IN7
pc_2[10] => Mux5.IN8
pc_2[10] => Mux5.IN9
pc_2[10] => Mux5.IN10
pc_2[10] => Mux5.IN11
pc_2[10] => Mux5.IN12
pc_2[11] => pc_next.DATAB
pc_2[11] => Mux4.IN1
pc_2[11] => Mux4.IN2
pc_2[11] => Mux4.IN3
pc_2[11] => Mux4.IN4
pc_2[11] => Mux4.IN5
pc_2[11] => Mux4.IN6
pc_2[11] => Mux4.IN7
pc_2[11] => Mux4.IN8
pc_2[11] => Mux4.IN9
pc_2[11] => Mux4.IN10
pc_2[11] => Mux4.IN11
pc_2[11] => Mux4.IN12
pc_2[12] => pc_next.DATAB
pc_2[12] => Mux3.IN1
pc_2[12] => Mux3.IN2
pc_2[12] => Mux3.IN3
pc_2[12] => Mux3.IN4
pc_2[12] => Mux3.IN5
pc_2[12] => Mux3.IN6
pc_2[12] => Mux3.IN7
pc_2[12] => Mux3.IN8
pc_2[12] => Mux3.IN9
pc_2[12] => Mux3.IN10
pc_2[12] => Mux3.IN11
pc_2[12] => Mux3.IN12
pc_2[13] => pc_next.DATAB
pc_2[13] => Mux2.IN1
pc_2[13] => Mux2.IN2
pc_2[13] => Mux2.IN3
pc_2[13] => Mux2.IN4
pc_2[13] => Mux2.IN5
pc_2[13] => Mux2.IN6
pc_2[13] => Mux2.IN7
pc_2[13] => Mux2.IN8
pc_2[13] => Mux2.IN9
pc_2[13] => Mux2.IN10
pc_2[13] => Mux2.IN11
pc_2[13] => Mux2.IN12
pc_2[14] => pc_next.DATAB
pc_2[14] => Mux1.IN1
pc_2[14] => Mux1.IN2
pc_2[14] => Mux1.IN3
pc_2[14] => Mux1.IN4
pc_2[14] => Mux1.IN5
pc_2[14] => Mux1.IN6
pc_2[14] => Mux1.IN7
pc_2[14] => Mux1.IN8
pc_2[14] => Mux1.IN9
pc_2[14] => Mux1.IN10
pc_2[14] => Mux1.IN11
pc_2[14] => Mux1.IN12
pc_2[15] => pc_next.DATAB
pc_2[15] => Mux0.IN1
pc_2[15] => Mux0.IN2
pc_2[15] => Mux0.IN3
pc_2[15] => Mux0.IN4
pc_2[15] => Mux0.IN5
pc_2[15] => Mux0.IN6
pc_2[15] => Mux0.IN7
pc_2[15] => Mux0.IN8
pc_2[15] => Mux0.IN9
pc_2[15] => Mux0.IN10
pc_2[15] => Mux0.IN11
pc_2[15] => Mux0.IN12
RB[0] => Mux15.IN13
RB[1] => Mux14.IN13
RB[2] => Mux13.IN13
RB[3] => Mux12.IN13
RB[4] => Mux11.IN13
RB[5] => Mux10.IN13
RB[6] => Mux9.IN13
RB[7] => Mux8.IN13
RB[8] => Mux7.IN13
RB[9] => Mux6.IN13
RB[10] => Mux5.IN13
RB[11] => Mux4.IN13
RB[12] => Mux3.IN13
RB[13] => Mux2.IN13
RB[14] => Mux1.IN13
RB[15] => Mux0.IN13
alu_out[0] => pc_next.DATAA
alu_out[0] => Mux15.IN14
alu_out[0] => Mux15.IN15
alu_out[1] => pc_next.DATAA
alu_out[1] => Mux14.IN14
alu_out[1] => Mux14.IN15
alu_out[2] => pc_next.DATAA
alu_out[2] => Mux13.IN14
alu_out[2] => Mux13.IN15
alu_out[3] => pc_next.DATAA
alu_out[3] => Mux12.IN14
alu_out[3] => Mux12.IN15
alu_out[4] => pc_next.DATAA
alu_out[4] => Mux11.IN14
alu_out[4] => Mux11.IN15
alu_out[5] => pc_next.DATAA
alu_out[5] => Mux10.IN14
alu_out[5] => Mux10.IN15
alu_out[6] => pc_next.DATAA
alu_out[6] => Mux9.IN14
alu_out[6] => Mux9.IN15
alu_out[7] => pc_next.DATAA
alu_out[7] => Mux8.IN14
alu_out[7] => Mux8.IN15
alu_out[8] => pc_next.DATAA
alu_out[8] => Mux7.IN14
alu_out[8] => Mux7.IN15
alu_out[9] => pc_next.DATAA
alu_out[9] => Mux6.IN14
alu_out[9] => Mux6.IN15
alu_out[10] => pc_next.DATAA
alu_out[10] => Mux5.IN14
alu_out[10] => Mux5.IN15
alu_out[11] => pc_next.DATAA
alu_out[11] => Mux4.IN14
alu_out[11] => Mux4.IN15
alu_out[12] => pc_next.DATAA
alu_out[12] => Mux3.IN14
alu_out[12] => Mux3.IN15
alu_out[13] => pc_next.DATAA
alu_out[13] => Mux2.IN14
alu_out[13] => Mux2.IN15
alu_out[14] => pc_next.DATAA
alu_out[14] => Mux1.IN14
alu_out[14] => Mux1.IN15
alu_out[15] => pc_next.DATAA
alu_out[15] => Mux0.IN14
alu_out[15] => Mux0.IN15
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
jump_enable => pc_next.OUTPUTSELECT
pc_next[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pc_next[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pc_next[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pc_next[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pc_next[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
pc_next[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
pc_next[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
pc_next[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
pc_next[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
pc_next[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pc_next[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pc_next[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pc_next[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pc_next[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pc_next[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pc_next[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|BEQ_jcheck:BEQ_JCHECK1
RA[0] => Equal0.IN15
RA[1] => Equal0.IN14
RA[2] => Equal0.IN13
RA[3] => Equal0.IN12
RA[4] => Equal0.IN11
RA[5] => Equal0.IN10
RA[6] => Equal0.IN9
RA[7] => Equal0.IN8
RA[8] => Equal0.IN7
RA[9] => Equal0.IN6
RA[10] => Equal0.IN5
RA[11] => Equal0.IN4
RA[12] => Equal0.IN3
RA[13] => Equal0.IN2
RA[14] => Equal0.IN1
RA[15] => Equal0.IN0
RB[0] => Equal0.IN31
RB[1] => Equal0.IN30
RB[2] => Equal0.IN29
RB[3] => Equal0.IN28
RB[4] => Equal0.IN27
RB[5] => Equal0.IN26
RB[6] => Equal0.IN25
RB[7] => Equal0.IN24
RB[8] => Equal0.IN23
RB[9] => Equal0.IN22
RB[10] => Equal0.IN21
RB[11] => Equal0.IN20
RB[12] => Equal0.IN19
RB[13] => Equal0.IN18
RB[14] => Equal0.IN17
RB[15] => Equal0.IN16
jump_enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|data_mem:data_mem1
clock => ram_block[31][0].CLK
clock => ram_block[31][1].CLK
clock => ram_block[31][2].CLK
clock => ram_block[31][3].CLK
clock => ram_block[31][4].CLK
clock => ram_block[31][5].CLK
clock => ram_block[31][6].CLK
clock => ram_block[31][7].CLK
clock => ram_block[31][8].CLK
clock => ram_block[31][9].CLK
clock => ram_block[31][10].CLK
clock => ram_block[31][11].CLK
clock => ram_block[31][12].CLK
clock => ram_block[31][13].CLK
clock => ram_block[31][14].CLK
clock => ram_block[31][15].CLK
clock => ram_block[30][0].CLK
clock => ram_block[30][1].CLK
clock => ram_block[30][2].CLK
clock => ram_block[30][3].CLK
clock => ram_block[30][4].CLK
clock => ram_block[30][5].CLK
clock => ram_block[30][6].CLK
clock => ram_block[30][7].CLK
clock => ram_block[30][8].CLK
clock => ram_block[30][9].CLK
clock => ram_block[30][10].CLK
clock => ram_block[30][11].CLK
clock => ram_block[30][12].CLK
clock => ram_block[30][13].CLK
clock => ram_block[30][14].CLK
clock => ram_block[30][15].CLK
clock => ram_block[29][0].CLK
clock => ram_block[29][1].CLK
clock => ram_block[29][2].CLK
clock => ram_block[29][3].CLK
clock => ram_block[29][4].CLK
clock => ram_block[29][5].CLK
clock => ram_block[29][6].CLK
clock => ram_block[29][7].CLK
clock => ram_block[29][8].CLK
clock => ram_block[29][9].CLK
clock => ram_block[29][10].CLK
clock => ram_block[29][11].CLK
clock => ram_block[29][12].CLK
clock => ram_block[29][13].CLK
clock => ram_block[29][14].CLK
clock => ram_block[29][15].CLK
clock => ram_block[28][0].CLK
clock => ram_block[28][1].CLK
clock => ram_block[28][2].CLK
clock => ram_block[28][3].CLK
clock => ram_block[28][4].CLK
clock => ram_block[28][5].CLK
clock => ram_block[28][6].CLK
clock => ram_block[28][7].CLK
clock => ram_block[28][8].CLK
clock => ram_block[28][9].CLK
clock => ram_block[28][10].CLK
clock => ram_block[28][11].CLK
clock => ram_block[28][12].CLK
clock => ram_block[28][13].CLK
clock => ram_block[28][14].CLK
clock => ram_block[28][15].CLK
clock => ram_block[27][0].CLK
clock => ram_block[27][1].CLK
clock => ram_block[27][2].CLK
clock => ram_block[27][3].CLK
clock => ram_block[27][4].CLK
clock => ram_block[27][5].CLK
clock => ram_block[27][6].CLK
clock => ram_block[27][7].CLK
clock => ram_block[27][8].CLK
clock => ram_block[27][9].CLK
clock => ram_block[27][10].CLK
clock => ram_block[27][11].CLK
clock => ram_block[27][12].CLK
clock => ram_block[27][13].CLK
clock => ram_block[27][14].CLK
clock => ram_block[27][15].CLK
clock => ram_block[26][0].CLK
clock => ram_block[26][1].CLK
clock => ram_block[26][2].CLK
clock => ram_block[26][3].CLK
clock => ram_block[26][4].CLK
clock => ram_block[26][5].CLK
clock => ram_block[26][6].CLK
clock => ram_block[26][7].CLK
clock => ram_block[26][8].CLK
clock => ram_block[26][9].CLK
clock => ram_block[26][10].CLK
clock => ram_block[26][11].CLK
clock => ram_block[26][12].CLK
clock => ram_block[26][13].CLK
clock => ram_block[26][14].CLK
clock => ram_block[26][15].CLK
clock => ram_block[25][0].CLK
clock => ram_block[25][1].CLK
clock => ram_block[25][2].CLK
clock => ram_block[25][3].CLK
clock => ram_block[25][4].CLK
clock => ram_block[25][5].CLK
clock => ram_block[25][6].CLK
clock => ram_block[25][7].CLK
clock => ram_block[25][8].CLK
clock => ram_block[25][9].CLK
clock => ram_block[25][10].CLK
clock => ram_block[25][11].CLK
clock => ram_block[25][12].CLK
clock => ram_block[25][13].CLK
clock => ram_block[25][14].CLK
clock => ram_block[25][15].CLK
clock => ram_block[24][0].CLK
clock => ram_block[24][1].CLK
clock => ram_block[24][2].CLK
clock => ram_block[24][3].CLK
clock => ram_block[24][4].CLK
clock => ram_block[24][5].CLK
clock => ram_block[24][6].CLK
clock => ram_block[24][7].CLK
clock => ram_block[24][8].CLK
clock => ram_block[24][9].CLK
clock => ram_block[24][10].CLK
clock => ram_block[24][11].CLK
clock => ram_block[24][12].CLK
clock => ram_block[24][13].CLK
clock => ram_block[24][14].CLK
clock => ram_block[24][15].CLK
clock => ram_block[23][0].CLK
clock => ram_block[23][1].CLK
clock => ram_block[23][2].CLK
clock => ram_block[23][3].CLK
clock => ram_block[23][4].CLK
clock => ram_block[23][5].CLK
clock => ram_block[23][6].CLK
clock => ram_block[23][7].CLK
clock => ram_block[23][8].CLK
clock => ram_block[23][9].CLK
clock => ram_block[23][10].CLK
clock => ram_block[23][11].CLK
clock => ram_block[23][12].CLK
clock => ram_block[23][13].CLK
clock => ram_block[23][14].CLK
clock => ram_block[23][15].CLK
clock => ram_block[22][0].CLK
clock => ram_block[22][1].CLK
clock => ram_block[22][2].CLK
clock => ram_block[22][3].CLK
clock => ram_block[22][4].CLK
clock => ram_block[22][5].CLK
clock => ram_block[22][6].CLK
clock => ram_block[22][7].CLK
clock => ram_block[22][8].CLK
clock => ram_block[22][9].CLK
clock => ram_block[22][10].CLK
clock => ram_block[22][11].CLK
clock => ram_block[22][12].CLK
clock => ram_block[22][13].CLK
clock => ram_block[22][14].CLK
clock => ram_block[22][15].CLK
clock => ram_block[21][0].CLK
clock => ram_block[21][1].CLK
clock => ram_block[21][2].CLK
clock => ram_block[21][3].CLK
clock => ram_block[21][4].CLK
clock => ram_block[21][5].CLK
clock => ram_block[21][6].CLK
clock => ram_block[21][7].CLK
clock => ram_block[21][8].CLK
clock => ram_block[21][9].CLK
clock => ram_block[21][10].CLK
clock => ram_block[21][11].CLK
clock => ram_block[21][12].CLK
clock => ram_block[21][13].CLK
clock => ram_block[21][14].CLK
clock => ram_block[21][15].CLK
clock => ram_block[20][0].CLK
clock => ram_block[20][1].CLK
clock => ram_block[20][2].CLK
clock => ram_block[20][3].CLK
clock => ram_block[20][4].CLK
clock => ram_block[20][5].CLK
clock => ram_block[20][6].CLK
clock => ram_block[20][7].CLK
clock => ram_block[20][8].CLK
clock => ram_block[20][9].CLK
clock => ram_block[20][10].CLK
clock => ram_block[20][11].CLK
clock => ram_block[20][12].CLK
clock => ram_block[20][13].CLK
clock => ram_block[20][14].CLK
clock => ram_block[20][15].CLK
clock => ram_block[19][0].CLK
clock => ram_block[19][1].CLK
clock => ram_block[19][2].CLK
clock => ram_block[19][3].CLK
clock => ram_block[19][4].CLK
clock => ram_block[19][5].CLK
clock => ram_block[19][6].CLK
clock => ram_block[19][7].CLK
clock => ram_block[19][8].CLK
clock => ram_block[19][9].CLK
clock => ram_block[19][10].CLK
clock => ram_block[19][11].CLK
clock => ram_block[19][12].CLK
clock => ram_block[19][13].CLK
clock => ram_block[19][14].CLK
clock => ram_block[19][15].CLK
clock => ram_block[18][0].CLK
clock => ram_block[18][1].CLK
clock => ram_block[18][2].CLK
clock => ram_block[18][3].CLK
clock => ram_block[18][4].CLK
clock => ram_block[18][5].CLK
clock => ram_block[18][6].CLK
clock => ram_block[18][7].CLK
clock => ram_block[18][8].CLK
clock => ram_block[18][9].CLK
clock => ram_block[18][10].CLK
clock => ram_block[18][11].CLK
clock => ram_block[18][12].CLK
clock => ram_block[18][13].CLK
clock => ram_block[18][14].CLK
clock => ram_block[18][15].CLK
clock => ram_block[17][0].CLK
clock => ram_block[17][1].CLK
clock => ram_block[17][2].CLK
clock => ram_block[17][3].CLK
clock => ram_block[17][4].CLK
clock => ram_block[17][5].CLK
clock => ram_block[17][6].CLK
clock => ram_block[17][7].CLK
clock => ram_block[17][8].CLK
clock => ram_block[17][9].CLK
clock => ram_block[17][10].CLK
clock => ram_block[17][11].CLK
clock => ram_block[17][12].CLK
clock => ram_block[17][13].CLK
clock => ram_block[17][14].CLK
clock => ram_block[17][15].CLK
clock => ram_block[16][0].CLK
clock => ram_block[16][1].CLK
clock => ram_block[16][2].CLK
clock => ram_block[16][3].CLK
clock => ram_block[16][4].CLK
clock => ram_block[16][5].CLK
clock => ram_block[16][6].CLK
clock => ram_block[16][7].CLK
clock => ram_block[16][8].CLK
clock => ram_block[16][9].CLK
clock => ram_block[16][10].CLK
clock => ram_block[16][11].CLK
clock => ram_block[16][12].CLK
clock => ram_block[16][13].CLK
clock => ram_block[16][14].CLK
clock => ram_block[16][15].CLK
clock => ram_block[15][0].CLK
clock => ram_block[15][1].CLK
clock => ram_block[15][2].CLK
clock => ram_block[15][3].CLK
clock => ram_block[15][4].CLK
clock => ram_block[15][5].CLK
clock => ram_block[15][6].CLK
clock => ram_block[15][7].CLK
clock => ram_block[15][8].CLK
clock => ram_block[15][9].CLK
clock => ram_block[15][10].CLK
clock => ram_block[15][11].CLK
clock => ram_block[15][12].CLK
clock => ram_block[15][13].CLK
clock => ram_block[15][14].CLK
clock => ram_block[15][15].CLK
clock => ram_block[14][0].CLK
clock => ram_block[14][1].CLK
clock => ram_block[14][2].CLK
clock => ram_block[14][3].CLK
clock => ram_block[14][4].CLK
clock => ram_block[14][5].CLK
clock => ram_block[14][6].CLK
clock => ram_block[14][7].CLK
clock => ram_block[14][8].CLK
clock => ram_block[14][9].CLK
clock => ram_block[14][10].CLK
clock => ram_block[14][11].CLK
clock => ram_block[14][12].CLK
clock => ram_block[14][13].CLK
clock => ram_block[14][14].CLK
clock => ram_block[14][15].CLK
clock => ram_block[13][0].CLK
clock => ram_block[13][1].CLK
clock => ram_block[13][2].CLK
clock => ram_block[13][3].CLK
clock => ram_block[13][4].CLK
clock => ram_block[13][5].CLK
clock => ram_block[13][6].CLK
clock => ram_block[13][7].CLK
clock => ram_block[13][8].CLK
clock => ram_block[13][9].CLK
clock => ram_block[13][10].CLK
clock => ram_block[13][11].CLK
clock => ram_block[13][12].CLK
clock => ram_block[13][13].CLK
clock => ram_block[13][14].CLK
clock => ram_block[13][15].CLK
clock => ram_block[12][0].CLK
clock => ram_block[12][1].CLK
clock => ram_block[12][2].CLK
clock => ram_block[12][3].CLK
clock => ram_block[12][4].CLK
clock => ram_block[12][5].CLK
clock => ram_block[12][6].CLK
clock => ram_block[12][7].CLK
clock => ram_block[12][8].CLK
clock => ram_block[12][9].CLK
clock => ram_block[12][10].CLK
clock => ram_block[12][11].CLK
clock => ram_block[12][12].CLK
clock => ram_block[12][13].CLK
clock => ram_block[12][14].CLK
clock => ram_block[12][15].CLK
clock => ram_block[11][0].CLK
clock => ram_block[11][1].CLK
clock => ram_block[11][2].CLK
clock => ram_block[11][3].CLK
clock => ram_block[11][4].CLK
clock => ram_block[11][5].CLK
clock => ram_block[11][6].CLK
clock => ram_block[11][7].CLK
clock => ram_block[11][8].CLK
clock => ram_block[11][9].CLK
clock => ram_block[11][10].CLK
clock => ram_block[11][11].CLK
clock => ram_block[11][12].CLK
clock => ram_block[11][13].CLK
clock => ram_block[11][14].CLK
clock => ram_block[11][15].CLK
clock => ram_block[10][0].CLK
clock => ram_block[10][1].CLK
clock => ram_block[10][2].CLK
clock => ram_block[10][3].CLK
clock => ram_block[10][4].CLK
clock => ram_block[10][5].CLK
clock => ram_block[10][6].CLK
clock => ram_block[10][7].CLK
clock => ram_block[10][8].CLK
clock => ram_block[10][9].CLK
clock => ram_block[10][10].CLK
clock => ram_block[10][11].CLK
clock => ram_block[10][12].CLK
clock => ram_block[10][13].CLK
clock => ram_block[10][14].CLK
clock => ram_block[10][15].CLK
clock => ram_block[9][0].CLK
clock => ram_block[9][1].CLK
clock => ram_block[9][2].CLK
clock => ram_block[9][3].CLK
clock => ram_block[9][4].CLK
clock => ram_block[9][5].CLK
clock => ram_block[9][6].CLK
clock => ram_block[9][7].CLK
clock => ram_block[9][8].CLK
clock => ram_block[9][9].CLK
clock => ram_block[9][10].CLK
clock => ram_block[9][11].CLK
clock => ram_block[9][12].CLK
clock => ram_block[9][13].CLK
clock => ram_block[9][14].CLK
clock => ram_block[9][15].CLK
clock => ram_block[8][0].CLK
clock => ram_block[8][1].CLK
clock => ram_block[8][2].CLK
clock => ram_block[8][3].CLK
clock => ram_block[8][4].CLK
clock => ram_block[8][5].CLK
clock => ram_block[8][6].CLK
clock => ram_block[8][7].CLK
clock => ram_block[8][8].CLK
clock => ram_block[8][9].CLK
clock => ram_block[8][10].CLK
clock => ram_block[8][11].CLK
clock => ram_block[8][12].CLK
clock => ram_block[8][13].CLK
clock => ram_block[8][14].CLK
clock => ram_block[8][15].CLK
clock => ram_block[7][0].CLK
clock => ram_block[7][1].CLK
clock => ram_block[7][2].CLK
clock => ram_block[7][3].CLK
clock => ram_block[7][4].CLK
clock => ram_block[7][5].CLK
clock => ram_block[7][6].CLK
clock => ram_block[7][7].CLK
clock => ram_block[7][8].CLK
clock => ram_block[7][9].CLK
clock => ram_block[7][10].CLK
clock => ram_block[7][11].CLK
clock => ram_block[7][12].CLK
clock => ram_block[7][13].CLK
clock => ram_block[7][14].CLK
clock => ram_block[7][15].CLK
clock => ram_block[6][0].CLK
clock => ram_block[6][1].CLK
clock => ram_block[6][2].CLK
clock => ram_block[6][3].CLK
clock => ram_block[6][4].CLK
clock => ram_block[6][5].CLK
clock => ram_block[6][6].CLK
clock => ram_block[6][7].CLK
clock => ram_block[6][8].CLK
clock => ram_block[6][9].CLK
clock => ram_block[6][10].CLK
clock => ram_block[6][11].CLK
clock => ram_block[6][12].CLK
clock => ram_block[6][13].CLK
clock => ram_block[6][14].CLK
clock => ram_block[6][15].CLK
clock => ram_block[5][0].CLK
clock => ram_block[5][1].CLK
clock => ram_block[5][2].CLK
clock => ram_block[5][3].CLK
clock => ram_block[5][4].CLK
clock => ram_block[5][5].CLK
clock => ram_block[5][6].CLK
clock => ram_block[5][7].CLK
clock => ram_block[5][8].CLK
clock => ram_block[5][9].CLK
clock => ram_block[5][10].CLK
clock => ram_block[5][11].CLK
clock => ram_block[5][12].CLK
clock => ram_block[5][13].CLK
clock => ram_block[5][14].CLK
clock => ram_block[5][15].CLK
clock => ram_block[4][0].CLK
clock => ram_block[4][1].CLK
clock => ram_block[4][2].CLK
clock => ram_block[4][3].CLK
clock => ram_block[4][4].CLK
clock => ram_block[4][5].CLK
clock => ram_block[4][6].CLK
clock => ram_block[4][7].CLK
clock => ram_block[4][8].CLK
clock => ram_block[4][9].CLK
clock => ram_block[4][10].CLK
clock => ram_block[4][11].CLK
clock => ram_block[4][12].CLK
clock => ram_block[4][13].CLK
clock => ram_block[4][14].CLK
clock => ram_block[4][15].CLK
clock => ram_block[3][0].CLK
clock => ram_block[3][1].CLK
clock => ram_block[3][2].CLK
clock => ram_block[3][3].CLK
clock => ram_block[3][4].CLK
clock => ram_block[3][5].CLK
clock => ram_block[3][6].CLK
clock => ram_block[3][7].CLK
clock => ram_block[3][8].CLK
clock => ram_block[3][9].CLK
clock => ram_block[3][10].CLK
clock => ram_block[3][11].CLK
clock => ram_block[3][12].CLK
clock => ram_block[3][13].CLK
clock => ram_block[3][14].CLK
clock => ram_block[3][15].CLK
clock => ram_block[2][0].CLK
clock => ram_block[2][1].CLK
clock => ram_block[2][2].CLK
clock => ram_block[2][3].CLK
clock => ram_block[2][4].CLK
clock => ram_block[2][5].CLK
clock => ram_block[2][6].CLK
clock => ram_block[2][7].CLK
clock => ram_block[2][8].CLK
clock => ram_block[2][9].CLK
clock => ram_block[2][10].CLK
clock => ram_block[2][11].CLK
clock => ram_block[2][12].CLK
clock => ram_block[2][13].CLK
clock => ram_block[2][14].CLK
clock => ram_block[2][15].CLK
clock => ram_block[1][0].CLK
clock => ram_block[1][1].CLK
clock => ram_block[1][2].CLK
clock => ram_block[1][3].CLK
clock => ram_block[1][4].CLK
clock => ram_block[1][5].CLK
clock => ram_block[1][6].CLK
clock => ram_block[1][7].CLK
clock => ram_block[1][8].CLK
clock => ram_block[1][9].CLK
clock => ram_block[1][10].CLK
clock => ram_block[1][11].CLK
clock => ram_block[1][12].CLK
clock => ram_block[1][13].CLK
clock => ram_block[1][14].CLK
clock => ram_block[1][15].CLK
clock => ram_block[0][0].CLK
clock => ram_block[0][1].CLK
clock => ram_block[0][2].CLK
clock => ram_block[0][3].CLK
clock => ram_block[0][4].CLK
clock => ram_block[0][5].CLK
clock => ram_block[0][6].CLK
clock => ram_block[0][7].CLK
clock => ram_block[0][8].CLK
clock => ram_block[0][9].CLK
clock => ram_block[0][10].CLK
clock => ram_block[0][11].CLK
clock => ram_block[0][12].CLK
clock => ram_block[0][13].CLK
clock => ram_block[0][14].CLK
clock => ram_block[0][15].CLK
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[0] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[1] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[2] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[3] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[4] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[5] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[6] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[7] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[8] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[9] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[10] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[11] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[12] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[13] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[14] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_data_in[15] => ram_block.DATAB
ram_address[0] => Decoder0.IN4
ram_address[0] => Mux0.IN4
ram_address[0] => Mux1.IN4
ram_address[0] => Mux2.IN4
ram_address[0] => Mux3.IN4
ram_address[0] => Mux4.IN4
ram_address[0] => Mux5.IN4
ram_address[0] => Mux6.IN4
ram_address[0] => Mux7.IN4
ram_address[0] => Mux8.IN4
ram_address[0] => Mux9.IN4
ram_address[0] => Mux10.IN4
ram_address[0] => Mux11.IN4
ram_address[0] => Mux12.IN4
ram_address[0] => Mux13.IN4
ram_address[0] => Mux14.IN4
ram_address[0] => Mux15.IN4
ram_address[1] => Decoder0.IN3
ram_address[1] => Mux0.IN3
ram_address[1] => Mux1.IN3
ram_address[1] => Mux2.IN3
ram_address[1] => Mux3.IN3
ram_address[1] => Mux4.IN3
ram_address[1] => Mux5.IN3
ram_address[1] => Mux6.IN3
ram_address[1] => Mux7.IN3
ram_address[1] => Mux8.IN3
ram_address[1] => Mux9.IN3
ram_address[1] => Mux10.IN3
ram_address[1] => Mux11.IN3
ram_address[1] => Mux12.IN3
ram_address[1] => Mux13.IN3
ram_address[1] => Mux14.IN3
ram_address[1] => Mux15.IN3
ram_address[2] => Decoder0.IN2
ram_address[2] => Mux0.IN2
ram_address[2] => Mux1.IN2
ram_address[2] => Mux2.IN2
ram_address[2] => Mux3.IN2
ram_address[2] => Mux4.IN2
ram_address[2] => Mux5.IN2
ram_address[2] => Mux6.IN2
ram_address[2] => Mux7.IN2
ram_address[2] => Mux8.IN2
ram_address[2] => Mux9.IN2
ram_address[2] => Mux10.IN2
ram_address[2] => Mux11.IN2
ram_address[2] => Mux12.IN2
ram_address[2] => Mux13.IN2
ram_address[2] => Mux14.IN2
ram_address[2] => Mux15.IN2
ram_address[3] => Decoder0.IN1
ram_address[3] => Mux0.IN1
ram_address[3] => Mux1.IN1
ram_address[3] => Mux2.IN1
ram_address[3] => Mux3.IN1
ram_address[3] => Mux4.IN1
ram_address[3] => Mux5.IN1
ram_address[3] => Mux6.IN1
ram_address[3] => Mux7.IN1
ram_address[3] => Mux8.IN1
ram_address[3] => Mux9.IN1
ram_address[3] => Mux10.IN1
ram_address[3] => Mux11.IN1
ram_address[3] => Mux12.IN1
ram_address[3] => Mux13.IN1
ram_address[3] => Mux14.IN1
ram_address[3] => Mux15.IN1
ram_address[4] => Decoder0.IN0
ram_address[4] => Mux0.IN0
ram_address[4] => Mux1.IN0
ram_address[4] => Mux2.IN0
ram_address[4] => Mux3.IN0
ram_address[4] => Mux4.IN0
ram_address[4] => Mux5.IN0
ram_address[4] => Mux6.IN0
ram_address[4] => Mux7.IN0
ram_address[4] => Mux8.IN0
ram_address[4] => Mux9.IN0
ram_address[4] => Mux10.IN0
ram_address[4] => Mux11.IN0
ram_address[4] => Mux12.IN0
ram_address[4] => Mux13.IN0
ram_address[4] => Mux14.IN0
ram_address[4] => Mux15.IN0
ram_address[5] => ~NO_FANOUT~
ram_address[6] => ~NO_FANOUT~
ram_address[7] => ~NO_FANOUT~
ram_address[8] => ~NO_FANOUT~
ram_address[9] => ~NO_FANOUT~
ram_address[10] => ~NO_FANOUT~
ram_address[11] => ~NO_FANOUT~
ram_address[12] => ~NO_FANOUT~
ram_address[13] => ~NO_FANOUT~
ram_address[14] => ~NO_FANOUT~
ram_address[15] => ~NO_FANOUT~
ram_write_enable => ram_block[31][1].ENA
ram_write_enable => ram_block[31][0].ENA
ram_write_enable => ram_block[0][15].ENA
ram_write_enable => ram_block[0][14].ENA
ram_write_enable => ram_block[0][13].ENA
ram_write_enable => ram_block[0][12].ENA
ram_write_enable => ram_block[0][11].ENA
ram_write_enable => ram_block[0][10].ENA
ram_write_enable => ram_block[0][9].ENA
ram_write_enable => ram_block[0][8].ENA
ram_write_enable => ram_block[0][7].ENA
ram_write_enable => ram_block[0][6].ENA
ram_write_enable => ram_block[0][5].ENA
ram_write_enable => ram_block[0][4].ENA
ram_write_enable => ram_block[0][3].ENA
ram_write_enable => ram_block[0][2].ENA
ram_write_enable => ram_block[0][1].ENA
ram_write_enable => ram_block[0][0].ENA
ram_write_enable => ram_block[1][15].ENA
ram_write_enable => ram_block[1][14].ENA
ram_write_enable => ram_block[1][13].ENA
ram_write_enable => ram_block[1][12].ENA
ram_write_enable => ram_block[1][11].ENA
ram_write_enable => ram_block[1][10].ENA
ram_write_enable => ram_block[1][9].ENA
ram_write_enable => ram_block[1][8].ENA
ram_write_enable => ram_block[1][7].ENA
ram_write_enable => ram_block[1][6].ENA
ram_write_enable => ram_block[1][5].ENA
ram_write_enable => ram_block[1][4].ENA
ram_write_enable => ram_block[1][3].ENA
ram_write_enable => ram_block[1][2].ENA
ram_write_enable => ram_block[1][1].ENA
ram_write_enable => ram_block[1][0].ENA
ram_write_enable => ram_block[2][15].ENA
ram_write_enable => ram_block[2][14].ENA
ram_write_enable => ram_block[2][13].ENA
ram_write_enable => ram_block[2][12].ENA
ram_write_enable => ram_block[2][11].ENA
ram_write_enable => ram_block[2][10].ENA
ram_write_enable => ram_block[2][9].ENA
ram_write_enable => ram_block[2][8].ENA
ram_write_enable => ram_block[2][7].ENA
ram_write_enable => ram_block[2][6].ENA
ram_write_enable => ram_block[2][5].ENA
ram_write_enable => ram_block[2][4].ENA
ram_write_enable => ram_block[2][3].ENA
ram_write_enable => ram_block[2][2].ENA
ram_write_enable => ram_block[2][1].ENA
ram_write_enable => ram_block[2][0].ENA
ram_write_enable => ram_block[3][15].ENA
ram_write_enable => ram_block[3][14].ENA
ram_write_enable => ram_block[3][13].ENA
ram_write_enable => ram_block[3][12].ENA
ram_write_enable => ram_block[3][11].ENA
ram_write_enable => ram_block[3][10].ENA
ram_write_enable => ram_block[3][9].ENA
ram_write_enable => ram_block[3][8].ENA
ram_write_enable => ram_block[3][7].ENA
ram_write_enable => ram_block[3][6].ENA
ram_write_enable => ram_block[3][5].ENA
ram_write_enable => ram_block[3][4].ENA
ram_write_enable => ram_block[3][3].ENA
ram_write_enable => ram_block[3][2].ENA
ram_write_enable => ram_block[3][1].ENA
ram_write_enable => ram_block[3][0].ENA
ram_write_enable => ram_block[4][15].ENA
ram_write_enable => ram_block[4][14].ENA
ram_write_enable => ram_block[4][13].ENA
ram_write_enable => ram_block[4][12].ENA
ram_write_enable => ram_block[4][11].ENA
ram_write_enable => ram_block[4][10].ENA
ram_write_enable => ram_block[4][9].ENA
ram_write_enable => ram_block[4][8].ENA
ram_write_enable => ram_block[4][7].ENA
ram_write_enable => ram_block[4][6].ENA
ram_write_enable => ram_block[4][5].ENA
ram_write_enable => ram_block[4][4].ENA
ram_write_enable => ram_block[4][3].ENA
ram_write_enable => ram_block[4][2].ENA
ram_write_enable => ram_block[4][1].ENA
ram_write_enable => ram_block[4][0].ENA
ram_write_enable => ram_block[5][15].ENA
ram_write_enable => ram_block[5][14].ENA
ram_write_enable => ram_block[5][13].ENA
ram_write_enable => ram_block[5][12].ENA
ram_write_enable => ram_block[5][11].ENA
ram_write_enable => ram_block[5][10].ENA
ram_write_enable => ram_block[5][9].ENA
ram_write_enable => ram_block[5][8].ENA
ram_write_enable => ram_block[5][7].ENA
ram_write_enable => ram_block[5][6].ENA
ram_write_enable => ram_block[5][5].ENA
ram_write_enable => ram_block[5][4].ENA
ram_write_enable => ram_block[5][3].ENA
ram_write_enable => ram_block[5][2].ENA
ram_write_enable => ram_block[5][1].ENA
ram_write_enable => ram_block[5][0].ENA
ram_write_enable => ram_block[6][15].ENA
ram_write_enable => ram_block[6][14].ENA
ram_write_enable => ram_block[6][13].ENA
ram_write_enable => ram_block[6][12].ENA
ram_write_enable => ram_block[6][11].ENA
ram_write_enable => ram_block[6][10].ENA
ram_write_enable => ram_block[6][9].ENA
ram_write_enable => ram_block[6][8].ENA
ram_write_enable => ram_block[6][7].ENA
ram_write_enable => ram_block[6][6].ENA
ram_write_enable => ram_block[6][5].ENA
ram_write_enable => ram_block[6][4].ENA
ram_write_enable => ram_block[6][3].ENA
ram_write_enable => ram_block[6][2].ENA
ram_write_enable => ram_block[6][1].ENA
ram_write_enable => ram_block[6][0].ENA
ram_write_enable => ram_block[7][15].ENA
ram_write_enable => ram_block[7][14].ENA
ram_write_enable => ram_block[7][13].ENA
ram_write_enable => ram_block[7][12].ENA
ram_write_enable => ram_block[7][11].ENA
ram_write_enable => ram_block[7][10].ENA
ram_write_enable => ram_block[7][9].ENA
ram_write_enable => ram_block[7][8].ENA
ram_write_enable => ram_block[7][7].ENA
ram_write_enable => ram_block[7][6].ENA
ram_write_enable => ram_block[7][5].ENA
ram_write_enable => ram_block[7][4].ENA
ram_write_enable => ram_block[7][3].ENA
ram_write_enable => ram_block[7][2].ENA
ram_write_enable => ram_block[7][1].ENA
ram_write_enable => ram_block[11][0].ENA
ram_write_enable => ram_block[12][15].ENA
ram_write_enable => ram_block[12][14].ENA
ram_write_enable => ram_block[12][13].ENA
ram_write_enable => ram_block[12][12].ENA
ram_write_enable => ram_block[12][11].ENA
ram_write_enable => ram_block[12][10].ENA
ram_write_enable => ram_block[12][9].ENA
ram_write_enable => ram_block[12][8].ENA
ram_write_enable => ram_block[12][7].ENA
ram_write_enable => ram_block[12][6].ENA
ram_write_enable => ram_block[12][5].ENA
ram_write_enable => ram_block[12][4].ENA
ram_write_enable => ram_block[12][3].ENA
ram_write_enable => ram_block[12][2].ENA
ram_write_enable => ram_block[12][1].ENA
ram_write_enable => ram_block[12][0].ENA
ram_write_enable => ram_block[13][15].ENA
ram_write_enable => ram_block[13][14].ENA
ram_write_enable => ram_block[13][13].ENA
ram_write_enable => ram_block[13][12].ENA
ram_write_enable => ram_block[13][11].ENA
ram_write_enable => ram_block[13][10].ENA
ram_write_enable => ram_block[13][9].ENA
ram_write_enable => ram_block[13][8].ENA
ram_write_enable => ram_block[13][7].ENA
ram_write_enable => ram_block[13][6].ENA
ram_write_enable => ram_block[13][5].ENA
ram_write_enable => ram_block[13][4].ENA
ram_write_enable => ram_block[13][3].ENA
ram_write_enable => ram_block[13][2].ENA
ram_write_enable => ram_block[13][1].ENA
ram_write_enable => ram_block[31][2].ENA
ram_write_enable => ram_block[31][3].ENA
ram_write_enable => ram_block[31][4].ENA
ram_write_enable => ram_block[31][5].ENA
ram_write_enable => ram_block[31][6].ENA
ram_write_enable => ram_block[31][7].ENA
ram_write_enable => ram_block[31][8].ENA
ram_write_enable => ram_block[31][9].ENA
ram_write_enable => ram_block[31][10].ENA
ram_write_enable => ram_block[31][11].ENA
ram_write_enable => ram_block[31][12].ENA
ram_write_enable => ram_block[31][13].ENA
ram_write_enable => ram_block[31][14].ENA
ram_write_enable => ram_block[31][15].ENA
ram_write_enable => ram_block[30][0].ENA
ram_write_enable => ram_block[30][1].ENA
ram_write_enable => ram_block[30][2].ENA
ram_write_enable => ram_block[30][3].ENA
ram_write_enable => ram_block[30][4].ENA
ram_write_enable => ram_block[30][5].ENA
ram_write_enable => ram_block[30][6].ENA
ram_write_enable => ram_block[30][7].ENA
ram_write_enable => ram_block[30][8].ENA
ram_write_enable => ram_block[30][9].ENA
ram_write_enable => ram_block[30][10].ENA
ram_write_enable => ram_block[30][11].ENA
ram_write_enable => ram_block[30][12].ENA
ram_write_enable => ram_block[30][13].ENA
ram_write_enable => ram_block[30][14].ENA
ram_write_enable => ram_block[30][15].ENA
ram_write_enable => ram_block[29][0].ENA
ram_write_enable => ram_block[29][1].ENA
ram_write_enable => ram_block[29][2].ENA
ram_write_enable => ram_block[29][3].ENA
ram_write_enable => ram_block[29][4].ENA
ram_write_enable => ram_block[29][5].ENA
ram_write_enable => ram_block[29][6].ENA
ram_write_enable => ram_block[29][7].ENA
ram_write_enable => ram_block[29][8].ENA
ram_write_enable => ram_block[29][9].ENA
ram_write_enable => ram_block[29][10].ENA
ram_write_enable => ram_block[29][11].ENA
ram_write_enable => ram_block[29][12].ENA
ram_write_enable => ram_block[29][13].ENA
ram_write_enable => ram_block[29][14].ENA
ram_write_enable => ram_block[29][15].ENA
ram_write_enable => ram_block[28][0].ENA
ram_write_enable => ram_block[28][1].ENA
ram_write_enable => ram_block[28][2].ENA
ram_write_enable => ram_block[28][3].ENA
ram_write_enable => ram_block[28][4].ENA
ram_write_enable => ram_block[28][5].ENA
ram_write_enable => ram_block[28][6].ENA
ram_write_enable => ram_block[28][7].ENA
ram_write_enable => ram_block[28][8].ENA
ram_write_enable => ram_block[28][9].ENA
ram_write_enable => ram_block[28][10].ENA
ram_write_enable => ram_block[28][11].ENA
ram_write_enable => ram_block[28][12].ENA
ram_write_enable => ram_block[28][13].ENA
ram_write_enable => ram_block[28][14].ENA
ram_write_enable => ram_block[28][15].ENA
ram_write_enable => ram_block[27][0].ENA
ram_write_enable => ram_block[27][1].ENA
ram_write_enable => ram_block[27][2].ENA
ram_write_enable => ram_block[27][3].ENA
ram_write_enable => ram_block[27][4].ENA
ram_write_enable => ram_block[27][5].ENA
ram_write_enable => ram_block[27][6].ENA
ram_write_enable => ram_block[27][7].ENA
ram_write_enable => ram_block[27][8].ENA
ram_write_enable => ram_block[27][9].ENA
ram_write_enable => ram_block[27][10].ENA
ram_write_enable => ram_block[27][11].ENA
ram_write_enable => ram_block[27][12].ENA
ram_write_enable => ram_block[27][13].ENA
ram_write_enable => ram_block[27][14].ENA
ram_write_enable => ram_block[27][15].ENA
ram_write_enable => ram_block[26][0].ENA
ram_write_enable => ram_block[26][1].ENA
ram_write_enable => ram_block[26][2].ENA
ram_write_enable => ram_block[26][3].ENA
ram_write_enable => ram_block[26][4].ENA
ram_write_enable => ram_block[26][5].ENA
ram_write_enable => ram_block[26][6].ENA
ram_write_enable => ram_block[26][7].ENA
ram_write_enable => ram_block[26][8].ENA
ram_write_enable => ram_block[26][9].ENA
ram_write_enable => ram_block[26][10].ENA
ram_write_enable => ram_block[26][11].ENA
ram_write_enable => ram_block[26][12].ENA
ram_write_enable => ram_block[26][13].ENA
ram_write_enable => ram_block[26][14].ENA
ram_write_enable => ram_block[26][15].ENA
ram_write_enable => ram_block[25][0].ENA
ram_write_enable => ram_block[25][1].ENA
ram_write_enable => ram_block[25][2].ENA
ram_write_enable => ram_block[25][3].ENA
ram_write_enable => ram_block[25][4].ENA
ram_write_enable => ram_block[25][5].ENA
ram_write_enable => ram_block[25][6].ENA
ram_write_enable => ram_block[25][7].ENA
ram_write_enable => ram_block[25][8].ENA
ram_write_enable => ram_block[25][9].ENA
ram_write_enable => ram_block[25][10].ENA
ram_write_enable => ram_block[25][11].ENA
ram_write_enable => ram_block[25][12].ENA
ram_write_enable => ram_block[25][13].ENA
ram_write_enable => ram_block[25][14].ENA
ram_write_enable => ram_block[25][15].ENA
ram_write_enable => ram_block[24][0].ENA
ram_write_enable => ram_block[24][1].ENA
ram_write_enable => ram_block[24][2].ENA
ram_write_enable => ram_block[24][3].ENA
ram_write_enable => ram_block[24][4].ENA
ram_write_enable => ram_block[24][5].ENA
ram_write_enable => ram_block[24][6].ENA
ram_write_enable => ram_block[24][7].ENA
ram_write_enable => ram_block[24][8].ENA
ram_write_enable => ram_block[24][9].ENA
ram_write_enable => ram_block[24][10].ENA
ram_write_enable => ram_block[24][11].ENA
ram_write_enable => ram_block[24][12].ENA
ram_write_enable => ram_block[24][13].ENA
ram_write_enable => ram_block[24][14].ENA
ram_write_enable => ram_block[24][15].ENA
ram_write_enable => ram_block[23][0].ENA
ram_write_enable => ram_block[23][1].ENA
ram_write_enable => ram_block[23][2].ENA
ram_write_enable => ram_block[23][3].ENA
ram_write_enable => ram_block[23][4].ENA
ram_write_enable => ram_block[23][5].ENA
ram_write_enable => ram_block[23][6].ENA
ram_write_enable => ram_block[23][7].ENA
ram_write_enable => ram_block[23][8].ENA
ram_write_enable => ram_block[23][9].ENA
ram_write_enable => ram_block[23][10].ENA
ram_write_enable => ram_block[23][11].ENA
ram_write_enable => ram_block[23][12].ENA
ram_write_enable => ram_block[23][13].ENA
ram_write_enable => ram_block[23][14].ENA
ram_write_enable => ram_block[23][15].ENA
ram_write_enable => ram_block[22][0].ENA
ram_write_enable => ram_block[22][1].ENA
ram_write_enable => ram_block[22][2].ENA
ram_write_enable => ram_block[22][3].ENA
ram_write_enable => ram_block[22][4].ENA
ram_write_enable => ram_block[22][5].ENA
ram_write_enable => ram_block[22][6].ENA
ram_write_enable => ram_block[22][7].ENA
ram_write_enable => ram_block[22][8].ENA
ram_write_enable => ram_block[22][9].ENA
ram_write_enable => ram_block[22][10].ENA
ram_write_enable => ram_block[22][11].ENA
ram_write_enable => ram_block[22][12].ENA
ram_write_enable => ram_block[22][13].ENA
ram_write_enable => ram_block[22][14].ENA
ram_write_enable => ram_block[22][15].ENA
ram_write_enable => ram_block[21][0].ENA
ram_write_enable => ram_block[21][1].ENA
ram_write_enable => ram_block[21][2].ENA
ram_write_enable => ram_block[21][3].ENA
ram_write_enable => ram_block[21][4].ENA
ram_write_enable => ram_block[21][5].ENA
ram_write_enable => ram_block[21][6].ENA
ram_write_enable => ram_block[21][7].ENA
ram_write_enable => ram_block[21][8].ENA
ram_write_enable => ram_block[21][9].ENA
ram_write_enable => ram_block[21][10].ENA
ram_write_enable => ram_block[21][11].ENA
ram_write_enable => ram_block[21][12].ENA
ram_write_enable => ram_block[21][13].ENA
ram_write_enable => ram_block[21][14].ENA
ram_write_enable => ram_block[21][15].ENA
ram_write_enable => ram_block[20][0].ENA
ram_write_enable => ram_block[20][1].ENA
ram_write_enable => ram_block[20][2].ENA
ram_write_enable => ram_block[20][3].ENA
ram_write_enable => ram_block[20][4].ENA
ram_write_enable => ram_block[20][5].ENA
ram_write_enable => ram_block[20][6].ENA
ram_write_enable => ram_block[20][7].ENA
ram_write_enable => ram_block[20][8].ENA
ram_write_enable => ram_block[20][9].ENA
ram_write_enable => ram_block[20][10].ENA
ram_write_enable => ram_block[20][11].ENA
ram_write_enable => ram_block[20][12].ENA
ram_write_enable => ram_block[20][13].ENA
ram_write_enable => ram_block[20][14].ENA
ram_write_enable => ram_block[20][15].ENA
ram_write_enable => ram_block[19][0].ENA
ram_write_enable => ram_block[19][1].ENA
ram_write_enable => ram_block[19][2].ENA
ram_write_enable => ram_block[19][3].ENA
ram_write_enable => ram_block[19][4].ENA
ram_write_enable => ram_block[19][5].ENA
ram_write_enable => ram_block[19][6].ENA
ram_write_enable => ram_block[19][7].ENA
ram_write_enable => ram_block[19][8].ENA
ram_write_enable => ram_block[19][9].ENA
ram_write_enable => ram_block[19][10].ENA
ram_write_enable => ram_block[19][11].ENA
ram_write_enable => ram_block[19][12].ENA
ram_write_enable => ram_block[19][13].ENA
ram_write_enable => ram_block[19][14].ENA
ram_write_enable => ram_block[19][15].ENA
ram_write_enable => ram_block[18][0].ENA
ram_write_enable => ram_block[18][1].ENA
ram_write_enable => ram_block[18][2].ENA
ram_write_enable => ram_block[18][3].ENA
ram_write_enable => ram_block[18][4].ENA
ram_write_enable => ram_block[18][5].ENA
ram_write_enable => ram_block[18][6].ENA
ram_write_enable => ram_block[18][7].ENA
ram_write_enable => ram_block[18][8].ENA
ram_write_enable => ram_block[18][9].ENA
ram_write_enable => ram_block[18][10].ENA
ram_write_enable => ram_block[18][11].ENA
ram_write_enable => ram_block[18][12].ENA
ram_write_enable => ram_block[18][13].ENA
ram_write_enable => ram_block[18][14].ENA
ram_write_enable => ram_block[18][15].ENA
ram_write_enable => ram_block[17][0].ENA
ram_write_enable => ram_block[17][1].ENA
ram_write_enable => ram_block[17][2].ENA
ram_write_enable => ram_block[17][3].ENA
ram_write_enable => ram_block[17][4].ENA
ram_write_enable => ram_block[17][5].ENA
ram_write_enable => ram_block[17][6].ENA
ram_write_enable => ram_block[17][7].ENA
ram_write_enable => ram_block[17][8].ENA
ram_write_enable => ram_block[17][9].ENA
ram_write_enable => ram_block[17][10].ENA
ram_write_enable => ram_block[17][11].ENA
ram_write_enable => ram_block[17][12].ENA
ram_write_enable => ram_block[17][13].ENA
ram_write_enable => ram_block[17][14].ENA
ram_write_enable => ram_block[17][15].ENA
ram_write_enable => ram_block[16][0].ENA
ram_write_enable => ram_block[16][1].ENA
ram_write_enable => ram_block[16][2].ENA
ram_write_enable => ram_block[16][3].ENA
ram_write_enable => ram_block[16][4].ENA
ram_write_enable => ram_block[16][5].ENA
ram_write_enable => ram_block[16][6].ENA
ram_write_enable => ram_block[16][7].ENA
ram_write_enable => ram_block[16][8].ENA
ram_write_enable => ram_block[16][9].ENA
ram_write_enable => ram_block[16][10].ENA
ram_write_enable => ram_block[16][11].ENA
ram_write_enable => ram_block[16][12].ENA
ram_write_enable => ram_block[16][13].ENA
ram_write_enable => ram_block[16][14].ENA
ram_write_enable => ram_block[16][15].ENA
ram_write_enable => ram_block[15][0].ENA
ram_write_enable => ram_block[15][1].ENA
ram_write_enable => ram_block[15][2].ENA
ram_write_enable => ram_block[15][3].ENA
ram_write_enable => ram_block[15][4].ENA
ram_write_enable => ram_block[15][5].ENA
ram_write_enable => ram_block[15][6].ENA
ram_write_enable => ram_block[15][7].ENA
ram_write_enable => ram_block[15][8].ENA
ram_write_enable => ram_block[15][9].ENA
ram_write_enable => ram_block[15][10].ENA
ram_write_enable => ram_block[15][11].ENA
ram_write_enable => ram_block[15][12].ENA
ram_write_enable => ram_block[15][13].ENA
ram_write_enable => ram_block[15][14].ENA
ram_write_enable => ram_block[15][15].ENA
ram_write_enable => ram_block[14][0].ENA
ram_write_enable => ram_block[14][1].ENA
ram_write_enable => ram_block[14][2].ENA
ram_write_enable => ram_block[14][3].ENA
ram_write_enable => ram_block[14][4].ENA
ram_write_enable => ram_block[14][5].ENA
ram_write_enable => ram_block[14][6].ENA
ram_write_enable => ram_block[14][7].ENA
ram_write_enable => ram_block[14][8].ENA
ram_write_enable => ram_block[14][9].ENA
ram_write_enable => ram_block[14][10].ENA
ram_write_enable => ram_block[14][11].ENA
ram_write_enable => ram_block[14][12].ENA
ram_write_enable => ram_block[14][13].ENA
ram_write_enable => ram_block[14][14].ENA
ram_write_enable => ram_block[14][15].ENA
ram_write_enable => ram_block[13][0].ENA
ram_write_enable => ram_block[11][1].ENA
ram_write_enable => ram_block[11][2].ENA
ram_write_enable => ram_block[11][3].ENA
ram_write_enable => ram_block[11][4].ENA
ram_write_enable => ram_block[11][5].ENA
ram_write_enable => ram_block[11][6].ENA
ram_write_enable => ram_block[11][7].ENA
ram_write_enable => ram_block[11][8].ENA
ram_write_enable => ram_block[11][9].ENA
ram_write_enable => ram_block[11][10].ENA
ram_write_enable => ram_block[11][11].ENA
ram_write_enable => ram_block[11][12].ENA
ram_write_enable => ram_block[11][13].ENA
ram_write_enable => ram_block[11][14].ENA
ram_write_enable => ram_block[11][15].ENA
ram_write_enable => ram_block[10][0].ENA
ram_write_enable => ram_block[10][1].ENA
ram_write_enable => ram_block[10][2].ENA
ram_write_enable => ram_block[10][3].ENA
ram_write_enable => ram_block[10][4].ENA
ram_write_enable => ram_block[10][5].ENA
ram_write_enable => ram_block[10][6].ENA
ram_write_enable => ram_block[10][7].ENA
ram_write_enable => ram_block[10][8].ENA
ram_write_enable => ram_block[10][9].ENA
ram_write_enable => ram_block[10][10].ENA
ram_write_enable => ram_block[10][11].ENA
ram_write_enable => ram_block[10][12].ENA
ram_write_enable => ram_block[10][13].ENA
ram_write_enable => ram_block[10][14].ENA
ram_write_enable => ram_block[10][15].ENA
ram_write_enable => ram_block[9][0].ENA
ram_write_enable => ram_block[9][1].ENA
ram_write_enable => ram_block[9][2].ENA
ram_write_enable => ram_block[9][3].ENA
ram_write_enable => ram_block[9][4].ENA
ram_write_enable => ram_block[9][5].ENA
ram_write_enable => ram_block[9][6].ENA
ram_write_enable => ram_block[9][7].ENA
ram_write_enable => ram_block[9][8].ENA
ram_write_enable => ram_block[9][9].ENA
ram_write_enable => ram_block[9][10].ENA
ram_write_enable => ram_block[9][11].ENA
ram_write_enable => ram_block[9][12].ENA
ram_write_enable => ram_block[9][13].ENA
ram_write_enable => ram_block[9][14].ENA
ram_write_enable => ram_block[9][15].ENA
ram_write_enable => ram_block[8][0].ENA
ram_write_enable => ram_block[8][1].ENA
ram_write_enable => ram_block[8][2].ENA
ram_write_enable => ram_block[8][3].ENA
ram_write_enable => ram_block[8][4].ENA
ram_write_enable => ram_block[8][5].ENA
ram_write_enable => ram_block[8][6].ENA
ram_write_enable => ram_block[8][7].ENA
ram_write_enable => ram_block[8][8].ENA
ram_write_enable => ram_block[8][9].ENA
ram_write_enable => ram_block[8][10].ENA
ram_write_enable => ram_block[8][11].ENA
ram_write_enable => ram_block[8][12].ENA
ram_write_enable => ram_block[8][13].ENA
ram_write_enable => ram_block[8][14].ENA
ram_write_enable => ram_block[8][15].ENA
ram_write_enable => ram_block[7][0].ENA
ram_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reset => ram_block[13][0].ACLR
reset => ram_block[13][1].ACLR
reset => ram_block[13][2].ACLR
reset => ram_block[13][3].ACLR
reset => ram_block[13][4].ACLR
reset => ram_block[13][5].ACLR
reset => ram_block[13][6].ACLR
reset => ram_block[13][7].ACLR
reset => ram_block[13][8].ACLR
reset => ram_block[13][9].ACLR
reset => ram_block[13][10].ACLR
reset => ram_block[13][11].ACLR
reset => ram_block[13][12].ACLR
reset => ram_block[13][13].ACLR
reset => ram_block[13][14].ACLR
reset => ram_block[13][15].ACLR
reset => ram_block[12][0].ACLR
reset => ram_block[12][1].ACLR
reset => ram_block[12][2].ACLR
reset => ram_block[12][3].ACLR
reset => ram_block[12][4].ACLR
reset => ram_block[12][5].ACLR
reset => ram_block[12][6].ACLR
reset => ram_block[12][7].ACLR
reset => ram_block[12][8].ACLR
reset => ram_block[12][9].ACLR
reset => ram_block[12][10].ACLR
reset => ram_block[12][11].ACLR
reset => ram_block[12][12].ACLR
reset => ram_block[12][13].ACLR
reset => ram_block[12][14].ACLR
reset => ram_block[12][15].ACLR
reset => ram_block[7][0].ACLR
reset => ram_block[7][1].ACLR
reset => ram_block[7][2].ACLR
reset => ram_block[7][3].ACLR
reset => ram_block[7][4].ACLR
reset => ram_block[7][5].ACLR
reset => ram_block[7][6].ACLR
reset => ram_block[7][7].ACLR
reset => ram_block[7][8].ACLR
reset => ram_block[7][9].ACLR
reset => ram_block[7][10].ACLR
reset => ram_block[7][11].ACLR
reset => ram_block[7][12].ACLR
reset => ram_block[7][13].ACLR
reset => ram_block[7][14].ACLR
reset => ram_block[7][15].ACLR
reset => ram_block[6][0].ACLR
reset => ram_block[6][1].ACLR
reset => ram_block[6][2].ACLR
reset => ram_block[6][3].ACLR
reset => ram_block[6][4].ACLR
reset => ram_block[6][5].ACLR
reset => ram_block[6][6].ACLR
reset => ram_block[6][7].ACLR
reset => ram_block[6][8].ACLR
reset => ram_block[6][9].ACLR
reset => ram_block[6][10].ACLR
reset => ram_block[6][11].ACLR
reset => ram_block[6][12].ACLR
reset => ram_block[6][13].ACLR
reset => ram_block[6][14].ACLR
reset => ram_block[6][15].ACLR
reset => ram_block[5][0].ACLR
reset => ram_block[5][1].ACLR
reset => ram_block[5][2].ACLR
reset => ram_block[5][3].ACLR
reset => ram_block[5][4].ACLR
reset => ram_block[5][5].ACLR
reset => ram_block[5][6].ACLR
reset => ram_block[5][7].ACLR
reset => ram_block[5][8].ACLR
reset => ram_block[5][9].ACLR
reset => ram_block[5][10].ACLR
reset => ram_block[5][11].ACLR
reset => ram_block[5][12].ACLR
reset => ram_block[5][13].ACLR
reset => ram_block[5][14].ACLR
reset => ram_block[5][15].ACLR
reset => ram_block[4][0].ACLR
reset => ram_block[4][1].ACLR
reset => ram_block[4][2].ACLR
reset => ram_block[4][3].ACLR
reset => ram_block[4][4].ACLR
reset => ram_block[4][5].ACLR
reset => ram_block[4][6].ACLR
reset => ram_block[4][7].ACLR
reset => ram_block[4][8].ACLR
reset => ram_block[4][9].ACLR
reset => ram_block[4][10].ACLR
reset => ram_block[4][11].ACLR
reset => ram_block[4][12].ACLR
reset => ram_block[4][13].ACLR
reset => ram_block[4][14].ACLR
reset => ram_block[4][15].ACLR
reset => ram_block[3][0].ACLR
reset => ram_block[3][1].ACLR
reset => ram_block[3][2].ACLR
reset => ram_block[3][3].ACLR
reset => ram_block[3][4].ACLR
reset => ram_block[3][5].ACLR
reset => ram_block[3][6].ACLR
reset => ram_block[3][7].ACLR
reset => ram_block[3][8].ACLR
reset => ram_block[3][9].ACLR
reset => ram_block[3][10].ACLR
reset => ram_block[3][11].ACLR
reset => ram_block[3][12].ACLR
reset => ram_block[3][13].ACLR
reset => ram_block[3][14].ACLR
reset => ram_block[3][15].ACLR
reset => ram_block[2][0].ACLR
reset => ram_block[2][1].ACLR
reset => ram_block[2][2].ACLR
reset => ram_block[2][3].ACLR
reset => ram_block[2][4].ACLR
reset => ram_block[2][5].ACLR
reset => ram_block[2][6].ACLR
reset => ram_block[2][7].ACLR
reset => ram_block[2][8].ACLR
reset => ram_block[2][9].ACLR
reset => ram_block[2][10].ACLR
reset => ram_block[2][11].ACLR
reset => ram_block[2][12].ACLR
reset => ram_block[2][13].ACLR
reset => ram_block[2][14].ACLR
reset => ram_block[2][15].ACLR
reset => ram_block[1][0].ACLR
reset => ram_block[1][1].ACLR
reset => ram_block[1][2].ACLR
reset => ram_block[1][3].ACLR
reset => ram_block[1][4].ACLR
reset => ram_block[1][5].ACLR
reset => ram_block[1][6].PRESET
reset => ram_block[1][7].ACLR
reset => ram_block[1][8].ACLR
reset => ram_block[1][9].PRESET
reset => ram_block[1][10].PRESET
reset => ram_block[1][11].ACLR
reset => ram_block[1][12].PRESET
reset => ram_block[1][13].ACLR
reset => ram_block[1][14].ACLR
reset => ram_block[1][15].ACLR
reset => ram_block[0][0].ACLR
reset => ram_block[0][1].ACLR
reset => ram_block[0][2].ACLR
reset => ram_block[0][3].ACLR
reset => ram_block[0][4].ACLR
reset => ram_block[0][5].ACLR
reset => ram_block[0][6].ACLR
reset => ram_block[0][7].ACLR
reset => ram_block[0][8].ACLR
reset => ram_block[0][9].ACLR
reset => ram_block[0][10].ACLR
reset => ram_block[0][11].ACLR
reset => ram_block[0][12].ACLR
reset => ram_block[0][13].ACLR
reset => ram_block[0][14].ACLR
reset => ram_block[0][15].ACLR


|DUT|datapath:add_instance|staller:stl
opcode[0] => Mux0.IN19
opcode[1] => Mux0.IN18
opcode[2] => Mux0.IN17
opcode[3] => Mux0.IN16
AD1_ID_RR[0] => Equal0.IN2
AD1_ID_RR[1] => Equal0.IN1
AD1_ID_RR[2] => Equal0.IN0
AD2_ID_RR[0] => Equal1.IN2
AD2_ID_RR[1] => Equal1.IN1
AD2_ID_RR[2] => Equal1.IN0
AD3_RR_EX[0] => Equal0.IN5
AD3_RR_EX[0] => Equal1.IN5
AD3_RR_EX[1] => Equal0.IN4
AD3_RR_EX[1] => Equal1.IN4
AD3_RR_EX[2] => Equal0.IN3
AD3_RR_EX[2] => Equal1.IN3
clk => CS.CLK
reset => NS.OUTPUTSELECT
wr_en <= CS.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|registerFile:RF
addr_out1[0] => Mux0.IN2
addr_out1[0] => Mux1.IN2
addr_out1[0] => Mux2.IN2
addr_out1[0] => Mux3.IN2
addr_out1[0] => Mux4.IN2
addr_out1[0] => Mux5.IN2
addr_out1[0] => Mux6.IN2
addr_out1[0] => Mux7.IN2
addr_out1[0] => Mux8.IN2
addr_out1[0] => Mux9.IN2
addr_out1[0] => Mux10.IN2
addr_out1[0] => Mux11.IN2
addr_out1[0] => Mux12.IN2
addr_out1[0] => Mux13.IN2
addr_out1[0] => Mux14.IN2
addr_out1[0] => Mux15.IN2
addr_out1[1] => Mux0.IN1
addr_out1[1] => Mux1.IN1
addr_out1[1] => Mux2.IN1
addr_out1[1] => Mux3.IN1
addr_out1[1] => Mux4.IN1
addr_out1[1] => Mux5.IN1
addr_out1[1] => Mux6.IN1
addr_out1[1] => Mux7.IN1
addr_out1[1] => Mux8.IN1
addr_out1[1] => Mux9.IN1
addr_out1[1] => Mux10.IN1
addr_out1[1] => Mux11.IN1
addr_out1[1] => Mux12.IN1
addr_out1[1] => Mux13.IN1
addr_out1[1] => Mux14.IN1
addr_out1[1] => Mux15.IN1
addr_out1[2] => Mux0.IN0
addr_out1[2] => Mux1.IN0
addr_out1[2] => Mux2.IN0
addr_out1[2] => Mux3.IN0
addr_out1[2] => Mux4.IN0
addr_out1[2] => Mux5.IN0
addr_out1[2] => Mux6.IN0
addr_out1[2] => Mux7.IN0
addr_out1[2] => Mux8.IN0
addr_out1[2] => Mux9.IN0
addr_out1[2] => Mux10.IN0
addr_out1[2] => Mux11.IN0
addr_out1[2] => Mux12.IN0
addr_out1[2] => Mux13.IN0
addr_out1[2] => Mux14.IN0
addr_out1[2] => Mux15.IN0
addr_out2[0] => Mux16.IN2
addr_out2[0] => Mux17.IN2
addr_out2[0] => Mux18.IN2
addr_out2[0] => Mux19.IN2
addr_out2[0] => Mux20.IN2
addr_out2[0] => Mux21.IN2
addr_out2[0] => Mux22.IN2
addr_out2[0] => Mux23.IN2
addr_out2[0] => Mux24.IN2
addr_out2[0] => Mux25.IN2
addr_out2[0] => Mux26.IN2
addr_out2[0] => Mux27.IN2
addr_out2[0] => Mux28.IN2
addr_out2[0] => Mux29.IN2
addr_out2[0] => Mux30.IN2
addr_out2[0] => Mux31.IN2
addr_out2[1] => Mux16.IN1
addr_out2[1] => Mux17.IN1
addr_out2[1] => Mux18.IN1
addr_out2[1] => Mux19.IN1
addr_out2[1] => Mux20.IN1
addr_out2[1] => Mux21.IN1
addr_out2[1] => Mux22.IN1
addr_out2[1] => Mux23.IN1
addr_out2[1] => Mux24.IN1
addr_out2[1] => Mux25.IN1
addr_out2[1] => Mux26.IN1
addr_out2[1] => Mux27.IN1
addr_out2[1] => Mux28.IN1
addr_out2[1] => Mux29.IN1
addr_out2[1] => Mux30.IN1
addr_out2[1] => Mux31.IN1
addr_out2[2] => Mux16.IN0
addr_out2[2] => Mux17.IN0
addr_out2[2] => Mux18.IN0
addr_out2[2] => Mux19.IN0
addr_out2[2] => Mux20.IN0
addr_out2[2] => Mux21.IN0
addr_out2[2] => Mux22.IN0
addr_out2[2] => Mux23.IN0
addr_out2[2] => Mux24.IN0
addr_out2[2] => Mux25.IN0
addr_out2[2] => Mux26.IN0
addr_out2[2] => Mux27.IN0
addr_out2[2] => Mux28.IN0
addr_out2[2] => Mux29.IN0
addr_out2[2] => Mux30.IN0
addr_out2[2] => Mux31.IN0
addr_in[0] => Decoder0.IN2
addr_in[1] => Decoder0.IN1
addr_in[2] => Decoder0.IN0
data_out1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => registers[7][0].DATAIN
data_in[0] => registers[6][0].DATAIN
data_in[0] => registers[5][0].DATAIN
data_in[0] => registers[4][0].DATAIN
data_in[0] => registers[3][0].DATAIN
data_in[0] => registers[2][0].DATAIN
data_in[0] => registers[1][0].DATAIN
data_in[0] => registers[0][0].DATAIN
data_in[1] => registers[7][1].DATAIN
data_in[1] => registers[6][1].DATAIN
data_in[1] => registers[5][1].DATAIN
data_in[1] => registers[4][1].DATAIN
data_in[1] => registers[3][1].DATAIN
data_in[1] => registers[2][1].DATAIN
data_in[1] => registers[1][1].DATAIN
data_in[1] => registers[0][1].DATAIN
data_in[2] => registers[7][2].DATAIN
data_in[2] => registers[6][2].DATAIN
data_in[2] => registers[5][2].DATAIN
data_in[2] => registers[4][2].DATAIN
data_in[2] => registers[3][2].DATAIN
data_in[2] => registers[2][2].DATAIN
data_in[2] => registers[1][2].DATAIN
data_in[2] => registers[0][2].DATAIN
data_in[3] => registers[7][3].DATAIN
data_in[3] => registers[6][3].DATAIN
data_in[3] => registers[5][3].DATAIN
data_in[3] => registers[4][3].DATAIN
data_in[3] => registers[3][3].DATAIN
data_in[3] => registers[2][3].DATAIN
data_in[3] => registers[1][3].DATAIN
data_in[3] => registers[0][3].DATAIN
data_in[4] => registers[7][4].DATAIN
data_in[4] => registers[6][4].DATAIN
data_in[4] => registers[5][4].DATAIN
data_in[4] => registers[4][4].DATAIN
data_in[4] => registers[3][4].DATAIN
data_in[4] => registers[2][4].DATAIN
data_in[4] => registers[1][4].DATAIN
data_in[4] => registers[0][4].DATAIN
data_in[5] => registers[7][5].DATAIN
data_in[5] => registers[6][5].DATAIN
data_in[5] => registers[5][5].DATAIN
data_in[5] => registers[4][5].DATAIN
data_in[5] => registers[3][5].DATAIN
data_in[5] => registers[2][5].DATAIN
data_in[5] => registers[1][5].DATAIN
data_in[5] => registers[0][5].DATAIN
data_in[6] => registers[7][6].DATAIN
data_in[6] => registers[6][6].DATAIN
data_in[6] => registers[5][6].DATAIN
data_in[6] => registers[4][6].DATAIN
data_in[6] => registers[3][6].DATAIN
data_in[6] => registers[2][6].DATAIN
data_in[6] => registers[1][6].DATAIN
data_in[6] => registers[0][6].DATAIN
data_in[7] => registers[7][7].DATAIN
data_in[7] => registers[6][7].DATAIN
data_in[7] => registers[5][7].DATAIN
data_in[7] => registers[4][7].DATAIN
data_in[7] => registers[3][7].DATAIN
data_in[7] => registers[2][7].DATAIN
data_in[7] => registers[1][7].DATAIN
data_in[7] => registers[0][7].DATAIN
data_in[8] => registers[7][8].DATAIN
data_in[8] => registers[6][8].DATAIN
data_in[8] => registers[5][8].DATAIN
data_in[8] => registers[4][8].DATAIN
data_in[8] => registers[3][8].DATAIN
data_in[8] => registers[2][8].DATAIN
data_in[8] => registers[1][8].DATAIN
data_in[8] => registers[0][8].DATAIN
data_in[9] => registers[7][9].DATAIN
data_in[9] => registers[6][9].DATAIN
data_in[9] => registers[5][9].DATAIN
data_in[9] => registers[4][9].DATAIN
data_in[9] => registers[3][9].DATAIN
data_in[9] => registers[2][9].DATAIN
data_in[9] => registers[1][9].DATAIN
data_in[9] => registers[0][9].DATAIN
data_in[10] => registers[7][10].DATAIN
data_in[10] => registers[6][10].DATAIN
data_in[10] => registers[5][10].DATAIN
data_in[10] => registers[4][10].DATAIN
data_in[10] => registers[3][10].DATAIN
data_in[10] => registers[2][10].DATAIN
data_in[10] => registers[1][10].DATAIN
data_in[10] => registers[0][10].DATAIN
data_in[11] => registers[7][11].DATAIN
data_in[11] => registers[6][11].DATAIN
data_in[11] => registers[5][11].DATAIN
data_in[11] => registers[4][11].DATAIN
data_in[11] => registers[3][11].DATAIN
data_in[11] => registers[2][11].DATAIN
data_in[11] => registers[1][11].DATAIN
data_in[11] => registers[0][11].DATAIN
data_in[12] => registers[7][12].DATAIN
data_in[12] => registers[6][12].DATAIN
data_in[12] => registers[5][12].DATAIN
data_in[12] => registers[4][12].DATAIN
data_in[12] => registers[3][12].DATAIN
data_in[12] => registers[2][12].DATAIN
data_in[12] => registers[1][12].DATAIN
data_in[12] => registers[0][12].DATAIN
data_in[13] => registers[7][13].DATAIN
data_in[13] => registers[6][13].DATAIN
data_in[13] => registers[5][13].DATAIN
data_in[13] => registers[4][13].DATAIN
data_in[13] => registers[3][13].DATAIN
data_in[13] => registers[2][13].DATAIN
data_in[13] => registers[1][13].DATAIN
data_in[13] => registers[0][13].DATAIN
data_in[14] => registers[7][14].DATAIN
data_in[14] => registers[6][14].DATAIN
data_in[14] => registers[5][14].DATAIN
data_in[14] => registers[4][14].DATAIN
data_in[14] => registers[3][14].DATAIN
data_in[14] => registers[2][14].DATAIN
data_in[14] => registers[1][14].DATAIN
data_in[14] => registers[0][14].DATAIN
data_in[15] => registers[7][15].DATAIN
data_in[15] => registers[6][15].DATAIN
data_in[15] => registers[5][15].DATAIN
data_in[15] => registers[4][15].DATAIN
data_in[15] => registers[3][15].DATAIN
data_in[15] => registers[2][15].DATAIN
data_in[15] => registers[1][15].DATAIN
data_in[15] => registers[0][15].DATAIN
clock => ~NO_FANOUT~
wr_enable => registers[7][15].IN1
wr_enable => registers[6][15].IN1
wr_enable => registers[5][15].IN1
wr_enable => registers[4][15].IN1
wr_enable => registers[3][15].IN1
wr_enable => registers[2][15].IN1
wr_enable => registers[1][15].IN1
wr_enable => registers[0][15].IN1
clear => registers[7][0].ACLR
clear => registers[7][1].ACLR
clear => registers[7][2].ACLR
clear => registers[7][3].ACLR
clear => registers[7][4].ACLR
clear => registers[7][5].ACLR
clear => registers[7][6].ACLR
clear => registers[7][7].ACLR
clear => registers[7][8].ACLR
clear => registers[7][9].ACLR
clear => registers[7][10].ACLR
clear => registers[7][11].ACLR
clear => registers[7][12].ACLR
clear => registers[7][13].ACLR
clear => registers[7][14].ACLR
clear => registers[7][15].ACLR
clear => registers[6][0].ACLR
clear => registers[6][1].ACLR
clear => registers[6][2].ACLR
clear => registers[6][3].ACLR
clear => registers[6][4].ACLR
clear => registers[6][5].ACLR
clear => registers[6][6].ACLR
clear => registers[6][7].ACLR
clear => registers[6][8].ACLR
clear => registers[6][9].ACLR
clear => registers[6][10].ACLR
clear => registers[6][11].ACLR
clear => registers[6][12].ACLR
clear => registers[6][13].ACLR
clear => registers[6][14].ACLR
clear => registers[6][15].ACLR
clear => registers[5][0].ACLR
clear => registers[5][1].ACLR
clear => registers[5][2].ACLR
clear => registers[5][3].ACLR
clear => registers[5][4].ACLR
clear => registers[5][5].ACLR
clear => registers[5][6].ACLR
clear => registers[5][7].ACLR
clear => registers[5][8].ACLR
clear => registers[5][9].ACLR
clear => registers[5][10].ACLR
clear => registers[5][11].ACLR
clear => registers[5][12].ACLR
clear => registers[5][13].ACLR
clear => registers[5][14].ACLR
clear => registers[5][15].ACLR
clear => registers[4][0].ACLR
clear => registers[4][1].ACLR
clear => registers[4][2].ACLR
clear => registers[4][3].ACLR
clear => registers[4][4].ACLR
clear => registers[4][5].ACLR
clear => registers[4][6].ACLR
clear => registers[4][7].ACLR
clear => registers[4][8].ACLR
clear => registers[4][9].ACLR
clear => registers[4][10].ACLR
clear => registers[4][11].ACLR
clear => registers[4][12].ACLR
clear => registers[4][13].ACLR
clear => registers[4][14].ACLR
clear => registers[4][15].ACLR
clear => registers[3][0].ACLR
clear => registers[3][1].ACLR
clear => registers[3][2].ACLR
clear => registers[3][3].ACLR
clear => registers[3][4].ACLR
clear => registers[3][5].ACLR
clear => registers[3][6].ACLR
clear => registers[3][7].ACLR
clear => registers[3][8].ACLR
clear => registers[3][9].ACLR
clear => registers[3][10].ACLR
clear => registers[3][11].ACLR
clear => registers[3][12].ACLR
clear => registers[3][13].ACLR
clear => registers[3][14].ACLR
clear => registers[3][15].ACLR
clear => registers[2][0].PRESET
clear => registers[2][1].PRESET
clear => registers[2][2].PRESET
clear => registers[2][3].PRESET
clear => registers[2][4].ACLR
clear => registers[2][5].ACLR
clear => registers[2][6].ACLR
clear => registers[2][7].ACLR
clear => registers[2][8].ACLR
clear => registers[2][9].ACLR
clear => registers[2][10].ACLR
clear => registers[2][11].ACLR
clear => registers[2][12].PRESET
clear => registers[2][13].ACLR
clear => registers[2][14].ACLR
clear => registers[2][15].ACLR
clear => registers[1][0].ACLR
clear => registers[1][1].PRESET
clear => registers[1][2].ACLR
clear => registers[1][3].PRESET
clear => registers[1][4].ACLR
clear => registers[1][5].ACLR
clear => registers[1][6].ACLR
clear => registers[1][7].ACLR
clear => registers[1][8].ACLR
clear => registers[1][9].ACLR
clear => registers[1][10].ACLR
clear => registers[1][11].ACLR
clear => registers[1][12].ACLR
clear => registers[1][13].ACLR
clear => registers[1][14].ACLR
clear => registers[1][15].ACLR
clear => registers[0][0].PRESET
clear => registers[0][1].PRESET
clear => registers[0][2].ACLR
clear => registers[0][3].ACLR
clear => registers[0][4].ACLR
clear => registers[0][5].ACLR
clear => registers[0][6].ACLR
clear => registers[0][7].ACLR
clear => registers[0][8].ACLR
clear => registers[0][9].ACLR
clear => registers[0][10].ACLR
clear => registers[0][11].ACLR
clear => registers[0][12].ACLR
clear => registers[0][13].ACLR
clear => registers[0][14].ACLR
clear => registers[0][15].ACLR
regbank_out[7][0] <= registers[7][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][1] <= registers[7][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][2] <= registers[7][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][3] <= registers[7][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][4] <= registers[7][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][5] <= registers[7][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][6] <= registers[7][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][7] <= registers[7][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][8] <= registers[7][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][9] <= registers[7][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][10] <= registers[7][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][11] <= registers[7][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][12] <= registers[7][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][13] <= registers[7][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][14] <= registers[7][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[7][15] <= registers[7][15].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][0] <= registers[6][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][1] <= registers[6][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][2] <= registers[6][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][3] <= registers[6][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][4] <= registers[6][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][5] <= registers[6][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][6] <= registers[6][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][7] <= registers[6][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][8] <= registers[6][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][9] <= registers[6][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][10] <= registers[6][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][11] <= registers[6][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][12] <= registers[6][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][13] <= registers[6][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][14] <= registers[6][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[6][15] <= registers[6][15].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][0] <= registers[5][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][1] <= registers[5][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][2] <= registers[5][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][3] <= registers[5][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][4] <= registers[5][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][5] <= registers[5][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][6] <= registers[5][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][7] <= registers[5][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][8] <= registers[5][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][9] <= registers[5][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][10] <= registers[5][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][11] <= registers[5][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][12] <= registers[5][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][13] <= registers[5][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][14] <= registers[5][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[5][15] <= registers[5][15].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][0] <= registers[4][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][1] <= registers[4][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][2] <= registers[4][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][3] <= registers[4][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][4] <= registers[4][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][5] <= registers[4][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][6] <= registers[4][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][7] <= registers[4][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][8] <= registers[4][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][9] <= registers[4][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][10] <= registers[4][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][11] <= registers[4][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][12] <= registers[4][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][13] <= registers[4][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][14] <= registers[4][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[4][15] <= registers[4][15].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][0] <= registers[3][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][1] <= registers[3][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][2] <= registers[3][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][3] <= registers[3][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][4] <= registers[3][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][5] <= registers[3][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][6] <= registers[3][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][7] <= registers[3][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][8] <= registers[3][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][9] <= registers[3][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][10] <= registers[3][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][11] <= registers[3][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][12] <= registers[3][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][13] <= registers[3][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][14] <= registers[3][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[3][15] <= registers[3][15].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][0] <= registers[2][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][1] <= registers[2][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][2] <= registers[2][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][3] <= registers[2][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][4] <= registers[2][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][5] <= registers[2][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][6] <= registers[2][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][7] <= registers[2][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][8] <= registers[2][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][9] <= registers[2][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][10] <= registers[2][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][11] <= registers[2][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][12] <= registers[2][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][13] <= registers[2][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][14] <= registers[2][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[2][15] <= registers[2][15].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][0] <= registers[1][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][1] <= registers[1][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][2] <= registers[1][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][3] <= registers[1][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][4] <= registers[1][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][5] <= registers[1][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][6] <= registers[1][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][7] <= registers[1][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][8] <= registers[1][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][9] <= registers[1][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][10] <= registers[1][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][11] <= registers[1][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][12] <= registers[1][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][13] <= registers[1][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][14] <= registers[1][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[1][15] <= registers[1][15].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][0] <= registers[0][0].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][1] <= registers[0][1].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][2] <= registers[0][2].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][3] <= registers[0][3].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][4] <= registers[0][4].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][5] <= registers[0][5].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][6] <= registers[0][6].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][7] <= registers[0][7].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][8] <= registers[0][8].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][9] <= registers[0][9].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][10] <= registers[0][10].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][11] <= registers[0][11].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][12] <= registers[0][12].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][13] <= registers[0][13].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][14] <= registers[0][14].DB_MAX_OUTPUT_PORT_TYPE
regbank_out[0][15] <= registers[0][15].DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe
pc[0] => pipe_reg:pc_reg.Din[0]
pc[1] => pipe_reg:pc_reg.Din[1]
pc[2] => pipe_reg:pc_reg.Din[2]
pc[3] => pipe_reg:pc_reg.Din[3]
pc[4] => pipe_reg:pc_reg.Din[4]
pc[5] => pipe_reg:pc_reg.Din[5]
pc[6] => pipe_reg:pc_reg.Din[6]
pc[7] => pipe_reg:pc_reg.Din[7]
pc[8] => pipe_reg:pc_reg.Din[8]
pc[9] => pipe_reg:pc_reg.Din[9]
pc[10] => pipe_reg:pc_reg.Din[10]
pc[11] => pipe_reg:pc_reg.Din[11]
pc[12] => pipe_reg:pc_reg.Din[12]
pc[13] => pipe_reg:pc_reg.Din[13]
pc[14] => pipe_reg:pc_reg.Din[14]
pc[15] => pipe_reg:pc_reg.Din[15]
pc_2[0] => pipe_reg:pc_2_reg.Din[0]
pc_2[1] => pipe_reg:pc_2_reg.Din[1]
pc_2[2] => pipe_reg:pc_2_reg.Din[2]
pc_2[3] => pipe_reg:pc_2_reg.Din[3]
pc_2[4] => pipe_reg:pc_2_reg.Din[4]
pc_2[5] => pipe_reg:pc_2_reg.Din[5]
pc_2[6] => pipe_reg:pc_2_reg.Din[6]
pc_2[7] => pipe_reg:pc_2_reg.Din[7]
pc_2[8] => pipe_reg:pc_2_reg.Din[8]
pc_2[9] => pipe_reg:pc_2_reg.Din[9]
pc_2[10] => pipe_reg:pc_2_reg.Din[10]
pc_2[11] => pipe_reg:pc_2_reg.Din[11]
pc_2[12] => pipe_reg:pc_2_reg.Din[12]
pc_2[13] => pipe_reg:pc_2_reg.Din[13]
pc_2[14] => pipe_reg:pc_2_reg.Din[14]
pc_2[15] => pipe_reg:pc_2_reg.Din[15]
inst[0] => pipe_reg:inst_reg.Din[0]
inst[1] => pipe_reg:inst_reg.Din[1]
inst[2] => pipe_reg:inst_reg.Din[2]
inst[3] => pipe_reg:inst_reg.Din[3]
inst[4] => pipe_reg:inst_reg.Din[4]
inst[5] => pipe_reg:inst_reg.Din[5]
inst[6] => pipe_reg:inst_reg.Din[6]
inst[7] => pipe_reg:inst_reg.Din[7]
inst[8] => pipe_reg:inst_reg.Din[8]
inst[9] => pipe_reg:inst_reg.Din[9]
inst[10] => pipe_reg:inst_reg.Din[10]
inst[11] => pipe_reg:inst_reg.Din[11]
inst[12] => pipe_reg:inst_reg.Din[12]
inst[13] => pipe_reg:inst_reg.Din[13]
inst[14] => pipe_reg:inst_reg.Din[14]
inst[15] => pipe_reg:inst_reg.Din[15]
valid => pipe_bit:valid_reg.Din
clk => pipe_reg:pc_reg.clk
clk => pipe_reg:inst_reg.clk
clk => pipe_reg:pc_2_reg.clk
clk => pipe_bit:valid_reg.clk
write_enable => pipe_reg:pc_reg.wr_enable
write_enable => pipe_reg:inst_reg.wr_enable
write_enable => pipe_reg:pc_2_reg.wr_enable
valid_out <= pipe_bit:valid_reg.Dout
clear => pipe_reg:pc_reg.clr
clear => pipe_reg:inst_reg.clr
clear => pipe_reg:pc_2_reg.clr
clear => pipe_bit:valid_reg.clr
pc_out[0] <= pipe_reg:pc_reg.Dout[0]
pc_out[1] <= pipe_reg:pc_reg.Dout[1]
pc_out[2] <= pipe_reg:pc_reg.Dout[2]
pc_out[3] <= pipe_reg:pc_reg.Dout[3]
pc_out[4] <= pipe_reg:pc_reg.Dout[4]
pc_out[5] <= pipe_reg:pc_reg.Dout[5]
pc_out[6] <= pipe_reg:pc_reg.Dout[6]
pc_out[7] <= pipe_reg:pc_reg.Dout[7]
pc_out[8] <= pipe_reg:pc_reg.Dout[8]
pc_out[9] <= pipe_reg:pc_reg.Dout[9]
pc_out[10] <= pipe_reg:pc_reg.Dout[10]
pc_out[11] <= pipe_reg:pc_reg.Dout[11]
pc_out[12] <= pipe_reg:pc_reg.Dout[12]
pc_out[13] <= pipe_reg:pc_reg.Dout[13]
pc_out[14] <= pipe_reg:pc_reg.Dout[14]
pc_out[15] <= pipe_reg:pc_reg.Dout[15]
pc_2_out[0] <= pipe_reg:pc_2_reg.Dout[0]
pc_2_out[1] <= pipe_reg:pc_2_reg.Dout[1]
pc_2_out[2] <= pipe_reg:pc_2_reg.Dout[2]
pc_2_out[3] <= pipe_reg:pc_2_reg.Dout[3]
pc_2_out[4] <= pipe_reg:pc_2_reg.Dout[4]
pc_2_out[5] <= pipe_reg:pc_2_reg.Dout[5]
pc_2_out[6] <= pipe_reg:pc_2_reg.Dout[6]
pc_2_out[7] <= pipe_reg:pc_2_reg.Dout[7]
pc_2_out[8] <= pipe_reg:pc_2_reg.Dout[8]
pc_2_out[9] <= pipe_reg:pc_2_reg.Dout[9]
pc_2_out[10] <= pipe_reg:pc_2_reg.Dout[10]
pc_2_out[11] <= pipe_reg:pc_2_reg.Dout[11]
pc_2_out[12] <= pipe_reg:pc_2_reg.Dout[12]
pc_2_out[13] <= pipe_reg:pc_2_reg.Dout[13]
pc_2_out[14] <= pipe_reg:pc_2_reg.Dout[14]
pc_2_out[15] <= pipe_reg:pc_2_reg.Dout[15]
inst_out[0] <= pipe_reg:inst_reg.Dout[0]
inst_out[1] <= pipe_reg:inst_reg.Dout[1]
inst_out[2] <= pipe_reg:inst_reg.Dout[2]
inst_out[3] <= pipe_reg:inst_reg.Dout[3]
inst_out[4] <= pipe_reg:inst_reg.Dout[4]
inst_out[5] <= pipe_reg:inst_reg.Dout[5]
inst_out[6] <= pipe_reg:inst_reg.Dout[6]
inst_out[7] <= pipe_reg:inst_reg.Dout[7]
inst_out[8] <= pipe_reg:inst_reg.Dout[8]
inst_out[9] <= pipe_reg:inst_reg.Dout[9]
inst_out[10] <= pipe_reg:inst_reg.Dout[10]
inst_out[11] <= pipe_reg:inst_reg.Dout[11]
inst_out[12] <= pipe_reg:inst_reg.Dout[12]
inst_out[13] <= pipe_reg:inst_reg.Dout[13]
inst_out[14] <= pipe_reg:inst_reg.Dout[14]
inst_out[15] <= pipe_reg:inst_reg.Dout[15]


|DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_bit:valid_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe
pc[0] => pipe_reg:pc_reg.Din[0]
pc[1] => pipe_reg:pc_reg.Din[1]
pc[2] => pipe_reg:pc_reg.Din[2]
pc[3] => pipe_reg:pc_reg.Din[3]
pc[4] => pipe_reg:pc_reg.Din[4]
pc[5] => pipe_reg:pc_reg.Din[5]
pc[6] => pipe_reg:pc_reg.Din[6]
pc[7] => pipe_reg:pc_reg.Din[7]
pc[8] => pipe_reg:pc_reg.Din[8]
pc[9] => pipe_reg:pc_reg.Din[9]
pc[10] => pipe_reg:pc_reg.Din[10]
pc[11] => pipe_reg:pc_reg.Din[11]
pc[12] => pipe_reg:pc_reg.Din[12]
pc[13] => pipe_reg:pc_reg.Din[13]
pc[14] => pipe_reg:pc_reg.Din[14]
pc[15] => pipe_reg:pc_reg.Din[15]
pc_2[0] => pipe_reg:pc_2_reg.Din[0]
pc_2[1] => pipe_reg:pc_2_reg.Din[1]
pc_2[2] => pipe_reg:pc_2_reg.Din[2]
pc_2[3] => pipe_reg:pc_2_reg.Din[3]
pc_2[4] => pipe_reg:pc_2_reg.Din[4]
pc_2[5] => pipe_reg:pc_2_reg.Din[5]
pc_2[6] => pipe_reg:pc_2_reg.Din[6]
pc_2[7] => pipe_reg:pc_2_reg.Din[7]
pc_2[8] => pipe_reg:pc_2_reg.Din[8]
pc_2[9] => pipe_reg:pc_2_reg.Din[9]
pc_2[10] => pipe_reg:pc_2_reg.Din[10]
pc_2[11] => pipe_reg:pc_2_reg.Din[11]
pc_2[12] => pipe_reg:pc_2_reg.Din[12]
pc_2[13] => pipe_reg:pc_2_reg.Din[13]
pc_2[14] => pipe_reg:pc_2_reg.Din[14]
pc_2[15] => pipe_reg:pc_2_reg.Din[15]
inst[0] => pipe_reg:inst_reg.Din[0]
inst[1] => pipe_reg:inst_reg.Din[1]
inst[2] => pipe_reg:inst_reg.Din[2]
inst[3] => pipe_reg:inst_reg.Din[3]
inst[4] => pipe_reg:inst_reg.Din[4]
inst[5] => pipe_reg:inst_reg.Din[5]
inst[6] => pipe_reg:inst_reg.Din[6]
inst[7] => pipe_reg:inst_reg.Din[7]
inst[8] => pipe_reg:inst_reg.Din[8]
inst[9] => pipe_reg:inst_reg.Din[9]
inst[10] => pipe_reg:inst_reg.Din[10]
inst[11] => pipe_reg:inst_reg.Din[11]
inst[12] => pipe_reg:inst_reg.Din[12]
inst[13] => pipe_reg:inst_reg.Din[13]
inst[14] => pipe_reg:inst_reg.Din[14]
inst[15] => pipe_reg:inst_reg.Din[15]
valid => pipe_bit:valid_reg.Din
clk => pipe_reg:pc_reg.clk
clk => pipe_reg:inst_reg.clk
clk => pipe_reg:pc_2_reg.clk
clk => pipe_bit:valid_reg.clk
clk => pipe_reg:AD1_reg.clk
clk => pipe_reg:AD2_reg.clk
clk => pipe_reg:AD3_reg.clk
clk => pipe_reg:cond_reg.clk
clk => pipe_reg:immd_reg.clk
clear => pipe_reg:pc_reg.clr
clear => pipe_reg:inst_reg.clr
clear => pipe_reg:pc_2_reg.clr
clear => pipe_bit:valid_reg.clr
clear => pipe_reg:AD1_reg.clr
clear => pipe_reg:AD2_reg.clr
clear => pipe_reg:AD3_reg.clr
clear => pipe_reg:cond_reg.clr
clear => pipe_reg:immd_reg.clr
cond[0] => pipe_reg:cond_reg.Din[0]
cond[1] => pipe_reg:cond_reg.Din[1]
immd[0] => pipe_reg:immd_reg.Din[0]
immd[1] => pipe_reg:immd_reg.Din[1]
immd[2] => pipe_reg:immd_reg.Din[2]
immd[3] => pipe_reg:immd_reg.Din[3]
immd[4] => pipe_reg:immd_reg.Din[4]
immd[5] => pipe_reg:immd_reg.Din[5]
immd[6] => pipe_reg:immd_reg.Din[6]
immd[7] => pipe_reg:immd_reg.Din[7]
immd[8] => pipe_reg:immd_reg.Din[8]
immd[9] => pipe_reg:immd_reg.Din[9]
AD1[0] => pipe_reg:AD1_reg.Din[0]
AD1[1] => pipe_reg:AD1_reg.Din[1]
AD1[2] => pipe_reg:AD1_reg.Din[2]
AD2[0] => pipe_reg:AD2_reg.Din[0]
AD2[1] => pipe_reg:AD2_reg.Din[1]
AD2[2] => pipe_reg:AD2_reg.Din[2]
AD3[0] => pipe_reg:AD3_reg.Din[0]
AD3[1] => pipe_reg:AD3_reg.Din[1]
AD3[2] => pipe_reg:AD3_reg.Din[2]
write_enable => pipe_reg:pc_reg.wr_enable
write_enable => pipe_reg:inst_reg.wr_enable
write_enable => pipe_reg:pc_2_reg.wr_enable
write_enable => pipe_reg:AD1_reg.wr_enable
write_enable => pipe_reg:AD2_reg.wr_enable
write_enable => pipe_reg:AD3_reg.wr_enable
write_enable => pipe_reg:cond_reg.wr_enable
write_enable => pipe_reg:immd_reg.wr_enable
valid_out <= pipe_bit:valid_reg.Dout
cond_out[0] <= pipe_reg:cond_reg.Dout[0]
cond_out[1] <= pipe_reg:cond_reg.Dout[1]
immd_out[0] <= pipe_reg:immd_reg.Dout[0]
immd_out[1] <= pipe_reg:immd_reg.Dout[1]
immd_out[2] <= pipe_reg:immd_reg.Dout[2]
immd_out[3] <= pipe_reg:immd_reg.Dout[3]
immd_out[4] <= pipe_reg:immd_reg.Dout[4]
immd_out[5] <= pipe_reg:immd_reg.Dout[5]
immd_out[6] <= pipe_reg:immd_reg.Dout[6]
immd_out[7] <= pipe_reg:immd_reg.Dout[7]
immd_out[8] <= pipe_reg:immd_reg.Dout[8]
immd_out[9] <= pipe_reg:immd_reg.Dout[9]
AD1_out[0] <= pipe_reg:AD1_reg.Dout[0]
AD1_out[1] <= pipe_reg:AD1_reg.Dout[1]
AD1_out[2] <= pipe_reg:AD1_reg.Dout[2]
AD2_out[0] <= pipe_reg:AD2_reg.Dout[0]
AD2_out[1] <= pipe_reg:AD2_reg.Dout[1]
AD2_out[2] <= pipe_reg:AD2_reg.Dout[2]
AD3_out[0] <= pipe_reg:AD3_reg.Dout[0]
AD3_out[1] <= pipe_reg:AD3_reg.Dout[1]
AD3_out[2] <= pipe_reg:AD3_reg.Dout[2]
pc_out[0] <= pipe_reg:pc_reg.Dout[0]
pc_out[1] <= pipe_reg:pc_reg.Dout[1]
pc_out[2] <= pipe_reg:pc_reg.Dout[2]
pc_out[3] <= pipe_reg:pc_reg.Dout[3]
pc_out[4] <= pipe_reg:pc_reg.Dout[4]
pc_out[5] <= pipe_reg:pc_reg.Dout[5]
pc_out[6] <= pipe_reg:pc_reg.Dout[6]
pc_out[7] <= pipe_reg:pc_reg.Dout[7]
pc_out[8] <= pipe_reg:pc_reg.Dout[8]
pc_out[9] <= pipe_reg:pc_reg.Dout[9]
pc_out[10] <= pipe_reg:pc_reg.Dout[10]
pc_out[11] <= pipe_reg:pc_reg.Dout[11]
pc_out[12] <= pipe_reg:pc_reg.Dout[12]
pc_out[13] <= pipe_reg:pc_reg.Dout[13]
pc_out[14] <= pipe_reg:pc_reg.Dout[14]
pc_out[15] <= pipe_reg:pc_reg.Dout[15]
pc_2_out[0] <= pipe_reg:pc_2_reg.Dout[0]
pc_2_out[1] <= pipe_reg:pc_2_reg.Dout[1]
pc_2_out[2] <= pipe_reg:pc_2_reg.Dout[2]
pc_2_out[3] <= pipe_reg:pc_2_reg.Dout[3]
pc_2_out[4] <= pipe_reg:pc_2_reg.Dout[4]
pc_2_out[5] <= pipe_reg:pc_2_reg.Dout[5]
pc_2_out[6] <= pipe_reg:pc_2_reg.Dout[6]
pc_2_out[7] <= pipe_reg:pc_2_reg.Dout[7]
pc_2_out[8] <= pipe_reg:pc_2_reg.Dout[8]
pc_2_out[9] <= pipe_reg:pc_2_reg.Dout[9]
pc_2_out[10] <= pipe_reg:pc_2_reg.Dout[10]
pc_2_out[11] <= pipe_reg:pc_2_reg.Dout[11]
pc_2_out[12] <= pipe_reg:pc_2_reg.Dout[12]
pc_2_out[13] <= pipe_reg:pc_2_reg.Dout[13]
pc_2_out[14] <= pipe_reg:pc_2_reg.Dout[14]
pc_2_out[15] <= pipe_reg:pc_2_reg.Dout[15]
inst_out[0] <= pipe_reg:inst_reg.Dout[0]
inst_out[1] <= pipe_reg:inst_reg.Dout[1]
inst_out[2] <= pipe_reg:inst_reg.Dout[2]
inst_out[3] <= pipe_reg:inst_reg.Dout[3]
inst_out[4] <= pipe_reg:inst_reg.Dout[4]
inst_out[5] <= pipe_reg:inst_reg.Dout[5]
inst_out[6] <= pipe_reg:inst_reg.Dout[6]
inst_out[7] <= pipe_reg:inst_reg.Dout[7]
inst_out[8] <= pipe_reg:inst_reg.Dout[8]
inst_out[9] <= pipe_reg:inst_reg.Dout[9]
inst_out[10] <= pipe_reg:inst_reg.Dout[10]
inst_out[11] <= pipe_reg:inst_reg.Dout[11]
inst_out[12] <= pipe_reg:inst_reg.Dout[12]
inst_out[13] <= pipe_reg:inst_reg.Dout[13]
inst_out[14] <= pipe_reg:inst_reg.Dout[14]
inst_out[15] <= pipe_reg:inst_reg.Dout[15]


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:inst_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_bit:valid_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD3_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:cond_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:immd_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe
pc[0] => pipe_reg:pc_reg.Din[0]
pc[1] => pipe_reg:pc_reg.Din[1]
pc[2] => pipe_reg:pc_reg.Din[2]
pc[3] => pipe_reg:pc_reg.Din[3]
pc[4] => pipe_reg:pc_reg.Din[4]
pc[5] => pipe_reg:pc_reg.Din[5]
pc[6] => pipe_reg:pc_reg.Din[6]
pc[7] => pipe_reg:pc_reg.Din[7]
pc[8] => pipe_reg:pc_reg.Din[8]
pc[9] => pipe_reg:pc_reg.Din[9]
pc[10] => pipe_reg:pc_reg.Din[10]
pc[11] => pipe_reg:pc_reg.Din[11]
pc[12] => pipe_reg:pc_reg.Din[12]
pc[13] => pipe_reg:pc_reg.Din[13]
pc[14] => pipe_reg:pc_reg.Din[14]
pc[15] => pipe_reg:pc_reg.Din[15]
pc_2[0] => pipe_reg:pc_2_reg.Din[0]
pc_2[1] => pipe_reg:pc_2_reg.Din[1]
pc_2[2] => pipe_reg:pc_2_reg.Din[2]
pc_2[3] => pipe_reg:pc_2_reg.Din[3]
pc_2[4] => pipe_reg:pc_2_reg.Din[4]
pc_2[5] => pipe_reg:pc_2_reg.Din[5]
pc_2[6] => pipe_reg:pc_2_reg.Din[6]
pc_2[7] => pipe_reg:pc_2_reg.Din[7]
pc_2[8] => pipe_reg:pc_2_reg.Din[8]
pc_2[9] => pipe_reg:pc_2_reg.Din[9]
pc_2[10] => pipe_reg:pc_2_reg.Din[10]
pc_2[11] => pipe_reg:pc_2_reg.Din[11]
pc_2[12] => pipe_reg:pc_2_reg.Din[12]
pc_2[13] => pipe_reg:pc_2_reg.Din[13]
pc_2[14] => pipe_reg:pc_2_reg.Din[14]
pc_2[15] => pipe_reg:pc_2_reg.Din[15]
inst[0] => pipe_reg:inst_reg.Din[0]
inst[1] => pipe_reg:inst_reg.Din[1]
inst[2] => pipe_reg:inst_reg.Din[2]
inst[3] => pipe_reg:inst_reg.Din[3]
inst[4] => pipe_reg:inst_reg.Din[4]
inst[5] => pipe_reg:inst_reg.Din[5]
inst[6] => pipe_reg:inst_reg.Din[6]
inst[7] => pipe_reg:inst_reg.Din[7]
inst[8] => pipe_reg:inst_reg.Din[8]
inst[9] => pipe_reg:inst_reg.Din[9]
inst[10] => pipe_reg:inst_reg.Din[10]
inst[11] => pipe_reg:inst_reg.Din[11]
inst[12] => pipe_reg:inst_reg.Din[12]
inst[13] => pipe_reg:inst_reg.Din[13]
inst[14] => pipe_reg:inst_reg.Din[14]
inst[15] => pipe_reg:inst_reg.Din[15]
D1[0] => pipe_reg:D1_reg.Din[0]
D1[1] => pipe_reg:D1_reg.Din[1]
D1[2] => pipe_reg:D1_reg.Din[2]
D1[3] => pipe_reg:D1_reg.Din[3]
D1[4] => pipe_reg:D1_reg.Din[4]
D1[5] => pipe_reg:D1_reg.Din[5]
D1[6] => pipe_reg:D1_reg.Din[6]
D1[7] => pipe_reg:D1_reg.Din[7]
D1[8] => pipe_reg:D1_reg.Din[8]
D1[9] => pipe_reg:D1_reg.Din[9]
D1[10] => pipe_reg:D1_reg.Din[10]
D1[11] => pipe_reg:D1_reg.Din[11]
D1[12] => pipe_reg:D1_reg.Din[12]
D1[13] => pipe_reg:D1_reg.Din[13]
D1[14] => pipe_reg:D1_reg.Din[14]
D1[15] => pipe_reg:D1_reg.Din[15]
D2[0] => pipe_reg:D2_reg.Din[0]
D2[1] => pipe_reg:D2_reg.Din[1]
D2[2] => pipe_reg:D2_reg.Din[2]
D2[3] => pipe_reg:D2_reg.Din[3]
D2[4] => pipe_reg:D2_reg.Din[4]
D2[5] => pipe_reg:D2_reg.Din[5]
D2[6] => pipe_reg:D2_reg.Din[6]
D2[7] => pipe_reg:D2_reg.Din[7]
D2[8] => pipe_reg:D2_reg.Din[8]
D2[9] => pipe_reg:D2_reg.Din[9]
D2[10] => pipe_reg:D2_reg.Din[10]
D2[11] => pipe_reg:D2_reg.Din[11]
D2[12] => pipe_reg:D2_reg.Din[12]
D2[13] => pipe_reg:D2_reg.Din[13]
D2[14] => pipe_reg:D2_reg.Din[14]
D2[15] => pipe_reg:D2_reg.Din[15]
immd[0] => pipe_reg:immd_reg.Din[0]
immd[1] => pipe_reg:immd_reg.Din[1]
immd[2] => pipe_reg:immd_reg.Din[2]
immd[3] => pipe_reg:immd_reg.Din[3]
immd[4] => pipe_reg:immd_reg.Din[4]
immd[5] => pipe_reg:immd_reg.Din[5]
immd[6] => pipe_reg:immd_reg.Din[6]
immd[7] => pipe_reg:immd_reg.Din[7]
immd[8] => pipe_reg:immd_reg.Din[8]
immd[9] => pipe_reg:immd_reg.Din[9]
valid => pipe_bit:valid_reg.Din
clk => pipe_reg:pc_reg.clk
clk => pipe_reg:inst_reg.clk
clk => pipe_reg:pc_2_reg.clk
clk => pipe_bit:valid_reg.clk
clk => pipe_reg:AD1_reg.clk
clk => pipe_reg:AD2_reg.clk
clk => pipe_reg:AD3_reg.clk
clk => pipe_reg:cond_reg.clk
clk => pipe_reg:D1_reg.clk
clk => pipe_reg:D2_reg.clk
clk => pipe_reg:immd_reg.clk
cond[0] => pipe_reg:cond_reg.Din[0]
cond[1] => pipe_reg:cond_reg.Din[1]
AD1[0] => pipe_reg:AD1_reg.Din[0]
AD1[1] => pipe_reg:AD1_reg.Din[1]
AD1[2] => pipe_reg:AD1_reg.Din[2]
AD2[0] => pipe_reg:AD2_reg.Din[0]
AD2[1] => pipe_reg:AD2_reg.Din[1]
AD2[2] => pipe_reg:AD2_reg.Din[2]
AD3[0] => pipe_reg:AD3_reg.Din[0]
AD3[1] => pipe_reg:AD3_reg.Din[1]
AD3[2] => pipe_reg:AD3_reg.Din[2]
clear => pipe_reg:pc_reg.clr
clear => pipe_reg:inst_reg.clr
clear => pipe_reg:pc_2_reg.clr
clear => pipe_bit:valid_reg.clr
clear => pipe_reg:AD1_reg.clr
clear => pipe_reg:AD2_reg.clr
clear => pipe_reg:AD3_reg.clr
clear => pipe_reg:cond_reg.clr
clear => pipe_reg:D1_reg.clr
clear => pipe_reg:D2_reg.clr
clear => pipe_reg:immd_reg.clr
write_enable => pipe_reg:pc_reg.wr_enable
write_enable => pipe_reg:inst_reg.wr_enable
write_enable => pipe_reg:pc_2_reg.wr_enable
write_enable => pipe_reg:AD1_reg.wr_enable
write_enable => pipe_reg:AD2_reg.wr_enable
write_enable => pipe_reg:AD3_reg.wr_enable
write_enable => pipe_reg:cond_reg.wr_enable
write_enable => pipe_reg:D1_reg.wr_enable
write_enable => pipe_reg:D2_reg.wr_enable
write_enable => pipe_reg:immd_reg.wr_enable
valid_out <= pipe_bit:valid_reg.Dout
cond_out[0] <= pipe_reg:cond_reg.Dout[0]
cond_out[1] <= pipe_reg:cond_reg.Dout[1]
AD1_out[0] <= pipe_reg:AD1_reg.Dout[0]
AD1_out[1] <= pipe_reg:AD1_reg.Dout[1]
AD1_out[2] <= pipe_reg:AD1_reg.Dout[2]
AD2_out[0] <= pipe_reg:AD2_reg.Dout[0]
AD2_out[1] <= pipe_reg:AD2_reg.Dout[1]
AD2_out[2] <= pipe_reg:AD2_reg.Dout[2]
AD3_out[0] <= pipe_reg:AD3_reg.Dout[0]
AD3_out[1] <= pipe_reg:AD3_reg.Dout[1]
AD3_out[2] <= pipe_reg:AD3_reg.Dout[2]
D1_out[0] <= pipe_reg:D1_reg.Dout[0]
D1_out[1] <= pipe_reg:D1_reg.Dout[1]
D1_out[2] <= pipe_reg:D1_reg.Dout[2]
D1_out[3] <= pipe_reg:D1_reg.Dout[3]
D1_out[4] <= pipe_reg:D1_reg.Dout[4]
D1_out[5] <= pipe_reg:D1_reg.Dout[5]
D1_out[6] <= pipe_reg:D1_reg.Dout[6]
D1_out[7] <= pipe_reg:D1_reg.Dout[7]
D1_out[8] <= pipe_reg:D1_reg.Dout[8]
D1_out[9] <= pipe_reg:D1_reg.Dout[9]
D1_out[10] <= pipe_reg:D1_reg.Dout[10]
D1_out[11] <= pipe_reg:D1_reg.Dout[11]
D1_out[12] <= pipe_reg:D1_reg.Dout[12]
D1_out[13] <= pipe_reg:D1_reg.Dout[13]
D1_out[14] <= pipe_reg:D1_reg.Dout[14]
D1_out[15] <= pipe_reg:D1_reg.Dout[15]
D2_out[0] <= pipe_reg:D2_reg.Dout[0]
D2_out[1] <= pipe_reg:D2_reg.Dout[1]
D2_out[2] <= pipe_reg:D2_reg.Dout[2]
D2_out[3] <= pipe_reg:D2_reg.Dout[3]
D2_out[4] <= pipe_reg:D2_reg.Dout[4]
D2_out[5] <= pipe_reg:D2_reg.Dout[5]
D2_out[6] <= pipe_reg:D2_reg.Dout[6]
D2_out[7] <= pipe_reg:D2_reg.Dout[7]
D2_out[8] <= pipe_reg:D2_reg.Dout[8]
D2_out[9] <= pipe_reg:D2_reg.Dout[9]
D2_out[10] <= pipe_reg:D2_reg.Dout[10]
D2_out[11] <= pipe_reg:D2_reg.Dout[11]
D2_out[12] <= pipe_reg:D2_reg.Dout[12]
D2_out[13] <= pipe_reg:D2_reg.Dout[13]
D2_out[14] <= pipe_reg:D2_reg.Dout[14]
D2_out[15] <= pipe_reg:D2_reg.Dout[15]
immd_out[0] <= pipe_reg:immd_reg.Dout[0]
immd_out[1] <= pipe_reg:immd_reg.Dout[1]
immd_out[2] <= pipe_reg:immd_reg.Dout[2]
immd_out[3] <= pipe_reg:immd_reg.Dout[3]
immd_out[4] <= pipe_reg:immd_reg.Dout[4]
immd_out[5] <= pipe_reg:immd_reg.Dout[5]
immd_out[6] <= pipe_reg:immd_reg.Dout[6]
immd_out[7] <= pipe_reg:immd_reg.Dout[7]
immd_out[8] <= pipe_reg:immd_reg.Dout[8]
immd_out[9] <= pipe_reg:immd_reg.Dout[9]
pc_out[0] <= pipe_reg:pc_reg.Dout[0]
pc_out[1] <= pipe_reg:pc_reg.Dout[1]
pc_out[2] <= pipe_reg:pc_reg.Dout[2]
pc_out[3] <= pipe_reg:pc_reg.Dout[3]
pc_out[4] <= pipe_reg:pc_reg.Dout[4]
pc_out[5] <= pipe_reg:pc_reg.Dout[5]
pc_out[6] <= pipe_reg:pc_reg.Dout[6]
pc_out[7] <= pipe_reg:pc_reg.Dout[7]
pc_out[8] <= pipe_reg:pc_reg.Dout[8]
pc_out[9] <= pipe_reg:pc_reg.Dout[9]
pc_out[10] <= pipe_reg:pc_reg.Dout[10]
pc_out[11] <= pipe_reg:pc_reg.Dout[11]
pc_out[12] <= pipe_reg:pc_reg.Dout[12]
pc_out[13] <= pipe_reg:pc_reg.Dout[13]
pc_out[14] <= pipe_reg:pc_reg.Dout[14]
pc_out[15] <= pipe_reg:pc_reg.Dout[15]
pc_2_out[0] <= pipe_reg:pc_2_reg.Dout[0]
pc_2_out[1] <= pipe_reg:pc_2_reg.Dout[1]
pc_2_out[2] <= pipe_reg:pc_2_reg.Dout[2]
pc_2_out[3] <= pipe_reg:pc_2_reg.Dout[3]
pc_2_out[4] <= pipe_reg:pc_2_reg.Dout[4]
pc_2_out[5] <= pipe_reg:pc_2_reg.Dout[5]
pc_2_out[6] <= pipe_reg:pc_2_reg.Dout[6]
pc_2_out[7] <= pipe_reg:pc_2_reg.Dout[7]
pc_2_out[8] <= pipe_reg:pc_2_reg.Dout[8]
pc_2_out[9] <= pipe_reg:pc_2_reg.Dout[9]
pc_2_out[10] <= pipe_reg:pc_2_reg.Dout[10]
pc_2_out[11] <= pipe_reg:pc_2_reg.Dout[11]
pc_2_out[12] <= pipe_reg:pc_2_reg.Dout[12]
pc_2_out[13] <= pipe_reg:pc_2_reg.Dout[13]
pc_2_out[14] <= pipe_reg:pc_2_reg.Dout[14]
pc_2_out[15] <= pipe_reg:pc_2_reg.Dout[15]
inst_out[0] <= pipe_reg:inst_reg.Dout[0]
inst_out[1] <= pipe_reg:inst_reg.Dout[1]
inst_out[2] <= pipe_reg:inst_reg.Dout[2]
inst_out[3] <= pipe_reg:inst_reg.Dout[3]
inst_out[4] <= pipe_reg:inst_reg.Dout[4]
inst_out[5] <= pipe_reg:inst_reg.Dout[5]
inst_out[6] <= pipe_reg:inst_reg.Dout[6]
inst_out[7] <= pipe_reg:inst_reg.Dout[7]
inst_out[8] <= pipe_reg:inst_reg.Dout[8]
inst_out[9] <= pipe_reg:inst_reg.Dout[9]
inst_out[10] <= pipe_reg:inst_reg.Dout[10]
inst_out[11] <= pipe_reg:inst_reg.Dout[11]
inst_out[12] <= pipe_reg:inst_reg.Dout[12]
inst_out[13] <= pipe_reg:inst_reg.Dout[13]
inst_out[14] <= pipe_reg:inst_reg.Dout[14]
inst_out[15] <= pipe_reg:inst_reg.Dout[15]


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_bit:valid_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD3_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:cond_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D1_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe
pc[0] => pipe_reg:pc_reg.Din[0]
pc[1] => pipe_reg:pc_reg.Din[1]
pc[2] => pipe_reg:pc_reg.Din[2]
pc[3] => pipe_reg:pc_reg.Din[3]
pc[4] => pipe_reg:pc_reg.Din[4]
pc[5] => pipe_reg:pc_reg.Din[5]
pc[6] => pipe_reg:pc_reg.Din[6]
pc[7] => pipe_reg:pc_reg.Din[7]
pc[8] => pipe_reg:pc_reg.Din[8]
pc[9] => pipe_reg:pc_reg.Din[9]
pc[10] => pipe_reg:pc_reg.Din[10]
pc[11] => pipe_reg:pc_reg.Din[11]
pc[12] => pipe_reg:pc_reg.Din[12]
pc[13] => pipe_reg:pc_reg.Din[13]
pc[14] => pipe_reg:pc_reg.Din[14]
pc[15] => pipe_reg:pc_reg.Din[15]
pc_2[0] => pipe_reg:pc_2_reg.Din[0]
pc_2[1] => pipe_reg:pc_2_reg.Din[1]
pc_2[2] => pipe_reg:pc_2_reg.Din[2]
pc_2[3] => pipe_reg:pc_2_reg.Din[3]
pc_2[4] => pipe_reg:pc_2_reg.Din[4]
pc_2[5] => pipe_reg:pc_2_reg.Din[5]
pc_2[6] => pipe_reg:pc_2_reg.Din[6]
pc_2[7] => pipe_reg:pc_2_reg.Din[7]
pc_2[8] => pipe_reg:pc_2_reg.Din[8]
pc_2[9] => pipe_reg:pc_2_reg.Din[9]
pc_2[10] => pipe_reg:pc_2_reg.Din[10]
pc_2[11] => pipe_reg:pc_2_reg.Din[11]
pc_2[12] => pipe_reg:pc_2_reg.Din[12]
pc_2[13] => pipe_reg:pc_2_reg.Din[13]
pc_2[14] => pipe_reg:pc_2_reg.Din[14]
pc_2[15] => pipe_reg:pc_2_reg.Din[15]
inst[0] => pipe_reg:inst_reg.Din[0]
inst[1] => pipe_reg:inst_reg.Din[1]
inst[2] => pipe_reg:inst_reg.Din[2]
inst[3] => pipe_reg:inst_reg.Din[3]
inst[4] => pipe_reg:inst_reg.Din[4]
inst[5] => pipe_reg:inst_reg.Din[5]
inst[6] => pipe_reg:inst_reg.Din[6]
inst[7] => pipe_reg:inst_reg.Din[7]
inst[8] => pipe_reg:inst_reg.Din[8]
inst[9] => pipe_reg:inst_reg.Din[9]
inst[10] => pipe_reg:inst_reg.Din[10]
inst[11] => pipe_reg:inst_reg.Din[11]
inst[12] => pipe_reg:inst_reg.Din[12]
inst[13] => pipe_reg:inst_reg.Din[13]
inst[14] => pipe_reg:inst_reg.Din[14]
inst[15] => pipe_reg:inst_reg.Din[15]
D1[0] => pipe_reg:D1_reg.Din[0]
D1[1] => pipe_reg:D1_reg.Din[1]
D1[2] => pipe_reg:D1_reg.Din[2]
D1[3] => pipe_reg:D1_reg.Din[3]
D1[4] => pipe_reg:D1_reg.Din[4]
D1[5] => pipe_reg:D1_reg.Din[5]
D1[6] => pipe_reg:D1_reg.Din[6]
D1[7] => pipe_reg:D1_reg.Din[7]
D1[8] => pipe_reg:D1_reg.Din[8]
D1[9] => pipe_reg:D1_reg.Din[9]
D1[10] => pipe_reg:D1_reg.Din[10]
D1[11] => pipe_reg:D1_reg.Din[11]
D1[12] => pipe_reg:D1_reg.Din[12]
D1[13] => pipe_reg:D1_reg.Din[13]
D1[14] => pipe_reg:D1_reg.Din[14]
D1[15] => pipe_reg:D1_reg.Din[15]
D3[0] => pipe_reg:D3_reg.Din[0]
D3[1] => pipe_reg:D3_reg.Din[1]
D3[2] => pipe_reg:D3_reg.Din[2]
D3[3] => pipe_reg:D3_reg.Din[3]
D3[4] => pipe_reg:D3_reg.Din[4]
D3[5] => pipe_reg:D3_reg.Din[5]
D3[6] => pipe_reg:D3_reg.Din[6]
D3[7] => pipe_reg:D3_reg.Din[7]
D3[8] => pipe_reg:D3_reg.Din[8]
D3[9] => pipe_reg:D3_reg.Din[9]
D3[10] => pipe_reg:D3_reg.Din[10]
D3[11] => pipe_reg:D3_reg.Din[11]
D3[12] => pipe_reg:D3_reg.Din[12]
D3[13] => pipe_reg:D3_reg.Din[13]
D3[14] => pipe_reg:D3_reg.Din[14]
D3[15] => pipe_reg:D3_reg.Din[15]
immd[0] => pipe_reg:immd_reg.Din[0]
immd[1] => pipe_reg:immd_reg.Din[1]
immd[2] => pipe_reg:immd_reg.Din[2]
immd[3] => pipe_reg:immd_reg.Din[3]
immd[4] => pipe_reg:immd_reg.Din[4]
immd[5] => pipe_reg:immd_reg.Din[5]
immd[6] => pipe_reg:immd_reg.Din[6]
immd[7] => pipe_reg:immd_reg.Din[7]
immd[8] => pipe_reg:immd_reg.Din[8]
immd[9] => pipe_reg:immd_reg.Din[9]
valid => pipe_bit:valid_reg.Din
C => pipe_bit:C_reg.Din
Z => pipe_bit:Z_reg.Din
wb_control => pipe_bit:wb_cont.Din
clk => pipe_reg:pc_reg.clk
clk => pipe_reg:inst_reg.clk
clk => pipe_reg:pc_2_reg.clk
clk => pipe_bit:valid_reg.clk
clk => pipe_reg:AD3_reg.clk
clk => pipe_reg:cond_reg.clk
clk => pipe_reg:D1_reg.clk
clk => pipe_reg:D3_reg.clk
clk => pipe_reg:immd_reg.clk
clk => pipe_bit:C_reg.clk
clk => pipe_bit:Z_reg.clk
clk => pipe_bit:wb_cont.clk
cond[0] => pipe_reg:cond_reg.Din[0]
cond[1] => pipe_reg:cond_reg.Din[1]
AD3[0] => pipe_reg:AD3_reg.Din[0]
AD3[1] => pipe_reg:AD3_reg.Din[1]
AD3[2] => pipe_reg:AD3_reg.Din[2]
clear => pipe_reg:pc_reg.clr
clear => pipe_reg:inst_reg.clr
clear => pipe_reg:pc_2_reg.clr
clear => pipe_bit:valid_reg.clr
clear => pipe_reg:AD3_reg.clr
clear => pipe_reg:cond_reg.clr
clear => pipe_reg:D1_reg.clr
clear => pipe_reg:D3_reg.clr
clear => pipe_reg:immd_reg.clr
clear => pipe_bit:C_reg.clr
clear => pipe_bit:Z_reg.clr
clear => pipe_bit:wb_cont.clr
write_enable => pipe_reg:pc_reg.wr_enable
write_enable => pipe_reg:inst_reg.wr_enable
write_enable => pipe_reg:pc_2_reg.wr_enable
write_enable => pipe_reg:AD3_reg.wr_enable
write_enable => pipe_reg:cond_reg.wr_enable
write_enable => pipe_reg:D1_reg.wr_enable
write_enable => pipe_reg:D3_reg.wr_enable
write_enable => pipe_reg:immd_reg.wr_enable
write_enable => pipe_bit:C_reg.wr_enable
write_enable => pipe_bit:Z_reg.wr_enable
write_enable => pipe_bit:wb_cont.wr_enable
valid_out <= pipe_bit:valid_reg.Dout
C_out <= pipe_bit:C_reg.Dout
Z_out <= pipe_bit:Z_reg.Dout
wb_control_out <= pipe_bit:wb_cont.Dout
cond_out[0] <= pipe_reg:cond_reg.Dout[0]
cond_out[1] <= pipe_reg:cond_reg.Dout[1]
AD3_out[0] <= pipe_reg:AD3_reg.Dout[0]
AD3_out[1] <= pipe_reg:AD3_reg.Dout[1]
AD3_out[2] <= pipe_reg:AD3_reg.Dout[2]
D1_out[0] <= pipe_reg:D1_reg.Dout[0]
D1_out[1] <= pipe_reg:D1_reg.Dout[1]
D1_out[2] <= pipe_reg:D1_reg.Dout[2]
D1_out[3] <= pipe_reg:D1_reg.Dout[3]
D1_out[4] <= pipe_reg:D1_reg.Dout[4]
D1_out[5] <= pipe_reg:D1_reg.Dout[5]
D1_out[6] <= pipe_reg:D1_reg.Dout[6]
D1_out[7] <= pipe_reg:D1_reg.Dout[7]
D1_out[8] <= pipe_reg:D1_reg.Dout[8]
D1_out[9] <= pipe_reg:D1_reg.Dout[9]
D1_out[10] <= pipe_reg:D1_reg.Dout[10]
D1_out[11] <= pipe_reg:D1_reg.Dout[11]
D1_out[12] <= pipe_reg:D1_reg.Dout[12]
D1_out[13] <= pipe_reg:D1_reg.Dout[13]
D1_out[14] <= pipe_reg:D1_reg.Dout[14]
D1_out[15] <= pipe_reg:D1_reg.Dout[15]
D3_out[0] <= pipe_reg:D3_reg.Dout[0]
D3_out[1] <= pipe_reg:D3_reg.Dout[1]
D3_out[2] <= pipe_reg:D3_reg.Dout[2]
D3_out[3] <= pipe_reg:D3_reg.Dout[3]
D3_out[4] <= pipe_reg:D3_reg.Dout[4]
D3_out[5] <= pipe_reg:D3_reg.Dout[5]
D3_out[6] <= pipe_reg:D3_reg.Dout[6]
D3_out[7] <= pipe_reg:D3_reg.Dout[7]
D3_out[8] <= pipe_reg:D3_reg.Dout[8]
D3_out[9] <= pipe_reg:D3_reg.Dout[9]
D3_out[10] <= pipe_reg:D3_reg.Dout[10]
D3_out[11] <= pipe_reg:D3_reg.Dout[11]
D3_out[12] <= pipe_reg:D3_reg.Dout[12]
D3_out[13] <= pipe_reg:D3_reg.Dout[13]
D3_out[14] <= pipe_reg:D3_reg.Dout[14]
D3_out[15] <= pipe_reg:D3_reg.Dout[15]
immd_out[0] <= pipe_reg:immd_reg.Dout[0]
immd_out[1] <= pipe_reg:immd_reg.Dout[1]
immd_out[2] <= pipe_reg:immd_reg.Dout[2]
immd_out[3] <= pipe_reg:immd_reg.Dout[3]
immd_out[4] <= pipe_reg:immd_reg.Dout[4]
immd_out[5] <= pipe_reg:immd_reg.Dout[5]
immd_out[6] <= pipe_reg:immd_reg.Dout[6]
immd_out[7] <= pipe_reg:immd_reg.Dout[7]
immd_out[8] <= pipe_reg:immd_reg.Dout[8]
immd_out[9] <= pipe_reg:immd_reg.Dout[9]
pc_out[0] <= pipe_reg:pc_reg.Dout[0]
pc_out[1] <= pipe_reg:pc_reg.Dout[1]
pc_out[2] <= pipe_reg:pc_reg.Dout[2]
pc_out[3] <= pipe_reg:pc_reg.Dout[3]
pc_out[4] <= pipe_reg:pc_reg.Dout[4]
pc_out[5] <= pipe_reg:pc_reg.Dout[5]
pc_out[6] <= pipe_reg:pc_reg.Dout[6]
pc_out[7] <= pipe_reg:pc_reg.Dout[7]
pc_out[8] <= pipe_reg:pc_reg.Dout[8]
pc_out[9] <= pipe_reg:pc_reg.Dout[9]
pc_out[10] <= pipe_reg:pc_reg.Dout[10]
pc_out[11] <= pipe_reg:pc_reg.Dout[11]
pc_out[12] <= pipe_reg:pc_reg.Dout[12]
pc_out[13] <= pipe_reg:pc_reg.Dout[13]
pc_out[14] <= pipe_reg:pc_reg.Dout[14]
pc_out[15] <= pipe_reg:pc_reg.Dout[15]
pc_2_out[0] <= pipe_reg:pc_2_reg.Dout[0]
pc_2_out[1] <= pipe_reg:pc_2_reg.Dout[1]
pc_2_out[2] <= pipe_reg:pc_2_reg.Dout[2]
pc_2_out[3] <= pipe_reg:pc_2_reg.Dout[3]
pc_2_out[4] <= pipe_reg:pc_2_reg.Dout[4]
pc_2_out[5] <= pipe_reg:pc_2_reg.Dout[5]
pc_2_out[6] <= pipe_reg:pc_2_reg.Dout[6]
pc_2_out[7] <= pipe_reg:pc_2_reg.Dout[7]
pc_2_out[8] <= pipe_reg:pc_2_reg.Dout[8]
pc_2_out[9] <= pipe_reg:pc_2_reg.Dout[9]
pc_2_out[10] <= pipe_reg:pc_2_reg.Dout[10]
pc_2_out[11] <= pipe_reg:pc_2_reg.Dout[11]
pc_2_out[12] <= pipe_reg:pc_2_reg.Dout[12]
pc_2_out[13] <= pipe_reg:pc_2_reg.Dout[13]
pc_2_out[14] <= pipe_reg:pc_2_reg.Dout[14]
pc_2_out[15] <= pipe_reg:pc_2_reg.Dout[15]
inst_out[0] <= pipe_reg:inst_reg.Dout[0]
inst_out[1] <= pipe_reg:inst_reg.Dout[1]
inst_out[2] <= pipe_reg:inst_reg.Dout[2]
inst_out[3] <= pipe_reg:inst_reg.Dout[3]
inst_out[4] <= pipe_reg:inst_reg.Dout[4]
inst_out[5] <= pipe_reg:inst_reg.Dout[5]
inst_out[6] <= pipe_reg:inst_reg.Dout[6]
inst_out[7] <= pipe_reg:inst_reg.Dout[7]
inst_out[8] <= pipe_reg:inst_reg.Dout[8]
inst_out[9] <= pipe_reg:inst_reg.Dout[9]
inst_out[10] <= pipe_reg:inst_reg.Dout[10]
inst_out[11] <= pipe_reg:inst_reg.Dout[11]
inst_out[12] <= pipe_reg:inst_reg.Dout[12]
inst_out[13] <= pipe_reg:inst_reg.Dout[13]
inst_out[14] <= pipe_reg:inst_reg.Dout[14]
inst_out[15] <= pipe_reg:inst_reg.Dout[15]


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:pc_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:pc_2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:valid_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:AD3_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:cond_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D1_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D3_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:C_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:Z_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:wb_cont
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb
pc[0] => pipe_reg:pc_reg.Din[0]
pc[1] => pipe_reg:pc_reg.Din[1]
pc[2] => pipe_reg:pc_reg.Din[2]
pc[3] => pipe_reg:pc_reg.Din[3]
pc[4] => pipe_reg:pc_reg.Din[4]
pc[5] => pipe_reg:pc_reg.Din[5]
pc[6] => pipe_reg:pc_reg.Din[6]
pc[7] => pipe_reg:pc_reg.Din[7]
pc[8] => pipe_reg:pc_reg.Din[8]
pc[9] => pipe_reg:pc_reg.Din[9]
pc[10] => pipe_reg:pc_reg.Din[10]
pc[11] => pipe_reg:pc_reg.Din[11]
pc[12] => pipe_reg:pc_reg.Din[12]
pc[13] => pipe_reg:pc_reg.Din[13]
pc[14] => pipe_reg:pc_reg.Din[14]
pc[15] => pipe_reg:pc_reg.Din[15]
pc_2[0] => pipe_reg:pc_2_reg.Din[0]
pc_2[1] => pipe_reg:pc_2_reg.Din[1]
pc_2[2] => pipe_reg:pc_2_reg.Din[2]
pc_2[3] => pipe_reg:pc_2_reg.Din[3]
pc_2[4] => pipe_reg:pc_2_reg.Din[4]
pc_2[5] => pipe_reg:pc_2_reg.Din[5]
pc_2[6] => pipe_reg:pc_2_reg.Din[6]
pc_2[7] => pipe_reg:pc_2_reg.Din[7]
pc_2[8] => pipe_reg:pc_2_reg.Din[8]
pc_2[9] => pipe_reg:pc_2_reg.Din[9]
pc_2[10] => pipe_reg:pc_2_reg.Din[10]
pc_2[11] => pipe_reg:pc_2_reg.Din[11]
pc_2[12] => pipe_reg:pc_2_reg.Din[12]
pc_2[13] => pipe_reg:pc_2_reg.Din[13]
pc_2[14] => pipe_reg:pc_2_reg.Din[14]
pc_2[15] => pipe_reg:pc_2_reg.Din[15]
inst[0] => pipe_reg:inst_reg.Din[0]
inst[1] => pipe_reg:inst_reg.Din[1]
inst[2] => pipe_reg:inst_reg.Din[2]
inst[3] => pipe_reg:inst_reg.Din[3]
inst[4] => pipe_reg:inst_reg.Din[4]
inst[5] => pipe_reg:inst_reg.Din[5]
inst[6] => pipe_reg:inst_reg.Din[6]
inst[7] => pipe_reg:inst_reg.Din[7]
inst[8] => pipe_reg:inst_reg.Din[8]
inst[9] => pipe_reg:inst_reg.Din[9]
inst[10] => pipe_reg:inst_reg.Din[10]
inst[11] => pipe_reg:inst_reg.Din[11]
inst[12] => pipe_reg:inst_reg.Din[12]
inst[13] => pipe_reg:inst_reg.Din[13]
inst[14] => pipe_reg:inst_reg.Din[14]
inst[15] => pipe_reg:inst_reg.Din[15]
D3[0] => pipe_reg:D3_reg.Din[0]
D3[1] => pipe_reg:D3_reg.Din[1]
D3[2] => pipe_reg:D3_reg.Din[2]
D3[3] => pipe_reg:D3_reg.Din[3]
D3[4] => pipe_reg:D3_reg.Din[4]
D3[5] => pipe_reg:D3_reg.Din[5]
D3[6] => pipe_reg:D3_reg.Din[6]
D3[7] => pipe_reg:D3_reg.Din[7]
D3[8] => pipe_reg:D3_reg.Din[8]
D3[9] => pipe_reg:D3_reg.Din[9]
D3[10] => pipe_reg:D3_reg.Din[10]
D3[11] => pipe_reg:D3_reg.Din[11]
D3[12] => pipe_reg:D3_reg.Din[12]
D3[13] => pipe_reg:D3_reg.Din[13]
D3[14] => pipe_reg:D3_reg.Din[14]
D3[15] => pipe_reg:D3_reg.Din[15]
immd[0] => pipe_reg:immd_reg.Din[0]
immd[1] => pipe_reg:immd_reg.Din[1]
immd[2] => pipe_reg:immd_reg.Din[2]
immd[3] => pipe_reg:immd_reg.Din[3]
immd[4] => pipe_reg:immd_reg.Din[4]
immd[5] => pipe_reg:immd_reg.Din[5]
immd[6] => pipe_reg:immd_reg.Din[6]
immd[7] => pipe_reg:immd_reg.Din[7]
immd[8] => pipe_reg:immd_reg.Din[8]
immd[9] => pipe_reg:immd_reg.Din[9]
valid => pipe_bit:valid_reg.Din
C => pipe_bit:C_reg.Din
Z => pipe_bit:Z_reg.Din
wb_control => pipe_bit:wb_cont.Din
clk => pipe_reg:pc_reg.clk
clk => pipe_reg:inst_reg.clk
clk => pipe_reg:pc_2_reg.clk
clk => pipe_bit:valid_reg.clk
clk => pipe_reg:AD3_reg.clk
clk => pipe_reg:cond_reg.clk
clk => pipe_reg:D3_reg.clk
clk => pipe_reg:immd_reg.clk
clk => pipe_bit:C_reg.clk
clk => pipe_bit:Z_reg.clk
clk => pipe_bit:wb_cont.clk
cond[0] => pipe_reg:cond_reg.Din[0]
cond[1] => pipe_reg:cond_reg.Din[1]
AD3[0] => pipe_reg:AD3_reg.Din[0]
AD3[1] => pipe_reg:AD3_reg.Din[1]
AD3[2] => pipe_reg:AD3_reg.Din[2]
clear => pipe_reg:pc_reg.clr
clear => pipe_reg:inst_reg.clr
clear => pipe_reg:pc_2_reg.clr
clear => pipe_bit:valid_reg.clr
clear => pipe_reg:AD3_reg.clr
clear => pipe_reg:cond_reg.clr
clear => pipe_reg:D3_reg.clr
clear => pipe_reg:immd_reg.clr
clear => pipe_bit:C_reg.clr
clear => pipe_bit:Z_reg.clr
clear => pipe_bit:wb_cont.clr
write_enable => pipe_reg:pc_reg.wr_enable
write_enable => pipe_reg:inst_reg.wr_enable
write_enable => pipe_reg:pc_2_reg.wr_enable
write_enable => pipe_reg:AD3_reg.wr_enable
write_enable => pipe_reg:cond_reg.wr_enable
write_enable => pipe_reg:D3_reg.wr_enable
write_enable => pipe_reg:immd_reg.wr_enable
write_enable => pipe_bit:C_reg.wr_enable
write_enable => pipe_bit:Z_reg.wr_enable
write_enable => pipe_bit:wb_cont.wr_enable
valid_out <= pipe_bit:valid_reg.Dout
C_out <= pipe_bit:C_reg.Dout
Z_out <= pipe_bit:Z_reg.Dout
wb_control_out <= pipe_bit:wb_cont.Dout
cond_out[0] <= pipe_reg:cond_reg.Dout[0]
cond_out[1] <= pipe_reg:cond_reg.Dout[1]
AD3_out[0] <= pipe_reg:AD3_reg.Dout[0]
AD3_out[1] <= pipe_reg:AD3_reg.Dout[1]
AD3_out[2] <= pipe_reg:AD3_reg.Dout[2]
D3_out[0] <= pipe_reg:D3_reg.Dout[0]
D3_out[1] <= pipe_reg:D3_reg.Dout[1]
D3_out[2] <= pipe_reg:D3_reg.Dout[2]
D3_out[3] <= pipe_reg:D3_reg.Dout[3]
D3_out[4] <= pipe_reg:D3_reg.Dout[4]
D3_out[5] <= pipe_reg:D3_reg.Dout[5]
D3_out[6] <= pipe_reg:D3_reg.Dout[6]
D3_out[7] <= pipe_reg:D3_reg.Dout[7]
D3_out[8] <= pipe_reg:D3_reg.Dout[8]
D3_out[9] <= pipe_reg:D3_reg.Dout[9]
D3_out[10] <= pipe_reg:D3_reg.Dout[10]
D3_out[11] <= pipe_reg:D3_reg.Dout[11]
D3_out[12] <= pipe_reg:D3_reg.Dout[12]
D3_out[13] <= pipe_reg:D3_reg.Dout[13]
D3_out[14] <= pipe_reg:D3_reg.Dout[14]
D3_out[15] <= pipe_reg:D3_reg.Dout[15]
immd_out[0] <= pipe_reg:immd_reg.Dout[0]
immd_out[1] <= pipe_reg:immd_reg.Dout[1]
immd_out[2] <= pipe_reg:immd_reg.Dout[2]
immd_out[3] <= pipe_reg:immd_reg.Dout[3]
immd_out[4] <= pipe_reg:immd_reg.Dout[4]
immd_out[5] <= pipe_reg:immd_reg.Dout[5]
immd_out[6] <= pipe_reg:immd_reg.Dout[6]
immd_out[7] <= pipe_reg:immd_reg.Dout[7]
immd_out[8] <= pipe_reg:immd_reg.Dout[8]
immd_out[9] <= pipe_reg:immd_reg.Dout[9]
pc_out[0] <= pipe_reg:pc_reg.Dout[0]
pc_out[1] <= pipe_reg:pc_reg.Dout[1]
pc_out[2] <= pipe_reg:pc_reg.Dout[2]
pc_out[3] <= pipe_reg:pc_reg.Dout[3]
pc_out[4] <= pipe_reg:pc_reg.Dout[4]
pc_out[5] <= pipe_reg:pc_reg.Dout[5]
pc_out[6] <= pipe_reg:pc_reg.Dout[6]
pc_out[7] <= pipe_reg:pc_reg.Dout[7]
pc_out[8] <= pipe_reg:pc_reg.Dout[8]
pc_out[9] <= pipe_reg:pc_reg.Dout[9]
pc_out[10] <= pipe_reg:pc_reg.Dout[10]
pc_out[11] <= pipe_reg:pc_reg.Dout[11]
pc_out[12] <= pipe_reg:pc_reg.Dout[12]
pc_out[13] <= pipe_reg:pc_reg.Dout[13]
pc_out[14] <= pipe_reg:pc_reg.Dout[14]
pc_out[15] <= pipe_reg:pc_reg.Dout[15]
pc_2_out[0] <= pipe_reg:pc_2_reg.Dout[0]
pc_2_out[1] <= pipe_reg:pc_2_reg.Dout[1]
pc_2_out[2] <= pipe_reg:pc_2_reg.Dout[2]
pc_2_out[3] <= pipe_reg:pc_2_reg.Dout[3]
pc_2_out[4] <= pipe_reg:pc_2_reg.Dout[4]
pc_2_out[5] <= pipe_reg:pc_2_reg.Dout[5]
pc_2_out[6] <= pipe_reg:pc_2_reg.Dout[6]
pc_2_out[7] <= pipe_reg:pc_2_reg.Dout[7]
pc_2_out[8] <= pipe_reg:pc_2_reg.Dout[8]
pc_2_out[9] <= pipe_reg:pc_2_reg.Dout[9]
pc_2_out[10] <= pipe_reg:pc_2_reg.Dout[10]
pc_2_out[11] <= pipe_reg:pc_2_reg.Dout[11]
pc_2_out[12] <= pipe_reg:pc_2_reg.Dout[12]
pc_2_out[13] <= pipe_reg:pc_2_reg.Dout[13]
pc_2_out[14] <= pipe_reg:pc_2_reg.Dout[14]
pc_2_out[15] <= pipe_reg:pc_2_reg.Dout[15]
inst_out[0] <= pipe_reg:inst_reg.Dout[0]
inst_out[1] <= pipe_reg:inst_reg.Dout[1]
inst_out[2] <= pipe_reg:inst_reg.Dout[2]
inst_out[3] <= pipe_reg:inst_reg.Dout[3]
inst_out[4] <= pipe_reg:inst_reg.Dout[4]
inst_out[5] <= pipe_reg:inst_reg.Dout[5]
inst_out[6] <= pipe_reg:inst_reg.Dout[6]
inst_out[7] <= pipe_reg:inst_reg.Dout[7]
inst_out[8] <= pipe_reg:inst_reg.Dout[8]
inst_out[9] <= pipe_reg:inst_reg.Dout[9]
inst_out[10] <= pipe_reg:inst_reg.Dout[10]
inst_out[11] <= pipe_reg:inst_reg.Dout[11]
inst_out[12] <= pipe_reg:inst_reg.Dout[12]
inst_out[13] <= pipe_reg:inst_reg.Dout[13]
inst_out[14] <= pipe_reg:inst_reg.Dout[14]
inst_out[15] <= pipe_reg:inst_reg.Dout[15]


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:pc_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:inst_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:pc_2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:valid_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:AD3_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:cond_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:D3_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Din[10] => Dout.DATAB
Din[11] => Dout.DATAB
Din[12] => Dout.DATAB
Din[13] => Dout.DATAB
Din[14] => Dout.DATAB
Din[15] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Din[8] => Dout.DATAB
Din[9] => Dout.DATAB
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:C_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:Z_reg
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:wb_cont
clk => Dout~reg0.CLK
wr_enable => Dout.OUTPUTSELECT
clr => Dout.OUTPUTSELECT
Din => Dout.DATAB
Dout <= Dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|mem_interfacer:mi
opcode[0] => Mux0.IN18
opcode[0] => Mux1.IN18
opcode[0] => Mux2.IN18
opcode[0] => Mux3.IN18
opcode[0] => Mux4.IN18
opcode[0] => Mux5.IN18
opcode[0] => Mux6.IN18
opcode[0] => Mux7.IN18
opcode[0] => Mux8.IN18
opcode[0] => Mux9.IN18
opcode[0] => Mux10.IN18
opcode[0] => Mux11.IN18
opcode[0] => Mux12.IN18
opcode[0] => Mux13.IN18
opcode[0] => Mux14.IN18
opcode[0] => Mux15.IN18
opcode[0] => Mux16.IN19
opcode[0] => Mux17.IN4
opcode[0] => Mux18.IN4
opcode[0] => Mux19.IN4
opcode[0] => Mux20.IN4
opcode[0] => Mux21.IN4
opcode[0] => Mux22.IN4
opcode[0] => Mux23.IN4
opcode[0] => Mux24.IN4
opcode[0] => Mux25.IN4
opcode[0] => Mux26.IN4
opcode[0] => Mux27.IN4
opcode[0] => Mux28.IN4
opcode[0] => Mux29.IN4
opcode[0] => Mux30.IN4
opcode[0] => Mux31.IN4
opcode[0] => Mux32.IN4
opcode[0] => Mux33.IN19
opcode[0] => Mux34.IN9
opcode[0] => Mux35.IN9
opcode[0] => Mux36.IN9
opcode[0] => Mux37.IN9
opcode[0] => Mux38.IN9
opcode[0] => Mux39.IN9
opcode[0] => Mux40.IN9
opcode[0] => Mux41.IN9
opcode[0] => Mux42.IN9
opcode[0] => Mux43.IN9
opcode[0] => Mux44.IN9
opcode[0] => Mux45.IN9
opcode[0] => Mux46.IN9
opcode[0] => Mux47.IN9
opcode[0] => Mux48.IN9
opcode[0] => Mux49.IN9
opcode[0] => Mux50.IN10
opcode[1] => Mux0.IN17
opcode[1] => Mux1.IN17
opcode[1] => Mux2.IN17
opcode[1] => Mux3.IN17
opcode[1] => Mux4.IN17
opcode[1] => Mux5.IN17
opcode[1] => Mux6.IN17
opcode[1] => Mux7.IN17
opcode[1] => Mux8.IN17
opcode[1] => Mux9.IN17
opcode[1] => Mux10.IN17
opcode[1] => Mux11.IN17
opcode[1] => Mux12.IN17
opcode[1] => Mux13.IN17
opcode[1] => Mux14.IN17
opcode[1] => Mux15.IN17
opcode[1] => Mux16.IN18
opcode[1] => Mux17.IN3
opcode[1] => Mux18.IN3
opcode[1] => Mux19.IN3
opcode[1] => Mux20.IN3
opcode[1] => Mux21.IN3
opcode[1] => Mux22.IN3
opcode[1] => Mux23.IN3
opcode[1] => Mux24.IN3
opcode[1] => Mux25.IN3
opcode[1] => Mux26.IN3
opcode[1] => Mux27.IN3
opcode[1] => Mux28.IN3
opcode[1] => Mux29.IN3
opcode[1] => Mux30.IN3
opcode[1] => Mux31.IN3
opcode[1] => Mux32.IN3
opcode[1] => Mux33.IN18
opcode[2] => Mux0.IN16
opcode[2] => Mux1.IN16
opcode[2] => Mux2.IN16
opcode[2] => Mux3.IN16
opcode[2] => Mux4.IN16
opcode[2] => Mux5.IN16
opcode[2] => Mux6.IN16
opcode[2] => Mux7.IN16
opcode[2] => Mux8.IN16
opcode[2] => Mux9.IN16
opcode[2] => Mux10.IN16
opcode[2] => Mux11.IN16
opcode[2] => Mux12.IN16
opcode[2] => Mux13.IN16
opcode[2] => Mux14.IN16
opcode[2] => Mux15.IN16
opcode[2] => Mux16.IN17
opcode[2] => Mux17.IN2
opcode[2] => Mux18.IN2
opcode[2] => Mux19.IN2
opcode[2] => Mux20.IN2
opcode[2] => Mux21.IN2
opcode[2] => Mux22.IN2
opcode[2] => Mux23.IN2
opcode[2] => Mux24.IN2
opcode[2] => Mux25.IN2
opcode[2] => Mux26.IN2
opcode[2] => Mux27.IN2
opcode[2] => Mux28.IN2
opcode[2] => Mux29.IN2
opcode[2] => Mux30.IN2
opcode[2] => Mux31.IN2
opcode[2] => Mux32.IN2
opcode[2] => Mux33.IN17
opcode[2] => Mux34.IN8
opcode[2] => Mux35.IN8
opcode[2] => Mux36.IN8
opcode[2] => Mux37.IN8
opcode[2] => Mux38.IN8
opcode[2] => Mux39.IN8
opcode[2] => Mux40.IN8
opcode[2] => Mux41.IN8
opcode[2] => Mux42.IN8
opcode[2] => Mux43.IN8
opcode[2] => Mux44.IN8
opcode[2] => Mux45.IN8
opcode[2] => Mux46.IN8
opcode[2] => Mux47.IN8
opcode[2] => Mux48.IN8
opcode[2] => Mux49.IN8
opcode[2] => Mux50.IN9
opcode[3] => Mux0.IN15
opcode[3] => Mux1.IN15
opcode[3] => Mux2.IN15
opcode[3] => Mux3.IN15
opcode[3] => Mux4.IN15
opcode[3] => Mux5.IN15
opcode[3] => Mux6.IN15
opcode[3] => Mux7.IN15
opcode[3] => Mux8.IN15
opcode[3] => Mux9.IN15
opcode[3] => Mux10.IN15
opcode[3] => Mux11.IN15
opcode[3] => Mux12.IN15
opcode[3] => Mux13.IN15
opcode[3] => Mux14.IN15
opcode[3] => Mux15.IN15
opcode[3] => Mux16.IN16
opcode[3] => Mux17.IN1
opcode[3] => Mux18.IN1
opcode[3] => Mux19.IN1
opcode[3] => Mux20.IN1
opcode[3] => Mux21.IN1
opcode[3] => Mux22.IN1
opcode[3] => Mux23.IN1
opcode[3] => Mux24.IN1
opcode[3] => Mux25.IN1
opcode[3] => Mux26.IN1
opcode[3] => Mux27.IN1
opcode[3] => Mux28.IN1
opcode[3] => Mux29.IN1
opcode[3] => Mux30.IN1
opcode[3] => Mux31.IN1
opcode[3] => Mux32.IN1
opcode[3] => Mux33.IN16
opcode[3] => Mux34.IN7
opcode[3] => Mux35.IN7
opcode[3] => Mux36.IN7
opcode[3] => Mux37.IN7
opcode[3] => Mux38.IN7
opcode[3] => Mux39.IN7
opcode[3] => Mux40.IN7
opcode[3] => Mux41.IN7
opcode[3] => Mux42.IN7
opcode[3] => Mux43.IN7
opcode[3] => Mux44.IN7
opcode[3] => Mux45.IN7
opcode[3] => Mux46.IN7
opcode[3] => Mux47.IN7
opcode[3] => Mux48.IN7
opcode[3] => Mux49.IN7
opcode[3] => Mux50.IN8
Exe_d3[0] => Mux17.IN5
Exe_d3[0] => Mux17.IN6
Exe_d3[0] => Mux17.IN7
Exe_d3[0] => Mux17.IN8
Exe_d3[0] => Mux17.IN9
Exe_d3[0] => Mux17.IN10
Exe_d3[0] => Mux17.IN11
Exe_d3[0] => Mux17.IN12
Exe_d3[0] => Mux17.IN13
Exe_d3[0] => Mux17.IN14
Exe_d3[0] => Mux17.IN15
Exe_d3[0] => Mux17.IN16
Exe_d3[0] => Mux17.IN17
Exe_d3[0] => Mux17.IN18
Exe_d3[0] => Mux34.IN10
Exe_d3[1] => Mux18.IN5
Exe_d3[1] => Mux18.IN6
Exe_d3[1] => Mux18.IN7
Exe_d3[1] => Mux18.IN8
Exe_d3[1] => Mux18.IN9
Exe_d3[1] => Mux18.IN10
Exe_d3[1] => Mux18.IN11
Exe_d3[1] => Mux18.IN12
Exe_d3[1] => Mux18.IN13
Exe_d3[1] => Mux18.IN14
Exe_d3[1] => Mux18.IN15
Exe_d3[1] => Mux18.IN16
Exe_d3[1] => Mux18.IN17
Exe_d3[1] => Mux18.IN18
Exe_d3[1] => Mux35.IN10
Exe_d3[2] => Mux19.IN5
Exe_d3[2] => Mux19.IN6
Exe_d3[2] => Mux19.IN7
Exe_d3[2] => Mux19.IN8
Exe_d3[2] => Mux19.IN9
Exe_d3[2] => Mux19.IN10
Exe_d3[2] => Mux19.IN11
Exe_d3[2] => Mux19.IN12
Exe_d3[2] => Mux19.IN13
Exe_d3[2] => Mux19.IN14
Exe_d3[2] => Mux19.IN15
Exe_d3[2] => Mux19.IN16
Exe_d3[2] => Mux19.IN17
Exe_d3[2] => Mux19.IN18
Exe_d3[2] => Mux36.IN10
Exe_d3[3] => Mux20.IN5
Exe_d3[3] => Mux20.IN6
Exe_d3[3] => Mux20.IN7
Exe_d3[3] => Mux20.IN8
Exe_d3[3] => Mux20.IN9
Exe_d3[3] => Mux20.IN10
Exe_d3[3] => Mux20.IN11
Exe_d3[3] => Mux20.IN12
Exe_d3[3] => Mux20.IN13
Exe_d3[3] => Mux20.IN14
Exe_d3[3] => Mux20.IN15
Exe_d3[3] => Mux20.IN16
Exe_d3[3] => Mux20.IN17
Exe_d3[3] => Mux20.IN18
Exe_d3[3] => Mux37.IN10
Exe_d3[4] => Mux21.IN5
Exe_d3[4] => Mux21.IN6
Exe_d3[4] => Mux21.IN7
Exe_d3[4] => Mux21.IN8
Exe_d3[4] => Mux21.IN9
Exe_d3[4] => Mux21.IN10
Exe_d3[4] => Mux21.IN11
Exe_d3[4] => Mux21.IN12
Exe_d3[4] => Mux21.IN13
Exe_d3[4] => Mux21.IN14
Exe_d3[4] => Mux21.IN15
Exe_d3[4] => Mux21.IN16
Exe_d3[4] => Mux21.IN17
Exe_d3[4] => Mux21.IN18
Exe_d3[4] => Mux38.IN10
Exe_d3[5] => Mux22.IN5
Exe_d3[5] => Mux22.IN6
Exe_d3[5] => Mux22.IN7
Exe_d3[5] => Mux22.IN8
Exe_d3[5] => Mux22.IN9
Exe_d3[5] => Mux22.IN10
Exe_d3[5] => Mux22.IN11
Exe_d3[5] => Mux22.IN12
Exe_d3[5] => Mux22.IN13
Exe_d3[5] => Mux22.IN14
Exe_d3[5] => Mux22.IN15
Exe_d3[5] => Mux22.IN16
Exe_d3[5] => Mux22.IN17
Exe_d3[5] => Mux22.IN18
Exe_d3[5] => Mux39.IN10
Exe_d3[6] => Mux23.IN5
Exe_d3[6] => Mux23.IN6
Exe_d3[6] => Mux23.IN7
Exe_d3[6] => Mux23.IN8
Exe_d3[6] => Mux23.IN9
Exe_d3[6] => Mux23.IN10
Exe_d3[6] => Mux23.IN11
Exe_d3[6] => Mux23.IN12
Exe_d3[6] => Mux23.IN13
Exe_d3[6] => Mux23.IN14
Exe_d3[6] => Mux23.IN15
Exe_d3[6] => Mux23.IN16
Exe_d3[6] => Mux23.IN17
Exe_d3[6] => Mux23.IN18
Exe_d3[6] => Mux40.IN10
Exe_d3[7] => Mux24.IN5
Exe_d3[7] => Mux24.IN6
Exe_d3[7] => Mux24.IN7
Exe_d3[7] => Mux24.IN8
Exe_d3[7] => Mux24.IN9
Exe_d3[7] => Mux24.IN10
Exe_d3[7] => Mux24.IN11
Exe_d3[7] => Mux24.IN12
Exe_d3[7] => Mux24.IN13
Exe_d3[7] => Mux24.IN14
Exe_d3[7] => Mux24.IN15
Exe_d3[7] => Mux24.IN16
Exe_d3[7] => Mux24.IN17
Exe_d3[7] => Mux24.IN18
Exe_d3[7] => Mux41.IN10
Exe_d3[8] => Mux25.IN5
Exe_d3[8] => Mux25.IN6
Exe_d3[8] => Mux25.IN7
Exe_d3[8] => Mux25.IN8
Exe_d3[8] => Mux25.IN9
Exe_d3[8] => Mux25.IN10
Exe_d3[8] => Mux25.IN11
Exe_d3[8] => Mux25.IN12
Exe_d3[8] => Mux25.IN13
Exe_d3[8] => Mux25.IN14
Exe_d3[8] => Mux25.IN15
Exe_d3[8] => Mux25.IN16
Exe_d3[8] => Mux25.IN17
Exe_d3[8] => Mux25.IN18
Exe_d3[8] => Mux42.IN10
Exe_d3[9] => Mux26.IN5
Exe_d3[9] => Mux26.IN6
Exe_d3[9] => Mux26.IN7
Exe_d3[9] => Mux26.IN8
Exe_d3[9] => Mux26.IN9
Exe_d3[9] => Mux26.IN10
Exe_d3[9] => Mux26.IN11
Exe_d3[9] => Mux26.IN12
Exe_d3[9] => Mux26.IN13
Exe_d3[9] => Mux26.IN14
Exe_d3[9] => Mux26.IN15
Exe_d3[9] => Mux26.IN16
Exe_d3[9] => Mux26.IN17
Exe_d3[9] => Mux26.IN18
Exe_d3[9] => Mux43.IN10
Exe_d3[10] => Mux27.IN5
Exe_d3[10] => Mux27.IN6
Exe_d3[10] => Mux27.IN7
Exe_d3[10] => Mux27.IN8
Exe_d3[10] => Mux27.IN9
Exe_d3[10] => Mux27.IN10
Exe_d3[10] => Mux27.IN11
Exe_d3[10] => Mux27.IN12
Exe_d3[10] => Mux27.IN13
Exe_d3[10] => Mux27.IN14
Exe_d3[10] => Mux27.IN15
Exe_d3[10] => Mux27.IN16
Exe_d3[10] => Mux27.IN17
Exe_d3[10] => Mux27.IN18
Exe_d3[10] => Mux44.IN10
Exe_d3[11] => Mux28.IN5
Exe_d3[11] => Mux28.IN6
Exe_d3[11] => Mux28.IN7
Exe_d3[11] => Mux28.IN8
Exe_d3[11] => Mux28.IN9
Exe_d3[11] => Mux28.IN10
Exe_d3[11] => Mux28.IN11
Exe_d3[11] => Mux28.IN12
Exe_d3[11] => Mux28.IN13
Exe_d3[11] => Mux28.IN14
Exe_d3[11] => Mux28.IN15
Exe_d3[11] => Mux28.IN16
Exe_d3[11] => Mux28.IN17
Exe_d3[11] => Mux28.IN18
Exe_d3[11] => Mux45.IN10
Exe_d3[12] => Mux29.IN5
Exe_d3[12] => Mux29.IN6
Exe_d3[12] => Mux29.IN7
Exe_d3[12] => Mux29.IN8
Exe_d3[12] => Mux29.IN9
Exe_d3[12] => Mux29.IN10
Exe_d3[12] => Mux29.IN11
Exe_d3[12] => Mux29.IN12
Exe_d3[12] => Mux29.IN13
Exe_d3[12] => Mux29.IN14
Exe_d3[12] => Mux29.IN15
Exe_d3[12] => Mux29.IN16
Exe_d3[12] => Mux29.IN17
Exe_d3[12] => Mux29.IN18
Exe_d3[12] => Mux46.IN10
Exe_d3[13] => Mux30.IN5
Exe_d3[13] => Mux30.IN6
Exe_d3[13] => Mux30.IN7
Exe_d3[13] => Mux30.IN8
Exe_d3[13] => Mux30.IN9
Exe_d3[13] => Mux30.IN10
Exe_d3[13] => Mux30.IN11
Exe_d3[13] => Mux30.IN12
Exe_d3[13] => Mux30.IN13
Exe_d3[13] => Mux30.IN14
Exe_d3[13] => Mux30.IN15
Exe_d3[13] => Mux30.IN16
Exe_d3[13] => Mux30.IN17
Exe_d3[13] => Mux30.IN18
Exe_d3[13] => Mux47.IN10
Exe_d3[14] => Mux31.IN5
Exe_d3[14] => Mux31.IN6
Exe_d3[14] => Mux31.IN7
Exe_d3[14] => Mux31.IN8
Exe_d3[14] => Mux31.IN9
Exe_d3[14] => Mux31.IN10
Exe_d3[14] => Mux31.IN11
Exe_d3[14] => Mux31.IN12
Exe_d3[14] => Mux31.IN13
Exe_d3[14] => Mux31.IN14
Exe_d3[14] => Mux31.IN15
Exe_d3[14] => Mux31.IN16
Exe_d3[14] => Mux31.IN17
Exe_d3[14] => Mux31.IN18
Exe_d3[14] => Mux48.IN10
Exe_d3[15] => Mux32.IN5
Exe_d3[15] => Mux32.IN6
Exe_d3[15] => Mux32.IN7
Exe_d3[15] => Mux32.IN8
Exe_d3[15] => Mux32.IN9
Exe_d3[15] => Mux32.IN10
Exe_d3[15] => Mux32.IN11
Exe_d3[15] => Mux32.IN12
Exe_d3[15] => Mux32.IN13
Exe_d3[15] => Mux32.IN14
Exe_d3[15] => Mux32.IN15
Exe_d3[15] => Mux32.IN16
Exe_d3[15] => Mux32.IN17
Exe_d3[15] => Mux32.IN18
Exe_d3[15] => Mux49.IN10
Exe_d1[0] => Mux0.IN19
Exe_d1[1] => Mux1.IN19
Exe_d1[2] => Mux2.IN19
Exe_d1[3] => Mux3.IN19
Exe_d1[4] => Mux4.IN19
Exe_d1[5] => Mux5.IN19
Exe_d1[6] => Mux6.IN19
Exe_d1[7] => Mux7.IN19
Exe_d1[8] => Mux8.IN19
Exe_d1[9] => Mux9.IN19
Exe_d1[10] => Mux10.IN19
Exe_d1[11] => Mux11.IN19
Exe_d1[12] => Mux12.IN19
Exe_d1[13] => Mux13.IN19
Exe_d1[14] => Mux14.IN19
Exe_d1[15] => Mux15.IN19
Mem_out[0] => Mux17.IN19
Mem_out[1] => Mux18.IN19
Mem_out[2] => Mux19.IN19
Mem_out[3] => Mux20.IN19
Mem_out[4] => Mux21.IN19
Mem_out[5] => Mux22.IN19
Mem_out[6] => Mux23.IN19
Mem_out[7] => Mux24.IN19
Mem_out[8] => Mux25.IN19
Mem_out[9] => Mux26.IN19
Mem_out[10] => Mux27.IN19
Mem_out[11] => Mux28.IN19
Mem_out[12] => Mux29.IN19
Mem_out[13] => Mux30.IN19
Mem_out[14] => Mux31.IN19
Mem_out[15] => Mux32.IN19
WB_d3[0] <= WB_d3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[1] <= WB_d3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[2] <= WB_d3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[3] <= WB_d3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[4] <= WB_d3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[5] <= WB_d3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[6] <= WB_d3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[7] <= WB_d3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[8] <= WB_d3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[9] <= WB_d3[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[10] <= WB_d3[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[11] <= WB_d3[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[12] <= WB_d3[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[13] <= WB_d3[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[14] <= WB_d3[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
WB_d3[15] <= WB_d3[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[0] <= Mem_in[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[1] <= Mem_in[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[2] <= Mem_in[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[3] <= Mem_in[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[4] <= Mem_in[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[5] <= Mem_in[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[6] <= Mem_in[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[7] <= Mem_in[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[8] <= Mem_in[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[9] <= Mem_in[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[10] <= Mem_in[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[11] <= Mem_in[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[12] <= Mem_in[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[13] <= Mem_in[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[14] <= Mem_in[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_in[15] <= Mem_in[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_wr <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[0] <= Mem_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[1] <= Mem_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[2] <= Mem_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[3] <= Mem_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[4] <= Mem_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[5] <= Mem_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[6] <= Mem_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[7] <= Mem_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[8] <= Mem_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[9] <= Mem_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[10] <= Mem_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[11] <= Mem_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[12] <= Mem_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[13] <= Mem_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[14] <= Mem_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Mem_addr[15] <= Mem_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|inst_dec:id
inst[0] => Mux0.IN2
inst[0] => Mux0.IN3
inst[0] => Mux0.IN4
inst[0] => Mux0.IN5
inst[0] => Mux0.IN6
inst[0] => Mux0.IN7
inst[0] => Mux0.IN8
inst[0] => Mux0.IN9
inst[0] => Mux0.IN10
inst[0] => Mux0.IN11
inst[0] => Mux16.IN10
inst[0] => Mux16.IN11
inst[1] => Mux1.IN2
inst[1] => Mux1.IN3
inst[1] => Mux1.IN4
inst[1] => Mux1.IN5
inst[1] => Mux1.IN6
inst[1] => Mux1.IN7
inst[1] => Mux1.IN8
inst[1] => Mux1.IN9
inst[1] => Mux1.IN10
inst[1] => Mux1.IN11
inst[1] => Mux17.IN10
inst[1] => Mux17.IN11
inst[2] => Mux2.IN2
inst[2] => Mux2.IN3
inst[2] => Mux2.IN4
inst[2] => Mux2.IN5
inst[2] => Mux2.IN6
inst[2] => Mux2.IN7
inst[2] => Mux2.IN8
inst[2] => Mux2.IN9
inst[2] => Mux2.IN10
inst[2] => Mux2.IN11
inst[3] => Mux3.IN2
inst[3] => Mux3.IN3
inst[3] => Mux3.IN4
inst[3] => Mux3.IN5
inst[3] => Mux3.IN6
inst[3] => Mux3.IN7
inst[3] => Mux3.IN8
inst[3] => Mux3.IN9
inst[3] => Mux3.IN10
inst[3] => Mux3.IN11
inst[3] => Mux10.IN7
inst[3] => Mux10.IN8
inst[3] => Mux10.IN9
inst[3] => Mux10.IN10
inst[3] => Mux10.IN11
inst[4] => Mux4.IN2
inst[4] => Mux4.IN3
inst[4] => Mux4.IN4
inst[4] => Mux4.IN5
inst[4] => Mux4.IN6
inst[4] => Mux4.IN7
inst[4] => Mux4.IN8
inst[4] => Mux4.IN9
inst[4] => Mux4.IN10
inst[4] => Mux4.IN11
inst[4] => Mux11.IN7
inst[4] => Mux11.IN8
inst[4] => Mux11.IN9
inst[4] => Mux11.IN10
inst[4] => Mux11.IN11
inst[5] => Mux5.IN2
inst[5] => Mux5.IN3
inst[5] => Mux5.IN4
inst[5] => Mux5.IN5
inst[5] => Mux5.IN6
inst[5] => Mux5.IN7
inst[5] => Mux5.IN8
inst[5] => Mux5.IN9
inst[5] => Mux5.IN10
inst[5] => Mux5.IN11
inst[5] => Mux12.IN7
inst[5] => Mux12.IN8
inst[5] => Mux12.IN9
inst[5] => Mux12.IN10
inst[5] => Mux12.IN11
inst[6] => Mux6.IN2
inst[6] => Mux6.IN3
inst[6] => Mux6.IN4
inst[6] => Mux6.IN5
inst[6] => Mux6.IN6
inst[6] => Mux6.IN7
inst[6] => Mux6.IN8
inst[6] => Mux6.IN9
inst[6] => Mux6.IN10
inst[6] => Mux6.IN11
inst[6] => Mux10.IN6
inst[6] => Mux13.IN2
inst[6] => Mux13.IN3
inst[6] => Mux13.IN4
inst[6] => Mux13.IN5
inst[6] => Mux13.IN6
inst[6] => Mux13.IN7
inst[6] => Mux13.IN8
inst[6] => Mux13.IN9
inst[6] => Mux13.IN10
inst[6] => Mux13.IN11
inst[7] => Mux7.IN2
inst[7] => Mux7.IN3
inst[7] => Mux7.IN4
inst[7] => Mux7.IN5
inst[7] => Mux7.IN6
inst[7] => Mux7.IN7
inst[7] => Mux7.IN8
inst[7] => Mux7.IN9
inst[7] => Mux7.IN10
inst[7] => Mux7.IN11
inst[7] => Mux11.IN6
inst[7] => Mux14.IN2
inst[7] => Mux14.IN3
inst[7] => Mux14.IN4
inst[7] => Mux14.IN5
inst[7] => Mux14.IN6
inst[7] => Mux14.IN7
inst[7] => Mux14.IN8
inst[7] => Mux14.IN9
inst[7] => Mux14.IN10
inst[7] => Mux14.IN11
inst[8] => Mux8.IN2
inst[8] => Mux8.IN3
inst[8] => Mux8.IN4
inst[8] => Mux8.IN5
inst[8] => Mux8.IN6
inst[8] => Mux8.IN7
inst[8] => Mux8.IN8
inst[8] => Mux8.IN9
inst[8] => Mux8.IN10
inst[8] => Mux8.IN11
inst[8] => Mux12.IN6
inst[8] => Mux15.IN2
inst[8] => Mux15.IN3
inst[8] => Mux15.IN4
inst[8] => Mux15.IN5
inst[8] => Mux15.IN6
inst[8] => Mux15.IN7
inst[8] => Mux15.IN8
inst[8] => Mux15.IN9
inst[8] => Mux15.IN10
inst[8] => Mux15.IN11
inst[9] => Mux10.IN3
inst[9] => Mux10.IN4
inst[9] => Mux10.IN5
inst[9] => AD1[0].DATAIN
inst[10] => Mux11.IN3
inst[10] => Mux11.IN4
inst[10] => Mux11.IN5
inst[10] => AD1[1].DATAIN
inst[11] => Mux12.IN3
inst[11] => Mux12.IN4
inst[11] => Mux12.IN5
inst[11] => AD1[2].DATAIN
inst[12] => Mux0.IN19
inst[12] => Mux1.IN19
inst[12] => Mux2.IN19
inst[12] => Mux3.IN19
inst[12] => Mux4.IN19
inst[12] => Mux5.IN19
inst[12] => Mux6.IN19
inst[12] => Mux7.IN19
inst[12] => Mux8.IN19
inst[12] => Mux9.IN19
inst[12] => Mux10.IN19
inst[12] => Mux11.IN19
inst[12] => Mux12.IN19
inst[12] => Mux13.IN19
inst[12] => Mux14.IN19
inst[12] => Mux15.IN19
inst[12] => Mux16.IN19
inst[12] => Mux17.IN19
inst[12] => Mux18.IN19
inst[13] => Mux0.IN18
inst[13] => Mux1.IN18
inst[13] => Mux2.IN18
inst[13] => Mux3.IN18
inst[13] => Mux4.IN18
inst[13] => Mux5.IN18
inst[13] => Mux6.IN18
inst[13] => Mux7.IN18
inst[13] => Mux8.IN18
inst[13] => Mux9.IN18
inst[13] => Mux10.IN18
inst[13] => Mux11.IN18
inst[13] => Mux12.IN18
inst[13] => Mux13.IN18
inst[13] => Mux14.IN18
inst[13] => Mux15.IN18
inst[13] => Mux16.IN18
inst[13] => Mux17.IN18
inst[13] => Mux18.IN18
inst[14] => Mux0.IN17
inst[14] => Mux1.IN17
inst[14] => Mux2.IN17
inst[14] => Mux3.IN17
inst[14] => Mux4.IN17
inst[14] => Mux5.IN17
inst[14] => Mux6.IN17
inst[14] => Mux7.IN17
inst[14] => Mux8.IN17
inst[14] => Mux9.IN17
inst[14] => Mux10.IN17
inst[14] => Mux11.IN17
inst[14] => Mux12.IN17
inst[14] => Mux13.IN17
inst[14] => Mux14.IN17
inst[14] => Mux15.IN17
inst[14] => Mux16.IN17
inst[14] => Mux17.IN17
inst[14] => Mux18.IN17
inst[15] => Mux0.IN16
inst[15] => Mux1.IN16
inst[15] => Mux2.IN16
inst[15] => Mux3.IN16
inst[15] => Mux4.IN16
inst[15] => Mux5.IN16
inst[15] => Mux6.IN16
inst[15] => Mux7.IN16
inst[15] => Mux8.IN16
inst[15] => Mux9.IN16
inst[15] => Mux10.IN16
inst[15] => Mux11.IN16
inst[15] => Mux12.IN16
inst[15] => Mux13.IN16
inst[15] => Mux14.IN16
inst[15] => Mux15.IN16
inst[15] => Mux16.IN16
inst[15] => Mux17.IN16
inst[15] => Mux18.IN16
opcode[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
CZ[0] <= CZ[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
CZ[1] <= CZ[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
AD1[0] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
AD1[1] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
AD1[2] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
AD2[0] <= AD2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
AD2[1] <= AD2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
AD2[2] <= AD2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
AD3[0] <= AD3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
AD3[1] <= AD3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
AD3[2] <= AD3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= immediate[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= immediate[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= immediate[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= immediate[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= immediate[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= immediate[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= immediate[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DUT|datapath:add_instance|cond_left_shift:cls
immediate[0] => Mux8.IN0
immediate[1] => Mux7.IN0
immediate[2] => Mux6.IN0
immediate[3] => Mux5.IN0
immediate[4] => Mux4.IN0
immediate[5] => Mux3.IN0
immediate[6] => Mux2.IN0
immediate[7] => Mux1.IN0
immediate[8] => Mux0.IN0
opcode[0] => Mux0.IN4
opcode[0] => Mux1.IN4
opcode[0] => Mux2.IN4
opcode[0] => Mux3.IN4
opcode[0] => Mux4.IN4
opcode[0] => Mux5.IN4
opcode[0] => Mux6.IN4
opcode[0] => Mux7.IN4
opcode[0] => Mux8.IN4
opcode[0] => Mux9.IN4
opcode[0] => Mux10.IN4
opcode[0] => Mux11.IN4
opcode[0] => Mux12.IN4
opcode[0] => Mux13.IN4
opcode[0] => Mux14.IN4
opcode[0] => Mux15.IN4
opcode[1] => Mux0.IN3
opcode[1] => Mux1.IN3
opcode[1] => Mux2.IN3
opcode[1] => Mux3.IN3
opcode[1] => Mux4.IN3
opcode[1] => Mux5.IN3
opcode[1] => Mux6.IN3
opcode[1] => Mux7.IN3
opcode[1] => Mux8.IN3
opcode[1] => Mux9.IN3
opcode[1] => Mux10.IN3
opcode[1] => Mux11.IN3
opcode[1] => Mux12.IN3
opcode[1] => Mux13.IN3
opcode[1] => Mux14.IN3
opcode[1] => Mux15.IN3
opcode[2] => Mux0.IN2
opcode[2] => Mux1.IN2
opcode[2] => Mux2.IN2
opcode[2] => Mux3.IN2
opcode[2] => Mux4.IN2
opcode[2] => Mux5.IN2
opcode[2] => Mux6.IN2
opcode[2] => Mux7.IN2
opcode[2] => Mux8.IN2
opcode[2] => Mux9.IN2
opcode[2] => Mux10.IN2
opcode[2] => Mux11.IN2
opcode[2] => Mux12.IN2
opcode[2] => Mux13.IN2
opcode[2] => Mux14.IN2
opcode[2] => Mux15.IN2
opcode[3] => Mux0.IN1
opcode[3] => Mux1.IN1
opcode[3] => Mux2.IN1
opcode[3] => Mux3.IN1
opcode[3] => Mux4.IN1
opcode[3] => Mux5.IN1
opcode[3] => Mux6.IN1
opcode[3] => Mux7.IN1
opcode[3] => Mux8.IN1
opcode[3] => Mux9.IN1
opcode[3] => Mux10.IN1
opcode[3] => Mux11.IN1
opcode[3] => Mux12.IN1
opcode[3] => Mux13.IN1
opcode[3] => Mux14.IN1
opcode[3] => Mux15.IN1
d3[0] => Mux15.IN5
d3[0] => Mux15.IN6
d3[0] => Mux15.IN7
d3[0] => Mux15.IN8
d3[0] => Mux15.IN9
d3[0] => Mux15.IN10
d3[0] => Mux15.IN11
d3[0] => Mux15.IN12
d3[0] => Mux15.IN13
d3[0] => Mux15.IN14
d3[0] => Mux15.IN15
d3[0] => Mux15.IN16
d3[0] => Mux15.IN17
d3[0] => Mux15.IN18
d3[0] => Mux15.IN19
d3[1] => Mux14.IN5
d3[1] => Mux14.IN6
d3[1] => Mux14.IN7
d3[1] => Mux14.IN8
d3[1] => Mux14.IN9
d3[1] => Mux14.IN10
d3[1] => Mux14.IN11
d3[1] => Mux14.IN12
d3[1] => Mux14.IN13
d3[1] => Mux14.IN14
d3[1] => Mux14.IN15
d3[1] => Mux14.IN16
d3[1] => Mux14.IN17
d3[1] => Mux14.IN18
d3[1] => Mux14.IN19
d3[2] => Mux13.IN5
d3[2] => Mux13.IN6
d3[2] => Mux13.IN7
d3[2] => Mux13.IN8
d3[2] => Mux13.IN9
d3[2] => Mux13.IN10
d3[2] => Mux13.IN11
d3[2] => Mux13.IN12
d3[2] => Mux13.IN13
d3[2] => Mux13.IN14
d3[2] => Mux13.IN15
d3[2] => Mux13.IN16
d3[2] => Mux13.IN17
d3[2] => Mux13.IN18
d3[2] => Mux13.IN19
d3[3] => Mux12.IN5
d3[3] => Mux12.IN6
d3[3] => Mux12.IN7
d3[3] => Mux12.IN8
d3[3] => Mux12.IN9
d3[3] => Mux12.IN10
d3[3] => Mux12.IN11
d3[3] => Mux12.IN12
d3[3] => Mux12.IN13
d3[3] => Mux12.IN14
d3[3] => Mux12.IN15
d3[3] => Mux12.IN16
d3[3] => Mux12.IN17
d3[3] => Mux12.IN18
d3[3] => Mux12.IN19
d3[4] => Mux11.IN5
d3[4] => Mux11.IN6
d3[4] => Mux11.IN7
d3[4] => Mux11.IN8
d3[4] => Mux11.IN9
d3[4] => Mux11.IN10
d3[4] => Mux11.IN11
d3[4] => Mux11.IN12
d3[4] => Mux11.IN13
d3[4] => Mux11.IN14
d3[4] => Mux11.IN15
d3[4] => Mux11.IN16
d3[4] => Mux11.IN17
d3[4] => Mux11.IN18
d3[4] => Mux11.IN19
d3[5] => Mux10.IN5
d3[5] => Mux10.IN6
d3[5] => Mux10.IN7
d3[5] => Mux10.IN8
d3[5] => Mux10.IN9
d3[5] => Mux10.IN10
d3[5] => Mux10.IN11
d3[5] => Mux10.IN12
d3[5] => Mux10.IN13
d3[5] => Mux10.IN14
d3[5] => Mux10.IN15
d3[5] => Mux10.IN16
d3[5] => Mux10.IN17
d3[5] => Mux10.IN18
d3[5] => Mux10.IN19
d3[6] => Mux9.IN5
d3[6] => Mux9.IN6
d3[6] => Mux9.IN7
d3[6] => Mux9.IN8
d3[6] => Mux9.IN9
d3[6] => Mux9.IN10
d3[6] => Mux9.IN11
d3[6] => Mux9.IN12
d3[6] => Mux9.IN13
d3[6] => Mux9.IN14
d3[6] => Mux9.IN15
d3[6] => Mux9.IN16
d3[6] => Mux9.IN17
d3[6] => Mux9.IN18
d3[6] => Mux9.IN19
d3[7] => Mux8.IN5
d3[7] => Mux8.IN6
d3[7] => Mux8.IN7
d3[7] => Mux8.IN8
d3[7] => Mux8.IN9
d3[7] => Mux8.IN10
d3[7] => Mux8.IN11
d3[7] => Mux8.IN12
d3[7] => Mux8.IN13
d3[7] => Mux8.IN14
d3[7] => Mux8.IN15
d3[7] => Mux8.IN16
d3[7] => Mux8.IN17
d3[7] => Mux8.IN18
d3[7] => Mux8.IN19
d3[8] => Mux7.IN5
d3[8] => Mux7.IN6
d3[8] => Mux7.IN7
d3[8] => Mux7.IN8
d3[8] => Mux7.IN9
d3[8] => Mux7.IN10
d3[8] => Mux7.IN11
d3[8] => Mux7.IN12
d3[8] => Mux7.IN13
d3[8] => Mux7.IN14
d3[8] => Mux7.IN15
d3[8] => Mux7.IN16
d3[8] => Mux7.IN17
d3[8] => Mux7.IN18
d3[8] => Mux7.IN19
d3[9] => Mux6.IN5
d3[9] => Mux6.IN6
d3[9] => Mux6.IN7
d3[9] => Mux6.IN8
d3[9] => Mux6.IN9
d3[9] => Mux6.IN10
d3[9] => Mux6.IN11
d3[9] => Mux6.IN12
d3[9] => Mux6.IN13
d3[9] => Mux6.IN14
d3[9] => Mux6.IN15
d3[9] => Mux6.IN16
d3[9] => Mux6.IN17
d3[9] => Mux6.IN18
d3[9] => Mux6.IN19
d3[10] => Mux5.IN5
d3[10] => Mux5.IN6
d3[10] => Mux5.IN7
d3[10] => Mux5.IN8
d3[10] => Mux5.IN9
d3[10] => Mux5.IN10
d3[10] => Mux5.IN11
d3[10] => Mux5.IN12
d3[10] => Mux5.IN13
d3[10] => Mux5.IN14
d3[10] => Mux5.IN15
d3[10] => Mux5.IN16
d3[10] => Mux5.IN17
d3[10] => Mux5.IN18
d3[10] => Mux5.IN19
d3[11] => Mux4.IN5
d3[11] => Mux4.IN6
d3[11] => Mux4.IN7
d3[11] => Mux4.IN8
d3[11] => Mux4.IN9
d3[11] => Mux4.IN10
d3[11] => Mux4.IN11
d3[11] => Mux4.IN12
d3[11] => Mux4.IN13
d3[11] => Mux4.IN14
d3[11] => Mux4.IN15
d3[11] => Mux4.IN16
d3[11] => Mux4.IN17
d3[11] => Mux4.IN18
d3[11] => Mux4.IN19
d3[12] => Mux3.IN5
d3[12] => Mux3.IN6
d3[12] => Mux3.IN7
d3[12] => Mux3.IN8
d3[12] => Mux3.IN9
d3[12] => Mux3.IN10
d3[12] => Mux3.IN11
d3[12] => Mux3.IN12
d3[12] => Mux3.IN13
d3[12] => Mux3.IN14
d3[12] => Mux3.IN15
d3[12] => Mux3.IN16
d3[12] => Mux3.IN17
d3[12] => Mux3.IN18
d3[12] => Mux3.IN19
d3[13] => Mux2.IN5
d3[13] => Mux2.IN6
d3[13] => Mux2.IN7
d3[13] => Mux2.IN8
d3[13] => Mux2.IN9
d3[13] => Mux2.IN10
d3[13] => Mux2.IN11
d3[13] => Mux2.IN12
d3[13] => Mux2.IN13
d3[13] => Mux2.IN14
d3[13] => Mux2.IN15
d3[13] => Mux2.IN16
d3[13] => Mux2.IN17
d3[13] => Mux2.IN18
d3[13] => Mux2.IN19
d3[14] => Mux1.IN5
d3[14] => Mux1.IN6
d3[14] => Mux1.IN7
d3[14] => Mux1.IN8
d3[14] => Mux1.IN9
d3[14] => Mux1.IN10
d3[14] => Mux1.IN11
d3[14] => Mux1.IN12
d3[14] => Mux1.IN13
d3[14] => Mux1.IN14
d3[14] => Mux1.IN15
d3[14] => Mux1.IN16
d3[14] => Mux1.IN17
d3[14] => Mux1.IN18
d3[14] => Mux1.IN19
d3[15] => Mux0.IN5
d3[15] => Mux0.IN6
d3[15] => Mux0.IN7
d3[15] => Mux0.IN8
d3[15] => Mux0.IN9
d3[15] => Mux0.IN10
d3[15] => Mux0.IN11
d3[15] => Mux0.IN12
d3[15] => Mux0.IN13
d3[15] => Mux0.IN14
d3[15] => Mux0.IN15
d3[15] => Mux0.IN16
d3[15] => Mux0.IN17
d3[15] => Mux0.IN18
d3[15] => Mux0.IN19
d3_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d3_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d3_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d3_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d3_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d3_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d3_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d3_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d3_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d3_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d3_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d3_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d3_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d3_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d3_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d3_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


