[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN65HVD251DR production of TEXAS INSTRUMENTS from the text:1\n2\n3\n48\n7\n6\n5D\nGND\nVCC\nRRS\nCANH\nCANL\nVREFSLOPE\nCONTROL and\nMODE LOGICOvertemperature\nSensor\nVCC(3)\nDriverVcc (3)VCC(3)\nVREF(5) VCC/2\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\nSNx5HVD251 Industrial CANBusTransceiver\n1Features 3Description\nThe HVD251 isintended foruse inapplications\n1•Drop-In Improved Replacement forthe\nemploying theController Area Network (CAN) serialPCA82C250 andPCA82C251communication physical layer inaccordance with the•Bus-Fault Protection of±36VISO 11898 Standard. The HVD251 provides\n•Meets orExceeds ISO11898 differential transmit capability tothe bus and\ndifferential receive capability toaCAN controller at •Signaling Rates(1)upto1Mbps\nspeeds upto1megabits persecond (Mbps).•High Input Impedance Allows upto120Nodes on\nDesigned foroperation inharsh environments, the aBus\ndevice features cross-wire, overvoltage and loss of•BusPinESD Protection Exceeds 14kVHBMground protection to±36V.Also featured are•Unpowered Node Does NotDisturb theBusovertemperature protection aswell as–7-Vto12-V\n•Low-Current Standby Mode: 200-µATypical common-mode range, and tolerance totransients of\n±200 V.The transceiver interfaces thesingle-ended •Thermal Shutdown Protection\nCAN controller with thedifferential CAN busfound in•Glitch-Free Power-Up andPower-Down CAN Busindustrial, building automation, and automotiveProtection forHot-Pluggingapplications.\n•DeviceNet Vendor ID#806Rs,pin8,selects one ofthree different modes of\n(1)Thesignaling rateofalineisthenumber ofvoltage operation: high-speed, slope control, orlow-powertransitions thataremade persecond expressed inbps(bitsmode. The high-speed mode ofoperation isselectedpersecond).byconnecting pin 8toground, allowing the\ntransmitter output transistors toswitch asfast as2Applicationspossible with nolimitation ontheriseand fallslope.\nTheriseandfallslope canbeadjusted byconnecting •CAN Data Buses\naresistor toground atpin8;theslope isproportional•Industrial Automationtothepin\'s output current. Slope control with an•SAE J1939 Standard Data BusInterfaceexternal resistor value of10kΩgives about 15-V /µs\n•NMEA 2000 Standard Data BusInterface slew rate; 100kΩgives about 2-V/µsslew rate.\nIfahigh logic level isapplied totheRspin8,theBlock Diagramdevice enters alow-current standby mode where the\ndriver isswitched offandthereceiver remains active.\nThe local protocol controller returns thedevice tothe\nnormal mode when ittransmits tothebus.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nSN55HVD251 WSON (8) 4.00 mm×4.00 mm\nSOIC (8) 4.90 mm×3.91 mm\nSN65HVD251\nPDIP (8) 9.81 mm×6.35 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Detailed Description ............................................ 17\n8.1 Overview ................................................................. 17 2Applications ........................................................... 1\n8.2 Functional Block Diagram ....................................... 17 3Description ............................................................. 1\n8.3 Feature Description ................................................. 174Revision History ..................................................... 2\n8.4 Device Functional Modes ........................................ 195PinConfiguration andFunctions ......................... 4\n9Application andImplementation ........................ 216Specifications ......................................................... 4\n9.1 Application Information ............................................ 216.1 Absolute Maximum Ratings ...................................... 4\n9.2 Typical Application .................................................. 246.2 ESD Ratings .............................................................. 4\n9.3 System Example ..................................................... 266.3 Recommended Operating Conditions ....................... 5\n10Power Supply Recommendations ..................... 286.4 Thermal Information .................................................. 5\n11Layout ................................................................... 28 6.5 Supply Current .......................................................... 5\n11.1 Layout Guidelines ................................................. 28 6.6 Electrical Characteristics: Driver ............................... 5\n11.2 Layout Example .................................................... 29 6.7 Electrical Characteristics: Receiver .......................... 6\n12Device andDocumentation Support ................. 30 6.8 VREF-Pin Characteristics ........................................ 6\n12.1 Related Links ........................................................ 30 6.9 Power Dissipation Characteristics ............................ 7\n12.2 Community Resources .......................................... 30 6.10 Switching Characteristics: Driver ............................ 7\n12.3 Trademarks ........................................................... 30 6.11 Switching Characteristics: Device ........................... 7\n12.4 Electrostatic Discharge Caution ............................ 30 6.12 Switching Characteristics: Receiver ........................ 8\n12.5 Glossary ................................................................ 30 6.13 Dissipation Ratings ................................................. 8\n6.14 Typical Characteristics ............................................ 9 13Mechanical, Packaging, andOrderable\nInformation ........................................................... 30 7Parameter Measurement Information ................ 11\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(June 2015) toRevision G Page\n•Changed thevalue ofHBM "Allpins"From: ±14000 VTo:±6000 V.Changed thevalue of"CANH, CANL andGND "\nFrom: ±6000 VTo:±14000 VintheESD Ratings ................................................................................................................. 4\nChanges from Revision E(March 2010) toRevision F Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Changed thelocation ofsection "6.12 VREF-Pin Characteristics "tosection 6.8................................................................. 6\nChanges from Revision C(September 2005) toRevision D Page\n•Added device SN55HVD251 .................................................................................................................................................. 1\n•Added theDRJ Package. ....................................................................................................................................................... 1\n•Changed thedata sheet titleFrom: CAN TRANSCEIVER To:INDUSTRIAL CAN TRANSCEIVER ..................................... 1\n•Deleted APPLICATIONS bullets: DeviceNet ™Data Buses, Smart Distributed Systems (SDS ™),andISO11783\nStandard Data BusInterface .................................................................................................................................................. 1\n•Deleted lastparagraph from theDESCRIPTION -"TheHVD251 may beused... "................................................................ 1\n•Added Electrical fasttransient/burst totheAbsMax Ratings table ........................................................................................ 4\n•Deleted thecondition -over recommended operating conditions (unless otherwise noted). From the\nRECOMMENDED OPERATING CONDITIONS table ............................................................................................................ 5\n•Added SN55HVD251 totheOperating free-air temperature, TAintheROC table ................................................................ 5\n•Added DRJ totheJunction-to-case thermal resistance ......................................................................................................... 5\n•Added DRJ totheJunction-to-board thermal resistance ........................................................................................................ 5\n2 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n•Added theSUPPLY CURRENT table..................................................................................................................................... 5\n•Deleted ICC-Supply current from theDRIVER ELECTRICAL CHARACTERISTICS .......................................................... 5\n•Added T≥-40°CtoVO(D)Test Conditions intheDRIVER ELECTRICAL CHARACTERISTICS .......................................... 5\n•Added RNODE =330ΩtoDifferential output voltage (Dominant) (second lineofTest Conditions) intheDRIVER\nELECTRICAL table ................................................................................................................................................................. 5\n•Added athird lineofTest Conditions toDifferential output voltage (Dominant) intheDRIVER ELECTRICAL table ............ 5\n•Added T≤85°CtoVOD®)Test Conditions intheDRIVER ELECTRICAL CHARACTERISTICS .......................................... 5\n•Deleted ICC-Supply current from theRECEIVER ELECTRICAL CHARACTERISTICS ..................................................... 6\n•Added Receiver noise rejection rowtotheRECEIVER ELECTRICAL CHARACTERISTIC table......................................... 6\n•Added TYP values totheDifferential output signal riseandfalltimes intheDRIVER SWITCHING\nCHARACTERISTIC table ....................................................................................................................................................... 7\n•Changed table titleFrom: ABSOLUTE MAXIMUM POWER DISSIPATION RATINGS To:PACKAGE DISSIPATION\nRATINGS ................................................................................................................................................................................ 8\n•Added theSON (DRJ) option tothePACKAGE DISSIPATION RATINGS table ................................................................... 8\n•Changed Figure 1titleFrom: tLOOP1-LOOP TIME To:RECESSIVE-TO-DOMINANT LOOP DELAY ........................................ 9\n•Changed Figure 2titleFrom: tLOOP2-LOOP TIME To:DOMINANT-TO-RECESSIVE LOOP DELAY ........................................ 9\n•Changed Figure 4From: DRIVER LOW-LEVEL OUTPUT CURRENT vsLOW-LEVEL OUTPUT VOLTAGE To:\nDRIVER OUTPUT VOLTAGE vsOUTPUT CURRENT ......................................................................................................... 9\n•Changed Figure 5From: DRIVER HIGH-LEVEL OUTPUT CURRENT vsHIGH-LEVEL OUTPUT VOLTAGE To:\nDRIVER DIFFERENTIAL OUTPUT VOLTAGE vsOUTPUT CURRENT .............................................................................. 9\n•Changed Figure 8titleFrom: DIFFERENTIAL OUTPUT FALL TIME To:DIFFERENTIAL OUTPUT TRANSITION TIME... 9\n•Changed Figure 12-Driver VOD,label RNODE was 330Ω±1%.............................................................................................. 11\n•Changed Table 1header From: MEASURED To:DIFFERENTIAL INPUT ......................................................................... 13\n•Added Note BtoFigure 22................................................................................................................................................... 16\n•Added arow(XOpen) toTable 2-Driver .......................................................................................................................... 19\nChanges from Revision B(September 2003) toRevision C Page\n•Changed thefront page format............................................................................................................................................... 1\n•Changed Junction temperature, TJ-SOIC Package MAX value From 150°CTo:145°C..................................................... 5\n•Changed theTHERMAL CHARACTERISTICS table values ................................................................................................. 7\n•Changed theABSOLUTE MAXIMUM POWER DISSIPATION RATINGS table values ........................................................ 8\nChanges from Revision A(September 2003) toRevision B Page\n•Changed thefront page format............................................................................................................................................... 1\n•Changed DESCRIPTION textFrom: andtolerance totransients of±50VTo:andtolerance totransients of±200V......... 1\nChanges from Original (November 2002) toRevision A Page\n•Changed multiple items within thedocument. ........................................................................................................................ 1\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN55HVD251 SN65HVD251\n1\n4 58\n2\n3 67\nRVCCGNDD\nCANLCANHRS\nVref\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\n5PinConfiguration andFunctions\nDPackage\n8-Pin SOIC\nTop View\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nCANH 7 I/O High-level CAN busline\nCANL 6 I/O Low-level CAN busline\nCAN transmit data input (LOW fordominant andHIGH forrecessive busstates), also calledD 1 ITXD, driver input\nGND 2 GND Ground connection\nCAN receive data output (LOW fordominant andHIGH forrecessive busstates), also calledR 4 ORXD, receiver output\nMode select pin:strong pulldown toGND =high-speed mode, strong pulluptoVCC=low-RS 8 Ipower mode, 10-kΩto100-kΩpulldown toGND =slope control mode\nVCC 3 Supply Transceiver 5-Vsupply voltage\nVREF 5 O Reference output voltage\n6Specifications\n6.1 Absolute Maximum Ratings(1)(2)\nMIN MAX UNIT\nSupply voltage, VCC –0.3 7 V\nVoltage atanybuspin(CANH orCANL) –36 36 V\nTransient voltage perISO7637, pulse 1,2,3a,3b CANH, CANL –200 200 V\nInput voltage, VI(D,Rs,orR) –0.3 VCC+0.5 V\nReceiver output current, IO –10 10mA mA\nElectrical fast IEC61000-4-4, Classification CANH, CANL –3 3 kV\ntransient/burst B\nContinuous total power dissipation (see Dissipation Ratings )\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential I/Obusvoltages, arewith respect tonetwork ground pin.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), per Allpins ±6000\nANSI/ESDA/JEDEC JS-001(1)\nCANH, CANL andGND ±14000V(ESD) Electrostatic discharge V\nCharged-device model (CDM), perJEDEC specification JESD22- ±1000\nC101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n4 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n6.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nSupply voltage, VCC 4.5 5.5 V\nVoltage atanybusterminal (separately orcommon mode) VIorVIC –7(1)12 V\nHigh-level input voltage, VIH Dinput 0.7VCC V\nLow-level input voltage, VIL Dinput 0.3VCC V\nDifferential input voltage, VID –6 6 V\nInput voltage toRs,VI(Rs) 0 VCC V\nInput voltage atRsforstandby, VI(Rs) 0.75 VCC VCC V\nRswave-shaping resistance 0 100 kΩ\nDriver –50\nHigh-level output current, IOH mA\nReceiver –4\nDriver 50\nLow-level output current, IOL mA\nReceiver 4\nOperating free-air temperature, TA SN65HVD251 –40 125\n°C\nSN55HVD251 –55 125\nJunction temperature, TJ 145 °C\n(1) Thealgebraic convention, inwhich theleast positive (most negative) limit isdesignated asminimum isused inthisdata sheet.\n6.4 Thermal Information\nSN55HVD251 SN65HVD251\nTHERMAL METRIC(1)DRJ (SON) D(SOIC) P(PDIP) UNIT\n8PINS 8PINS 8PINS\nRθJC(top) Junction-to-case (top) thermal resistance 52 44.6 66.6 °C/W\nRθJB Junction-to-board thermal resistance 73 78.7 48.9 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.5 Supply Current\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nStandby RsatVCC,DatVCC 275 µA\nICC Supply current Dominant Dat0V,60-Ωload, Rsat0V 65\nmA\nRecessive DatVCC,noload, Rsat0V 14\n(1) Alltypical values areat25°Candwith a5-Vsupply.\n6.6 Electrical Characteristics: Driver\nover recommended operating conditions (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nCANH 2.75 3.5 4.5 Busoutput voltage Figure 10andFigure 11,VO(D)(Dominant) Dat0VRsat0V,T≥–40°C CANL 0.5 2\nV\nCANH 2 2.5 3 Busoutput voltage Figure 10andFigure 11,Dat0.7VCC,VO(R)(Recessive) Rsat0V CANL 2 2.5 3\nFigure 10,Dat0V,Rsat0V 1.5 2 3 V\nFigure 12,Dat0V,Rsat0V,RNODE =330Ω 1.2 2 3.1 VVOD(D) Differential output voltage (Dominant)\nFigure 12,Dat0V,Rsat0V,RNODE =165 1.2 2 3.1 V\nΩ,VCC≥4.75 V\nFigure 10andFigure 11,Dat0.7VCC –120 12 mV\nVOD(R) Differential output voltage (Recessive)\nDat0.7VCC,noload, T≤85°C –0.5 0.05 V\n(1) Alltypical values areat25°Candwith a5-Vsupply.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nElectrical Characteristics: Driver (continued)\nover recommended operating conditions (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVOC(pp) Peak-to-peak common-mode output voltage Figure 18,Rsat0V 600 mV\nIIH High-level input current, DInput Dat0.7VCC –40 0µA\nIIL Low-level input current, DInput Dat0.3VCC –60 0µA\nFigure 20,VCANH at–7V,CANL Open –200\nFigure 20,VCANH at12V,CANL Open 2.5\nIOS(SS) Short-circuit steady-state output current mA\nFigure 20,VCANL at-7V,CANH Open –2\nFigure 20,VCANL at12V,CANH Open 200\nCO Output capacitance See receiver input capacitance\nIOZ High-impedance output current See receiver input current\nIIRs(s) Rsinput current forstandby Rsat0.75 VCC –10 µA\nIIRs(f) Rsinput current forfullspeed operation Rsat0V –550 0µA\n6.7 Electrical Characteristics: Receiver\nover recommended operating conditions (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIT+ Positive-going input threshold voltage 750 900\nVIT- Negative-going input threshold voltage Rsat0V,(See Table 1) 500 650 mV\nVhys Hysteresis voltage (VIT+-VIT-) 100\nVOH High-level output voltage Figure 15,IO=–4mA 0.8VCC V\nVOL Low-level output voltage Figure 15,IO=4mA 0.2VCC V\nCANH orCANL at12V 600\nCANH orCANL at12V, Other bus715VCCat0V pinat0V,II Businput current µARsat0V,D CANH orCANL at-7V –460\nat0.7VCCCANH orCANL at-7V,–340VCCat0V\nPin-to-ground, VI=0.4sin(4E6πt)+0.5 pFCI Input capacitance, (CANH orCANL) 20V,Dat0.7VCC\nPin-to-pin, VI=0.4sin(4E6πt)+0.5V,D pFCID Differential input capacitance 10at0.7VCC\nRID Differential input resistance Dat0.7VCC,Rsat0V 40 100 kΩ\nRIN Input resistance, (CANH orCANL) Dat0.7VCC,Rsat0V 20 50 kΩ\nReceiver noise rejection See Figure 22\n6.8 VREF-Pin Characteristics\nover recommended operating conditions (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n–5µA<IO<5µA 0.45 VCC 0.55 VCCVO Reference output voltage V\n–50µA<IO<50µA 0.4VCC 0.6VCC\n6 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n6.9 Power Dissipation Characteristics\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVCC=5V,Tj=27°C,RL=60Ω,\nRSat0V,Input toDa500-kHz 97.7 mW\n50% duty cycle square wave\nPD Device power dissipation\nVCC=5.5V,Tj=130°C,RL=60Ω,\nRSat0V,Input toDa500-kHz 142 mW\n50% duty cycle square wave\nTSD Thermal shutdown junction temperature 165 °C\n6.10 Switching Characteristics: Driver\nover recommended operating conditions (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nFigure 13,Rsat0V 40 70\ntpLH Propagation delay time, low-to-high-level output Figure 13,Rswith 10kΩtoground 90 125\nFigure 13,Rswith 100kΩtoground 500 800\nFigure 13,Rsat0V 85 125\ntpHL Propagation delay time, high-to-low-level output Figure 13,Rswith 10kΩtoground 200 260\nFigure 13,Rswith 100kΩtoground 1150 1450\nFigure 13,Rsat0V 45 85\ntsk(p) Pulse skew (|tpHL-tpLH|) Figure 13,Rswith 10kΩtoground 110 180 ns\nFigure 13,Rswith 100kΩtoground 650 900\ntr Differential output signal risetime 35 80 100\nFigure 13,Rsat0V\ntf Differential output signal falltime 35 80 100\ntr Differential output signal risetime 100 150 250\nFigure 13,Rswith 10kΩtoground\ntf Differential output signal falltime 100 150 250\ntr Differential output signal risetime 600 950 1550\nFigure 13,Rswith 100kΩtoground\ntf Differential output signal falltime 600 950 1550\nten Enable time from standby todominant Figure 17 0.5 µs\n6.11 Switching Characteristics: Device\nover recommended operating conditions (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nFigure 19,Rsat0V 60 100\nTotal loop delay, driver input toreceivertloop1 Figure 19,Rswith 10kΩtoground 100 150 nsoutput, recessive todominant\nFigure 19,Rswith 100kΩtoground 440 800\nFigure 19,Rsat0V 115 150\nTotal loop delay, driver input toreceivertloop2 Figure 19,Rswith 10kΩtoground 235 290 nsoutput, dominant torecessive\nFigure 19,Rswith 100kΩtoground 1070 1450\nTotal loop delay, driver input toreceivertloop2 Figure 19,Rsat0V,VCCfrom 4.5Vto5.1V 105 145 nsoutput, dominant torecessive\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\n6.12 Switching Characteristics: Receiver\nover recommended operating conditions (unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntpLH Propagation delay time, low-to-high-level output 35 50\ntpHL Propagation delay time, high-to-low-level output 35 50\ntsk(p) Pulse skew (|tpHL-tpLH|) Figure 15 20\nns\ntr Output signal risetime 2 4\ntf Output signal falltime 2 4\ntp(sb) Propagation delay time instandby Figure 21,RsatVCC 500\n6.13 Dissipation Ratings\nCIRCUIT BOARD TA=25°C DERATING FACTOR(1)TA=85°CPOWER TA=125°CPOWERPACKAGEMODEL POWER RATING ABOVE TA=25°C RATING RATING\nLow-K(2)576mW 4.8mW/°C 288mW 96mW\nSOIC (D)\nHigh-K(3)924mW 7.7mW/°C 462mW 154mW\nLow-K(2)888mW 7.4mW/°C 444mW 148mW\nPDIP (P)\nHigh-K(3)1212 mW 10.1 mW/ °C 606mW 202mW\nLow-K(2)403mW 4.03 mW/ °C 262mW 100mW\nHigh-K1081 mW 10.8 mW/ °C 703mW 270mWWSON (DRJ) (noVias)(3)\nHigh-K2793 mW 27.9 mW/ °C 1815 mW 698mW(with Vias)\n(1) This istheinverse ofthejunction-to-ambient thermal resistance when board-mounted andwith noairflow.\n(2) Inaccordance with theLow-K thermal metric definitions ofEIA/JESD51-3.\n(3) Inaccordance with theHigh-K thermal metric definitions ofEIA/JESD51-7.\n8 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\n01\n0.5\n0 10 20 60 70 80\nI - Driver Output Current - mAOV - Driver Differential Output Voltage - VOD22.533.544.5\n1.5\n30 40 50VCC= 5 V,\nTA= 25 C, /c176\nRS= 0 V,\nD at 0V\n00.511.522.53\n–55 –40 0 25 70 85 125VCC= 5.5 V\nVCC= 5 VVCC= 4.5 V\nRS= 0 V,\nD at 0V,\nRL= 60 /c87\nVOD(D)– Dominant Differential Output Voltage – V\nTA– Free-Air Temperature – °C\n252627282930313233\n0 250 500 750 1000 1250 1500 1750 2000VCC= 5 V,\nTA= 25 C, /c176\nRS= 0 V,\nRL= 60 , /c87\nCL= 50 pF\nICC– RMS Supply Current – mA\nSignaling Rate – kbps\n01\n0.55\n0 10 20 60 70 80\nI - Driver Output Current - mAOV - Driver Output Voltage - VODCANH\nCANL22.533.544.5\n1.5\n30 40 50VCC= 5 V,\nTA= 25 C, /c176\nRS= 0 V,\nD at 0V\n62646668707274\n–40 –25 –10 5 20 35 50 65 80 95 110 125RS= 0 V\nVCC= 4.5 V\nVCC= 5.5 VVCC= 5 V\ntLOOP1– Loop Time – ns\nTA– Free-Air Temperature – °C\n120125130135140145150\n–40 –25 –10 5 20 35 50 65 80 95 110 125VCC= 5.5 V\nVCC= 5 V\nVCC= 4.5 VRS= 0 V\ntLOOP2– Loop Time – ns\nTA– Free-Air Temperature – ºC\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n6.14 Typical Characteristics\nFigure 2.Dominant-to-Recessive Loop Delay vsFree-Air Figure 1.Recessive-to-Dominant Loop Delay vsFree-Air\nTemperature Temperature\nFigure 3.Supply Current (RMS) vsSignaling Rate Figure 4.Driver Output Voltage vsOutput Current\nFigure 6.Dominant Differential Output Voltage vsfree-AirFigure 5.Driver Differential Output Voltage vsOutputTemperatureCurrent\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN55HVD251 SN65HVD251\n−3−2.50−2−1.50−1−0.500\n−50 0 50 100 150VCC= 5.5 V\nVCC= 5 V\nVCC= 4.5 V\nTA− Free-Air Temperature − \x03/c176CInput Resistance Matching − %\n01002003004005006007008009001000\n0 10 20 30 40 50 60 70 80 90 100VCC= 5.5 V\nVCC= 5 V\nVCC= 4.5 VTA= 25 C /c176\ntf- Differential Output Fall Time -ns\nRS- Slope Resistance - k /c87\n0102030405060\n1 2 3 4 5 6TA= 25 C, /c176\nRS= 0 V,\nD at 0V,\nRL= 60 /c87\nIO– Driver Output Current –mA\nVCC– Supply Voltage – V\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nFigure 7.Driver Output Current vsSupply Voltage Figure 8.Differential Output Transition Time vsSlope\nResistance (Rs)\nFigure 9.Input Resistance Matching vsFree-Air Temperature\n10 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\n+_CANH\nCANLD\nVIVOD\nRS60/c871%±RNODE\nRNODE–7□V V 12□VTEST≤ ≤\n3.5 V\nRecessiveDominantVO(CANH)\nVO(CANL)2.5 V\n1.5 V\nVO(CANH) + VO(CANL)\n2D\n+\n_RsIIIO(CANH)\nIO(CANL)\nVO(CANL)VO(CANH)\n60 1%VOD\nVOC\nVIIIRs\nVI(Rs)\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n7Parameter Measurement Information\nFigure 10.Driver Voltage, Current, andTest Definition\nFigure 11.Bus Logic State Voltage Definitions\nFigure 12.Driver VOD\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN55HVD251 SN65HVD251\n1.5 VCANH\nCANLR\n(see Note A)\n2 V 2.4 V3.5 V\n10%90%1.5 V\n10%VOCL= 15 pF\n20% (see Note B)IO\nVI\n0.7 V CC 0.3 V CCVOH\nVOLtPLH tPHL\ntf trVI\nVO\nCANH\nCANLR\nVIDIO\nVOVI(CANH)\nVI(CANL)VI(CANH) + VI(CANL)\n2VIC=\nRsCANH\nCANLD\n10%90%0.9V0□V\n0.5V(see□Note A)+\n_RL=\n60/c871%±CL=\n50□pF 20% ±\n(see□Note□B)VO\nVI\nVI(Rs)\ntPLHtPHLVCC\nVO(D)\nVO(R)\ntf trVI\nVOVCC/2 VCC/2\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nFigure 13.Driver Test Circuit andVoltage Waveforms\nFigure 14.Receiver Voltage andCurrent Definitions\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤125kHz, 50% duty cycle, tr≤\n6ns, tf≤6ns, ZO=50Ω.\nB. CLincludes instrumentation andfixture capacitance within ±20%.\nFigure 15.Receiver Test Circuit andVoltage Waveforms\n12 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nD\nRRsCANH\nCANLDUT\n+\n_\n0 V60 ±/c871% 0 V\nVI\nVO 15 pF ± 20%\nVCC\nVOH\nVOL0.3 V CC 0.3 V CC\nten0.7 V CC\nVI\nVO\nCANH\nCANLR\n100 /c87\nD at 0 V\nor V CC\nRSat 0 V or V CCPulse Generator\n15 µs Duration\n1% Duty Cycle\ntr, tr100 ns/c163\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\nThis testisconducted totestsurvivability only. Data stability attheRoutput isnotspecified.\nFigure 16.Test Circuit, Transient Overvoltage Test\nTable 1.Receiver Characteristics Over Common Mode Voltage\nINPUT DIFFERENTIAL INPUT OUTPUT\nVCANH VCANL |VID| R\n12V 11.1 V 900mV L\n–6.1V –7V 900mV L\nVOL–1V –7V 6V L\n12V 6V 6V L\n–6.5V –7V 500mV H\n12V 11.5 V 500mV H\n–7V –1V 6V H VOH\n6V 12V 6V H\nopen open X H\nFigure 17.TenTest Circuit andVoltage Waveforms\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN55HVD251 SN65HVD251\nD\nRCANH\nCANLDUT\n50%\n0.3 Vcc+\n_+_\n0.7 Vcc60 ± 1%/c87\nRSVI\n10 k /c87or 100 k ± /c875%\nVRs\nVO15 pF ± 20%\nVCC\n0 V\nVOH\nVOLD Input\nR OutputtLoop2 tLoop1\nCANH\nCANLD27 ±/c871%\n27 ±/c871%\nRS\nVOCVOC50 pF ±20%\nVOC(PP)VI\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nTheinput pulse issupplied byagenerator having thefollowing characteristics: PRR≤125kHz, 50% duty cycle, tr≤\n6ns, tf≤6ns, ZO=50Ω.\nFigure 18.Peak-to-Peak Common Mode Output Voltage\nFigure 19.TLOOP Test Circuit andVoltage Waveforms\n14 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\n(see Note B)1.5 VCANH\nCANLR\n2.4 V3.5 V\n1.5 V(see Note A)\nVOHVI\nVOCL= 15 pF\nVI\nVO\nVOL0.3 V CCtp(sb)\nD\n15 sCANH\nCANL Vin\n0 V\n0 V12 V\n–7 Vor0 VRsIOS\n–7 V or 12 V\nIOS(SS)\nIOS(P)\n10 sVin\nVin0 V or V CC\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\nFigure 20.Driver Short-Circuit Test\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤125kHz, 50% duty cycle, tr≤\n6ns, tf≤6ns, ZO=50Ω.\nB. CLincludes instrumentation andfixture capacitance within ±20%.\nFigure 21.Receiver Propagation Delay inStandby Test Circuit andWaveform\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN55HVD251 SN65HVD251\nCANH\nCANL5 V\nVacR\n500 mV\n900 mVR1 R2+\n–\n12 V\n–7 VR1±1%\nR1±1%\nR2±1%R2±1%\nVI\nVIVID\n50\n50450\n227VID\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nA. Allinput pulses aresupplied byagenerator having thefollowing characteristics: fIN<1.5MHz, TA=25°C,VCC=5V.\nB. Thereceiver output should notchange state during application ofthecommon-mode input waveform.\nFigure 22.Common-Mode Input Voltage Rejection Test\n16 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\n1\n7\n645 3\n8VCCVref\nD\nRS\nRCANH\nCANL\nD\nRRS\nCANH\nCANLSLOPE\nCONTROL and\nMODE LOGIC Overtemperature\nSensorVCC(3)\nDriverVcc (3)UndervoltageVCC(3)\nVREF(5) VCC/2\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n8Detailed Description\n8.1 Overview\nThe SNx5HVD251CAN bustransceiver iscompatible with theISO 11898-2 High Speed CAN (Controller Area\nNetwork) physical layer standard. Itisdesign tointerface between thedifferential bus lines incontroller area\nnetwork andtheCAN protocol controller atdata rates upto1Mbps.\n8.2 Functional Block Diagram\n8.3 Feature Description\nFigure 23.Function Diagram (Positive Logic)\n8.3.1 Mode Control\nRS,Pin8,selects oneofthree possible modes ofoperation: high-speed, slope control, orlow-power mode.\n8.3.2 High-Speed Mode\nThe high-speed mode ofoperation canbeselected bysetting RS(Pin 8)low. High-speed allows theoutput to\nswitch asfastaspossible with nointernal limitations ontheoutput riseandfallslopes. The CAN busdriver and\nreceiver arefully operational andtheCAN communication isbi-directional. Thedriver istranslating adigital input\nonDtoadifferential output onCANH and CANL. The receiver istranslating thedifferential signal from CANH\nandCANL toadigital output onR.\n8.3.3 Slope Control Mode\nThe riseandfallslope oftheSNx5HVD251 driver output canbeadjusted byconnecting aresistor from Rs(Pin\n8)toground (GND), ortoalow-level input voltage asshown inFigure 24.Theslope ofthedriver output signal is\nproportional tothepin\'s output current. This slope control isimplemented with anexternal resistor value of10kΩ\ntoachieve a~15-V/μsslew rate, and upto100 kΩtoachieve a~2.0-V/μsslew rate. Figure 8shows aplotof\ndifferential output transition time vsslope resistance from which theslew ratecanbecalculated.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: SN55HVD251 SN65HVD251\n1\n2\n3\n48\n7\n6\n5D\nGND\nVCC\nRRS\nCANH\nCANL\nVREFTMS320LF240710k\nto\n100kΩ\nΩ\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nFeature Description (continued)\n8.3.4 Low-Power Mode\nIfahigh-level input (>0.75 VCC)isapplied toRS(Pin 8),thecircuit enters alow-current, listen only standby mode\nduring which thedriver isswitched offandthereceiver remains active. Ifusing thismode tosave system power\nwhile waiting forbustraffic, thelocal controller canmonitor theRoutput pinforafalling edge which indicates that\nadominant signal was driven onto theCAN bus. The local controller canthen drive theRSpinlowtoreturn to\nslope control mode orhigh-speed mode.\nNOTE\nSilent mode may beused toimplement babbling idiot protection, toensure thatthedriver\ndoes notdisrupt thenetwork during alocal fault. Silent mode may also beused in\nredundant systems toselect orde-select theredundant transceiver (driver) when needed.\nFigure 24.Slope Control\n8.3.5 Thermal Shutdown\nThe SNx5HVD251 has athermal shutdown feature that turns offthe driver outputs when the junction\ntemperature nears 165°C.This shutdown prevents catastrophic failure from busshorts, butdoes notprotect the\ncircuit from possible damage. The user should strive tomaintain recommended operating conditions and not\nexceed absolute-maximum ratings atalltimes. IfanSNx5HVD251 issubjected tomany, orlong-duration faults\nthatcanputthedevice intothermal shutdown, itshould bereplaced.\n18 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n8.4 Device Functional Modes\nTable 2.Driver\nINPUTS OUTPUTS\nVoltage atRs,VRs BUS STATE\nD CANH CANL\nL VRs<1.2V H L Dominant\nH VRs<1.2V Z Z Recessive\nOpen X Z Z Recessive\nX VRs>0.75 VCC Z Z Recessive\nX Open Z Z Recessive\nTable 3.Receiver\nDIFFERENTIAL INPUTS [VID=V(CANH) -V(CANL)] OUTPUT R(1)\nVID≥0.9V L\n0.5V<VID<0.9V ?\nVID≤0.5V H\nOpen H\n(1) H=high level; L=lowlevel; X=irrelevant; ?=indeterminate; Z=high impedance\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: SN55HVD251 SN65HVD251\nVccCANH and CANL OutputsVcc\nInputCANH InputVcc\nInputD Input\nVcc\nInputCANL InputVccR Output\nOutput\nRs Input\nOutput\nInputVcc\n+100 k /c87\n1 k/c87\n9 V 9 V15/c87\n9 k/c87\n9 k/c87110 k /c87\n45 k /c87\n40 V110 k /c87 9 k/c87\n45 k /c87\n9 k/c8740 V\n40 V\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nFigure 25.Equivalent Input andOutput Schematic Diagrams\n20 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nRXDCANH\nCANLVCC/2\nRecessive\nLogic HDominant\nLogic LRecessive\nLogic HTime, tTypical Bus Voltage (V)CANLCANH\nVdiff(D)\nVdiff(R)1 2 3 4\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe CAN bushastwostates during powered operation ofthedevice; dominant andrecessive. Adominant bus\nstate iswhen thebusisdriven differentially, corresponding toalogic lowontheDandRpin.Arecessive bus\nstate iswhen thebusisbiased toVCC/2viathehigh-resistance internal resistors RINand RIDofthereceiver,\ncorresponding toalogic high ontheDandRpins. See Figure 26andFigure 27.\nFigure 26.Bus States\nFigure 27.Simplified Recessive Common Mode Bias andReceiver\nTheHVD251 CAN transceiver istypically used inapplications with ahost microprocessor orFPGA thatincludes\nthelinklayer portion oftheCAN protocol. Thedifferent nodes onthenetwork aretypically connected through the\nuseofa120-Ωcharacteristic impedance twisted paircable with termination onboth ends ofthebus.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nApplication Information (continued)\nThe basics ofbusarbitration require thatthereceiver atthesending node designate thefirstbitasdominant or\nrecessive after theinitial wave ofthefirstbitofamessage travels tothemost remote node onanetwork and\nback again. Typically, thissample ismade at75% ofthebitwidth, and within thislimitation, themaximum\nallowable signal distortion inaCAN network isdetermined bynetwork electrical parameters.\nFactors tobeconsidered innetwork design include the5ns/m propagation delay oftypical twisted-pair bus\ncable; signal amplitude loss due totheloss mechanisms ofthecable; and thenumber, length, and spacing of\ndrop-lines (stubs) onanetwork. Under strict analysis, variations among thedifferent oscillators inasystem must\nalso beaccounted forwith adjustments insignaling rate and stub and buslength. Table 4lists themaximum\nsignaling rates achieved with theHVD251 inhigh-speed mode with several buslengths ofcategory-5, shielded\ntwisted-pair (CAT 5STP) cable.\nTable 4.Maximum Signaling Rates forVarious Cable\nLengths\nBUS LENGTH (m) SIGNALING RATE (kbps)\n30 1000\n100 500\n250 250\n500 125\n1000 62.5\nThe ISO 11898 standard specifies amaximum buslength of40meters andmaximum stub length of0.3meters\nwith amaximum of30nodes. However, with careful design, users canhave longer cables, longer stub lengths,\nandmany more nodes onabus. (Note: Non-standard application may come with atrade-off insignaling rate.) A\nbuswith alarge number ofnodes requires atransceiver with high input impedance such astheHVD251.\nThe Standard specifies theinterconnect tobeasingle twisted-pair cable (shielded orunshielded) with 120-Ω\ncharacteristic impedance (Zo). Resistors equal tothecharacteristic impedance ofthelineterminate both ends of\nthecable toprevent signal reflections. Unterminated drop-lines connect nodes tothebusandshould bekept as\nshort aspossible tominimize signal reflections.\nConnectors, while notspecified bytheISO 11898 standard, should have aslittle effect aspossible onstandard\noperating parameters such ascapacitive loading. Although unshielded cable isused inmany applications, data\ntransmission circuits employing CAN transceivers are usually used inapplications requiring arugged\ninterconnection with awide common-mode voltage range. Therefore, shielded cable isrecommended inthese\nelectronically harsh environments, and when coupled with the–2-Vto7-Vcommon-mode range oftolerable\nground noise specified inthestandard, helps toensure data integrity. TheHVD251 extends data integrity beyond\nthatofthestandard with anextended –7-Vto12-V range ofcommon-mode operation.\n22 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\n500 mV Threshold900 mV Threshold\nALLOWABLE JITTERNOISE MARGIN\nNOISE MARGINRECEIVER DETECTION WINDOW 75% SAMPLE POINT\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\nFigure 28.Typical CAN Differential Signal Eye-Pattern\nAneyepattern isauseful toolformeasuring overall signal quality. Asdisplayed inFigure 28,thedifferential\nsignal changes logic states intwoplaces onthedisplay, producing aneye.Instead ofviewing only one logic\ncrossing onthescope, anentire bitofdata isbrought intoview. The resulting eyepattern includes alleffects of\nsystemic andrandom distortion, anddisplays thetime during which asignal may beconsidered valid.\nThe height oftheeye above orbelow thereceiver threshold voltage level atthesampling point isthenoise\nmargin ofthesystem. Jitter istypically measured atthedifferential voltage zero-crossing during thelogic state\ntransition ofasignal. Note thatjitter present atthereceiver threshold voltage level isconsidered bysome tobea\nmore effective representation ofthejitter attheinput ofareceiver.\nAsthesum ofskew andnoise increases, theeyecloses anddata iscorrupted. Closing thewidth decreases the\ntime available foraccurate sampling, and lowering theheight enters the900-mV or500-mV threshold ofa\nreceiver.\nDifferent sources induce noise onto asignal. The more obvious noise sources arethecomponents ofa\ntransmission circuit themselves; thesignal transmitter, traces &cables, connectors, and thereceiver. Beyond\nthat, there isatermination dependency, cross-talk from clock traces andother proximity effects, VCCandground\nbounce, andelectromagnetic interference from near-by electrical equipment.\nThe balanced receiver inputs oftheHVD251 mitigate most sources ofsignal corruption, andwhen used with a\nquality shielded twisted-pair cable, help meet data integrity.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: SN55HVD251 SN65HVD251\nMCU or DSP\nCAN\nController\nSN65HVD251 CAN\nTransceiverNode 1\nMCU or DSP\nCAN\nController\nSN65HVD1050 CAN\nTransceiverNode 2\nMCU or DSP\nCAN\nController\nSN65HVD233 CAN\nTransceiverNode 3\nMCU or DSP\nCAN\nController\nSN65HVD257 CAN\nTransceiverNode n\n(with termination)\nRTERMRTERM\n5-V Voltage\nRegulator\n(such as TPS76350)VIN\nVIN VOUT\n5-V MCU\nRXD\nTXDRSVCC\nVREF(5)\nD (1)R (4)\nGND (2)3\nCANH (7)\nCANL (6)RS(8)\nOptional:\nTerminating\nNode10k\nto\n100kΩ\nΩ\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\n9.2 Typical Application\nFigure 29.Typical Application Schematic\n9.2.1 Design Requirements\n9.2.1.1 Bus Loading, Length, and Number ofNodes\nTheISO11898 Standard specifies upto1-Mbps data rate, maximum buslength of40meters, maximum drop line\n(stub) length of0.3meters andamaximum of30nodes. However, with careful network design, thesystem may\nhave longer cables, longer stub lengths, andmany more nodes toabus. Many CAN organizations andstandards\nhave scaled theuseofCAN forapplications outside theoriginal ISO11898 standard. They have made system\nlevel trade-offs fordata rate, cable length, and parasitic loading ofthebus. Examples ofsome ofthese\nspecifications areARINC825, CANopen, CAN Kingdom, DeviceNet andNMEA200.\nFigure 30.Typical CAN Bus\n24 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nCAN\nTransceiverRTERMStandard Termination\nCANLCANH\nCAN\nTransceiver\nCANLCANH\nRTERM/2\nRTERM/2Split Termination\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\nTypical Application (continued)\nAhigh number ofnodes requires atransceiver with high input impedance andwide common mode range such\nastheSNx5HVD251 CAN transceiver. ISO11898-2 specifies thedriver differential output with a60-Ωload (two\n120-Ωtermination resistors inparallel) andthedifferential output must begreater than 1.5V.The SNx5HVD251\ndevices arespecified tomeet the1.5-V requirement with a60-Ωload, andadditionally specified with adifferential\noutput voltage minimum of1.2Vacross acommon mode range of–2Vto7Vviaa330-Ωcoupling network.\nThis network represents thebusloading of120 SNx5HVD251 transceivers based ontheir minimum differential\ninput resistance of40kΩ.Therefore, theSNx5HVD251 supports upto120transceivers onasingle bussegment\nwith margin tothe1.2-V minimum differential input voltage requirement ateach node.\nForCAN network design, margin must begiven forsignal loss across thesystem andcabling, parasitic loadings,\nnetwork imbalances, ground offsets and signal integrity thus apractical maximum number ofnodes may be\nlower. Buslength may also beextended beyond theoriginal ISO11898 standard of40meters bycareful system\ndesign anddata ratetradeoffs. Forexample, CANopen network design guidelines allow thenetwork tobeupto1\nkmwith changes inthetermination resistance, cabling, less than 64nodes andsignificantly lowered data rate.\nThis flexibility inCAN network design isone ofthekey strengths ofthevarious extensions and additional\nstandards thathave been built ontheoriginal ISO11898 CAN standard.\n9.2.2 Detailed Design Procedure\n9.2.2.1 CAN Termination\nTheISO11898 standard specifies theinterconnect tobeatwisted paircable (shielded orunshielded) with 120-Ω\ncharacteristic impedance (ZO).Resistors equal tothecharacteristic impedance ofthelineshould beused to\nterminate both ends ofthecable toprevent signal reflections. Unterminated drop lines (stubs) connecting nodes\ntothebusshould bekept asshort aspossible tominimize signal reflections. The termination may beonthe\ncable orinanode, butifnodes may beremoved from thebusthetermination must becarefully placed sothatit\nisnotremoved from thebus.\nTermination istypically a120-Ωresistor ateach endofthebus. Iffiltering andstabilization ofthecommon mode\nvoltage ofthebusisdesired, then split termination may beused (see Figure 30).Split termination utilizes two60-\nΩresistors with acapacitor inthe middle ofthese resistors toground. Split termination improves the\nelectromagnetic emissions behavior ofthenetwork byeliminating fluctuations inthebuscommon mode voltages\natthestart andendofmessage transmissions.\nCare should betaken when determining thepower ratings ofthetermination resistors. Atypical worst case fault\ncondition isifthesystem power supply andground were shorted across thetermination resistance which would\nresult inmuch higher current through thetermination resistance than theCAN transceiver\'s current limit.\nFigure 31.CAN Termination\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\nTypical Application (continued)\n9.2.2.2 Loop Propagation Delay\nTransceiver loop delay isameasure oftheoverall device propagation delay, consisting ofthedelay from the\ndriver input (Dpin) tothedifferential outputs (CANH and CANL pins), plus thedelay from thereceiver inputs\n(CANH andCANL) toitsoutput pin.\nAtypical loop delay fortheSNx5HVD251 transceiver isdisplayed inFigure 32.This loop delay willincrease as\ntheslope ofthedriver output isslowed during slope control mode. This increased loop delay means thatthere is\natradeoff between thetotal buslength able tobeused andthedriver\'s output slope used viatheslope control\npinofthedevice. Forexample, theloop delay fora10-kΩresistor from theRSpintoground is~100 ns,andthe\nloop delay fora100-kΩresistor is~500 ns.Therefore, ifweusethefollowing rule-of-thumb thatthepropagation\ndelay oftypical twisted pairbuscable is5ns/m, wecancalculate anapproximate cable length trade-off between\nnormal high-speed mode andslope control mode with a100-kΩresistor. Using typical values, theloop delay for\narecessive todominant bitwith RStieddirectly toground is60ns, and with a100-kΩresistor is440 ns.At5-\nns/m ofpropagation delay, which youhave tocount inboth directions thedifference is38meters (440 –60)/(2 ×\n5).\nAnother option toimproving theelectromagnetic emissions ofthedevice besides slowing down theedge rates of\nthedriver inslope control mode isusing quality shielded buscabling.\n9.2.3 Application Curve\nFigure 32.tLOOP Delay\n9.3 System Example\n9.3.1 ISO11898 Compliance ofHVD251 5-VCAN Bus Transceiver\n9.3.1.1 Introduction\nTheSNx5HVD251 CAN transceiver isa5-VCAN transceiver thatmeets orexceeds thespecification oftheISO\n11898 standard forapplications employing acontroller area network.\n9.3.1.2 Differential Signal\nCAN isadifferential bus where complementary signals aresent over two wires and thevoltage difference\nbetween thetwowires defines thelogical state ofthebus. The differential CAN receiver monitors thisvoltage\ndifference andoutputs thebusstate with asingle ended logic level output signal.\n26 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\nSystem Example (continued)\nFigure 33.Differential Output Waveform\nThe CAN driver creates thedifferential voltage between CANH andCANL inthedominant state. The dominant\ndifferential output oftheHVD251 isgreater than 1.5Vandless than 3Vacross a60-Ωload asdefined bythe\nISO 11898 standard. Figure 33shows CANH, CANL, and the differential dominant state level forthe\nSNx5HVD251.\nACAN receiver isrequired tooutput arecessive state when less than 500mVofdifferential voltage exists onthe\nbus, andadominant state when more than 900mVofdifferential voltage exists onthebus. The CAN receiver\nmust dothiswith common-mode input voltages from –2Vto7V.\n9.3.1.3 Common-Mode Signal\nAcommon-mode signal isanaverage voltage ofthetwosignal wires that thedifferential receiver rejects. The\ncommon-mode signal comes from theCAN driver, ground noise, andcoupled busnoise. Since thebias voltage\noftherecessive state ofthedevice isdependent onVCC,anynoise present orvariation ofVCCwillhave aneffect\nonthisbias voltage seen bythebus. The HVD251 CAN transceiver hastherecessive bias voltage setto0.5×\nVCCtocomply with theISO11898-2 CAN standard.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\n10Power Supply Recommendations\nToensure reliable operation atalldata rates andsupply voltages, each supply should bedecoupled with a100-\nnFceramic capacitor located asclose aspossible totheVCCsupply pins aspossible. The TPS76350 isalinear\nvoltage regulator suitable forthe5-Vsupply rail.\n11Layout\n11.1 Layout Guidelines\nInorder forthePCB design tobesuccessful, start with design oftheprotection andfiltering circuitry. Because\nESD andEFT transients have awide frequency bandwidth from approximately 3-MHz to3-GHz, high frequency\nlayout techniques must beapplied during PCB design. Onchip IEC ESD protection isgood forlaboratory and\nportable equipment butisusually notsufficient forEFT andsurge transients occurring inindustrial environments.\nTherefore robust andreliable busnode design requires theuseofexternal transient protection devices atthebus\nconnectors. Placement attheconnector also prevents these harsh transient events from propagating further into\nthePCB andsystem.\nUse VCCandground planes toprovide lowinductance.\nNOTE\nHigh frequency current follows thepath ofleast inductance and notthepath ofleast\nresistance.\nDesign thebusprotection components inthedirection ofthesignal path. Donotforce thetransient current to\ndivert from thesignal path toreach theprotection device.\nAnexample placement oftheTransient Voltage Suppression (TVS) device indicated asD1(either bi-directional\ndiode orvaristor solution) andbusfilter capacitors C5andC7areshown inFigure 34.\nThe bustransient protection and filtering components should beplaced asclose tothebusconnector, J1,as\npossible. This prevents transients, ESD andnoise from penetrating onto theboard anddisturbing other devices.\nBus termination: Figure 31shows split termination. This iswhere thetermination issplit intotworesistors, R5\nand R6,with thecenter orsplit tapofthetermination connected toground viacapacitor C6.Split termination\nprovides common mode filtering forthebus. When termination isplaced ontheboard instead ofdirectly onthe\nbus, care must betaken toensure theterminating node isnotremoved from thebusasthiswillcause signal\nintegrity issues ifthebusisnotproperly terminated onboth ends.\nBypass and bulk capacitors should beplaced asclose aspossible tothesupply pins oftransceiver, examples\nC2,C3(VCC).\nUse atleast twovias forVCCandground connections ofbypass capacitors andprotection devices tominimize\ntrace andviainductance.\nTolimit current ofdigital lines, serial resistors may beused. Examples areR1,R2,R3andR4.\nTofilter noise onthedigital IOlines, acapacitor may beused close totheinput side oftheIOasshown byC1\nandC4.\nSince theinternal pullupandpulldown biasing ofthedevice isweak forfloating pins, anexternal 1-kΩto10-kΩ\npullup orpulldown resistor should beused tobias thestate ofthepinmore strongly against noise during\ntransient events.\nPin1:Ifanopen-drain host processor isused todrive theDpinofthedevice anexternal pullup resistor between\n1kΩand10kΩshould beused todrive therecessive input state ofthedevice.\nPin5:isVREFoutput voltage reference, ifused, thispinshould betiedtothecommon mode point ofthesplit\ntermination. IfVREFisnotused, thepincanbeleftfloating.\nPin8:isshown assuming themode pin,RS,willbeused. Ifthedevice willonly beused inhigh-speed mode or\nslope control mode, R3isnotneeded andthepads ofC4could beused forthepulldown resistor toGND.\n28 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\n1\n2\n3\n4U1\nSN65HVD2518\n7\n6\n5R5\nR6C6C5D1J1\nVREF\nC3\nC2\nVCCGNDC1R1\nR2R3 RS\nGNDC7D\nR R4C4\nSN55HVD251 ,SN65HVD251\nwww.ti.com SLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015\n11.2 Layout Example\nFigure 34.Layout Example Recommendation\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: SN55HVD251 SN65HVD251\nSN55HVD251 ,SN65HVD251\nSLLS545G –NOVEMBER 2002 –REVISED OCTOBER 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 5.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nSN55HVD251 Click here Click here Click here Click here Click here\nSN65HVD251 Click here Click here Click here Click here Click here\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n30 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN55HVD251 SN65HVD251\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN55HVD251DRJR ACTIVE SON DRJ 81000RoHS & Green NIPDAU Level-2-260C-1 YEAR -55 to 125 SN55\nHVD251\nSN65HVD251D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP251\nSN65HVD251DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP251\nSN65HVD251DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP251\nSN65HVD251DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP251\nSN65HVD251P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 65HVD251\nSN65HVD251PE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 65HVD251\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Aug-2021\nAddendum-Page 2(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN65HVD251 :\n•Automotive : SN65HVD251-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN55HVD251DRJR SON DRJ 81000 180.0 12.44.254.251.158.012.0 Q2\nSN65HVD251DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN55HVD251DRJR SON DRJ 81000 210.0 185.0 35.0\nSN65HVD251DR SOIC D 82500 340.5 336.1 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nSN65HVD251D D SOIC 8 75 507 8 3940 4.32\nSN65HVD251DG4 D SOIC 8 75 507 8 3940 4.32\nSN65HVD251P P PDIP 8 50 506 13.97 11230 4.32\nSN65HVD251PE4 P PDIP 8 50 506 13.97 11230 4.32PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN65HVD251DR

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 4.5V to 5.5V
  - Voltage at any bus pin (CANH or CANL): -36V to 36V
  - Common-mode range: -7V to 12V

- **Current Ratings:**
  - Supply Current (Dominant): 65 mA
  - Supply Current (Recessive): 14 mA
  - Receiver Output Current: ±10 mA

- **Power Consumption:**
  - Standby Current: 200 µA (typical)
  - Power Dissipation: 97.7 mW (at 5V, 25°C)

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - Available in SOIC (8 pins), PDIP (8 pins), and SON (8 pins)

- **Special Features:**
  - Bus-fault protection of ±36V
  - Overtemperature protection
  - Low-current standby mode
  - High input impedance allowing up to 120 nodes on a bus
  - ESD protection exceeding 14kV (HBM)

- **Moisture Sensitive Level (MSL):**
  - Level 1 (for SOIC and PDIP packages)

#### Description:
The SN65HVD251 is an industrial CAN bus transceiver designed for use in applications that require a Controller Area Network (CAN) communication physical layer. It complies with the ISO 11898 standard and provides differential transmit and receive capability for CAN controllers at signaling rates up to 1 Mbps. The device is engineered to operate in harsh environments, featuring robust protection against cross-wiring, overvoltage, and ground loss.

#### Typical Applications:
- **CAN Data Buses:** Used in automotive and industrial applications for reliable communication between microcontrollers and devices.
- **Industrial Automation:** Facilitates communication in factory automation systems.
- **Building Automation:** Integrates various building systems for efficient management.
- **SAE J1939 Standard Data Bus Interface:** Commonly used in heavy-duty vehicles for communication between engine control units.
- **NMEA 2000 Standard Data Bus Interface:** Utilized in marine applications for communication between marine electronics.

The SN65HVD251 is particularly suitable for applications requiring high reliability and robustness, such as automotive networks, industrial control systems, and building automation systems, where multiple nodes need to communicate over a single twisted pair cable.