$date
  Fri Mar 20 09:45:10 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module andgate_testbench $end
$var reg 1 ! ak $end
$var reg 1 " bk $end
$var reg 1 # ck $end
$scope module and_gate $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#1000000
1"
1%
#2000000
1!
0"
1$
0%
#3000000
1"
1#
1%
1&
#4000000
