
led_control.axf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001900  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001a30  08001a30  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001a30  08001a30  00020264  2**0
                  CONTENTS
  4 .ARM          00000000  08001a30  08001a30  00020264  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a30  08001a30  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a30  08001a30  00011a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a34  08001a34  00011a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  08001a38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000264  08001c9c  00020264  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08001c9c  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000620f  00000000  00000000  0002028d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000ffa  00000000  00000000  0002649c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000002a0  00000000  00000000  00027498  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000218  00000000  00000000  00027738  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000010f9  00000000  00000000  00027950  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003d3f  00000000  00000000  00028a49  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000abad  00000000  00000000  0002c788  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00037335  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009cc  00000000  00000000  000373b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000264 	.word	0x20000264
 800014c:	00000000 	.word	0x00000000
 8000150:	08001a18 	.word	0x08001a18

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000268 	.word	0x20000268
 800016c:	08001a18 	.word	0x08001a18

08000170 <__aeabi_frsub>:
 8000170:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__addsf3>
 8000176:	bf00      	nop

08000178 <__aeabi_fsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800017c <__addsf3>:
 800017c:	0042      	lsls	r2, r0, #1
 800017e:	bf1f      	itttt	ne
 8000180:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000184:	ea92 0f03 	teqne	r2, r3
 8000188:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800018c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000190:	d06a      	beq.n	8000268 <__addsf3+0xec>
 8000192:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000196:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019a:	bfc1      	itttt	gt
 800019c:	18d2      	addgt	r2, r2, r3
 800019e:	4041      	eorgt	r1, r0
 80001a0:	4048      	eorgt	r0, r1
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	bfb8      	it	lt
 80001a6:	425b      	neglt	r3, r3
 80001a8:	2b19      	cmp	r3, #25
 80001aa:	bf88      	it	hi
 80001ac:	4770      	bxhi	lr
 80001ae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4240      	negne	r0, r0
 80001be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001c6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4249      	negne	r1, r1
 80001ce:	ea92 0f03 	teq	r2, r3
 80001d2:	d03f      	beq.n	8000254 <__addsf3+0xd8>
 80001d4:	f1a2 0201 	sub.w	r2, r2, #1
 80001d8:	fa41 fc03 	asr.w	ip, r1, r3
 80001dc:	eb10 000c 	adds.w	r0, r0, ip
 80001e0:	f1c3 0320 	rsb	r3, r3, #32
 80001e4:	fa01 f103 	lsl.w	r1, r1, r3
 80001e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001ec:	d502      	bpl.n	80001f4 <__addsf3+0x78>
 80001ee:	4249      	negs	r1, r1
 80001f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001f8:	d313      	bcc.n	8000222 <__addsf3+0xa6>
 80001fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001fe:	d306      	bcc.n	800020e <__addsf3+0x92>
 8000200:	0840      	lsrs	r0, r0, #1
 8000202:	ea4f 0131 	mov.w	r1, r1, rrx
 8000206:	f102 0201 	add.w	r2, r2, #1
 800020a:	2afe      	cmp	r2, #254	; 0xfe
 800020c:	d251      	bcs.n	80002b2 <__addsf3+0x136>
 800020e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000212:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000216:	bf08      	it	eq
 8000218:	f020 0001 	biceq.w	r0, r0, #1
 800021c:	ea40 0003 	orr.w	r0, r0, r3
 8000220:	4770      	bx	lr
 8000222:	0049      	lsls	r1, r1, #1
 8000224:	eb40 0000 	adc.w	r0, r0, r0
 8000228:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800022c:	f1a2 0201 	sub.w	r2, r2, #1
 8000230:	d1ed      	bne.n	800020e <__addsf3+0x92>
 8000232:	fab0 fc80 	clz	ip, r0
 8000236:	f1ac 0c08 	sub.w	ip, ip, #8
 800023a:	ebb2 020c 	subs.w	r2, r2, ip
 800023e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000242:	bfaa      	itet	ge
 8000244:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000248:	4252      	neglt	r2, r2
 800024a:	4318      	orrge	r0, r3
 800024c:	bfbc      	itt	lt
 800024e:	40d0      	lsrlt	r0, r2
 8000250:	4318      	orrlt	r0, r3
 8000252:	4770      	bx	lr
 8000254:	f092 0f00 	teq	r2, #0
 8000258:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800025c:	bf06      	itte	eq
 800025e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000262:	3201      	addeq	r2, #1
 8000264:	3b01      	subne	r3, #1
 8000266:	e7b5      	b.n	80001d4 <__addsf3+0x58>
 8000268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800026c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000270:	bf18      	it	ne
 8000272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000276:	d021      	beq.n	80002bc <__addsf3+0x140>
 8000278:	ea92 0f03 	teq	r2, r3
 800027c:	d004      	beq.n	8000288 <__addsf3+0x10c>
 800027e:	f092 0f00 	teq	r2, #0
 8000282:	bf08      	it	eq
 8000284:	4608      	moveq	r0, r1
 8000286:	4770      	bx	lr
 8000288:	ea90 0f01 	teq	r0, r1
 800028c:	bf1c      	itt	ne
 800028e:	2000      	movne	r0, #0
 8000290:	4770      	bxne	lr
 8000292:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000296:	d104      	bne.n	80002a2 <__addsf3+0x126>
 8000298:	0040      	lsls	r0, r0, #1
 800029a:	bf28      	it	cs
 800029c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	4770      	bx	lr
 80002a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80002a6:	bf3c      	itt	cc
 80002a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bxcc	lr
 80002ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ba:	4770      	bx	lr
 80002bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c0:	bf16      	itet	ne
 80002c2:	4608      	movne	r0, r1
 80002c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002c8:	4601      	movne	r1, r0
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	bf06      	itte	eq
 80002ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d2:	ea90 0f01 	teqeq	r0, r1
 80002d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002da:	4770      	bx	lr

080002dc <__aeabi_ui2f>:
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	e004      	b.n	80002ec <__aeabi_i2f+0x8>
 80002e2:	bf00      	nop

080002e4 <__aeabi_i2f>:
 80002e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002e8:	bf48      	it	mi
 80002ea:	4240      	negmi	r0, r0
 80002ec:	ea5f 0c00 	movs.w	ip, r0
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002f8:	4601      	mov	r1, r0
 80002fa:	f04f 0000 	mov.w	r0, #0
 80002fe:	e01c      	b.n	800033a <__aeabi_l2f+0x2a>

08000300 <__aeabi_ul2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	e00a      	b.n	8000324 <__aeabi_l2f+0x14>
 800030e:	bf00      	nop

08000310 <__aeabi_l2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800031c:	d502      	bpl.n	8000324 <__aeabi_l2f+0x14>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	ea5f 0c01 	movs.w	ip, r1
 8000328:	bf02      	ittt	eq
 800032a:	4684      	moveq	ip, r0
 800032c:	4601      	moveq	r1, r0
 800032e:	2000      	moveq	r0, #0
 8000330:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000334:	bf08      	it	eq
 8000336:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800033a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800033e:	fabc f28c 	clz	r2, ip
 8000342:	3a08      	subs	r2, #8
 8000344:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000348:	db10      	blt.n	800036c <__aeabi_l2f+0x5c>
 800034a:	fa01 fc02 	lsl.w	ip, r1, r2
 800034e:	4463      	add	r3, ip
 8000350:	fa00 fc02 	lsl.w	ip, r0, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	fa20 f202 	lsr.w	r2, r0, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	f020 0001 	biceq.w	r0, r0, #1
 800036a:	4770      	bx	lr
 800036c:	f102 0220 	add.w	r2, r2, #32
 8000370:	fa01 fc02 	lsl.w	ip, r1, r2
 8000374:	f1c2 0220 	rsb	r2, r2, #32
 8000378:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800037c:	fa21 f202 	lsr.w	r2, r1, r2
 8000380:	eb43 0002 	adc.w	r0, r3, r2
 8000384:	bf08      	it	eq
 8000386:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038a:	4770      	bx	lr

0800038c <__aeabi_fmul>:
 800038c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000390:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000394:	bf1e      	ittt	ne
 8000396:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039a:	ea92 0f0c 	teqne	r2, ip
 800039e:	ea93 0f0c 	teqne	r3, ip
 80003a2:	d06f      	beq.n	8000484 <__aeabi_fmul+0xf8>
 80003a4:	441a      	add	r2, r3
 80003a6:	ea80 0c01 	eor.w	ip, r0, r1
 80003aa:	0240      	lsls	r0, r0, #9
 80003ac:	bf18      	it	ne
 80003ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b2:	d01e      	beq.n	80003f2 <__aeabi_fmul+0x66>
 80003b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c0:	fba0 3101 	umull	r3, r1, r0, r1
 80003c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003cc:	bf3e      	ittt	cc
 80003ce:	0049      	lslcc	r1, r1, #1
 80003d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d4:	005b      	lslcc	r3, r3, #1
 80003d6:	ea40 0001 	orr.w	r0, r0, r1
 80003da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003de:	2afd      	cmp	r2, #253	; 0xfd
 80003e0:	d81d      	bhi.n	800041e <__aeabi_fmul+0x92>
 80003e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ea:	bf08      	it	eq
 80003ec:	f020 0001 	biceq.w	r0, r0, #1
 80003f0:	4770      	bx	lr
 80003f2:	f090 0f00 	teq	r0, #0
 80003f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003fa:	bf08      	it	eq
 80003fc:	0249      	lsleq	r1, r1, #9
 80003fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000402:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000406:	3a7f      	subs	r2, #127	; 0x7f
 8000408:	bfc2      	ittt	gt
 800040a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800040e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000412:	4770      	bxgt	lr
 8000414:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	3a01      	subs	r2, #1
 800041e:	dc5d      	bgt.n	80004dc <__aeabi_fmul+0x150>
 8000420:	f112 0f19 	cmn.w	r2, #25
 8000424:	bfdc      	itt	le
 8000426:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800042a:	4770      	bxle	lr
 800042c:	f1c2 0200 	rsb	r2, r2, #0
 8000430:	0041      	lsls	r1, r0, #1
 8000432:	fa21 f102 	lsr.w	r1, r1, r2
 8000436:	f1c2 0220 	rsb	r2, r2, #32
 800043a:	fa00 fc02 	lsl.w	ip, r0, r2
 800043e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000442:	f140 0000 	adc.w	r0, r0, #0
 8000446:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044a:	bf08      	it	eq
 800044c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000450:	4770      	bx	lr
 8000452:	f092 0f00 	teq	r2, #0
 8000456:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800045a:	bf02      	ittt	eq
 800045c:	0040      	lsleq	r0, r0, #1
 800045e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000462:	3a01      	subeq	r2, #1
 8000464:	d0f9      	beq.n	800045a <__aeabi_fmul+0xce>
 8000466:	ea40 000c 	orr.w	r0, r0, ip
 800046a:	f093 0f00 	teq	r3, #0
 800046e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0049      	lsleq	r1, r1, #1
 8000476:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800047a:	3b01      	subeq	r3, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xe6>
 800047e:	ea41 010c 	orr.w	r1, r1, ip
 8000482:	e78f      	b.n	80003a4 <__aeabi_fmul+0x18>
 8000484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000488:	ea92 0f0c 	teq	r2, ip
 800048c:	bf18      	it	ne
 800048e:	ea93 0f0c 	teqne	r3, ip
 8000492:	d00a      	beq.n	80004aa <__aeabi_fmul+0x11e>
 8000494:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000498:	bf18      	it	ne
 800049a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800049e:	d1d8      	bne.n	8000452 <__aeabi_fmul+0xc6>
 80004a0:	ea80 0001 	eor.w	r0, r0, r1
 80004a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004a8:	4770      	bx	lr
 80004aa:	f090 0f00 	teq	r0, #0
 80004ae:	bf17      	itett	ne
 80004b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004b4:	4608      	moveq	r0, r1
 80004b6:	f091 0f00 	teqne	r1, #0
 80004ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004be:	d014      	beq.n	80004ea <__aeabi_fmul+0x15e>
 80004c0:	ea92 0f0c 	teq	r2, ip
 80004c4:	d101      	bne.n	80004ca <__aeabi_fmul+0x13e>
 80004c6:	0242      	lsls	r2, r0, #9
 80004c8:	d10f      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004ca:	ea93 0f0c 	teq	r3, ip
 80004ce:	d103      	bne.n	80004d8 <__aeabi_fmul+0x14c>
 80004d0:	024b      	lsls	r3, r1, #9
 80004d2:	bf18      	it	ne
 80004d4:	4608      	movne	r0, r1
 80004d6:	d108      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004d8:	ea80 0001 	eor.w	r0, r0, r1
 80004dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004e8:	4770      	bx	lr
 80004ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_fdiv>:
 80004f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004fc:	bf1e      	ittt	ne
 80004fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000502:	ea92 0f0c 	teqne	r2, ip
 8000506:	ea93 0f0c 	teqne	r3, ip
 800050a:	d069      	beq.n	80005e0 <__aeabi_fdiv+0xec>
 800050c:	eba2 0203 	sub.w	r2, r2, r3
 8000510:	ea80 0c01 	eor.w	ip, r0, r1
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051a:	d037      	beq.n	800058c <__aeabi_fdiv+0x98>
 800051c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000520:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000524:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000528:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800052c:	428b      	cmp	r3, r1
 800052e:	bf38      	it	cc
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000536:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800053a:	428b      	cmp	r3, r1
 800053c:	bf24      	itt	cs
 800053e:	1a5b      	subcs	r3, r3, r1
 8000540:	ea40 000c 	orrcs.w	r0, r0, ip
 8000544:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000548:	bf24      	itt	cs
 800054a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800054e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000552:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000556:	bf24      	itt	cs
 8000558:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800055c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000560:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000564:	bf24      	itt	cs
 8000566:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	bf18      	it	ne
 8000572:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000576:	d1e0      	bne.n	800053a <__aeabi_fdiv+0x46>
 8000578:	2afd      	cmp	r2, #253	; 0xfd
 800057a:	f63f af50 	bhi.w	800041e <__aeabi_fmul+0x92>
 800057e:	428b      	cmp	r3, r1
 8000580:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000590:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000594:	327f      	adds	r2, #127	; 0x7f
 8000596:	bfc2      	ittt	gt
 8000598:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800059c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a0:	4770      	bxgt	lr
 80005a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005a6:	f04f 0300 	mov.w	r3, #0
 80005aa:	3a01      	subs	r2, #1
 80005ac:	e737      	b.n	800041e <__aeabi_fmul+0x92>
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fdiv+0xc2>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xda>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e795      	b.n	800050c <__aeabi_fdiv+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	d108      	bne.n	80005fc <__aeabi_fdiv+0x108>
 80005ea:	0242      	lsls	r2, r0, #9
 80005ec:	f47f af7d 	bne.w	80004ea <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	f47f af70 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e776      	b.n	80004ea <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	d104      	bne.n	800060c <__aeabi_fdiv+0x118>
 8000602:	024b      	lsls	r3, r1, #9
 8000604:	f43f af4c 	beq.w	80004a0 <__aeabi_fmul+0x114>
 8000608:	4608      	mov	r0, r1
 800060a:	e76e      	b.n	80004ea <__aeabi_fmul+0x15e>
 800060c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000610:	bf18      	it	ne
 8000612:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000616:	d1ca      	bne.n	80005ae <__aeabi_fdiv+0xba>
 8000618:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800061c:	f47f af5c 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 8000620:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000624:	f47f af3c 	bne.w	80004a0 <__aeabi_fmul+0x114>
 8000628:	e75f      	b.n	80004ea <__aeabi_fmul+0x15e>
 800062a:	bf00      	nop

0800062c <__gesf2>:
 800062c:	f04f 3cff 	mov.w	ip, #4294967295
 8000630:	e006      	b.n	8000640 <__cmpsf2+0x4>
 8000632:	bf00      	nop

08000634 <__lesf2>:
 8000634:	f04f 0c01 	mov.w	ip, #1
 8000638:	e002      	b.n	8000640 <__cmpsf2+0x4>
 800063a:	bf00      	nop

0800063c <__cmpsf2>:
 800063c:	f04f 0c01 	mov.w	ip, #1
 8000640:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000644:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000648:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800064c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000650:	bf18      	it	ne
 8000652:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000656:	d011      	beq.n	800067c <__cmpsf2+0x40>
 8000658:	b001      	add	sp, #4
 800065a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800065e:	bf18      	it	ne
 8000660:	ea90 0f01 	teqne	r0, r1
 8000664:	bf58      	it	pl
 8000666:	ebb2 0003 	subspl.w	r0, r2, r3
 800066a:	bf88      	it	hi
 800066c:	17c8      	asrhi	r0, r1, #31
 800066e:	bf38      	it	cc
 8000670:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000674:	bf18      	it	ne
 8000676:	f040 0001 	orrne.w	r0, r0, #1
 800067a:	4770      	bx	lr
 800067c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000680:	d102      	bne.n	8000688 <__cmpsf2+0x4c>
 8000682:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000686:	d105      	bne.n	8000694 <__cmpsf2+0x58>
 8000688:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800068c:	d1e4      	bne.n	8000658 <__cmpsf2+0x1c>
 800068e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000692:	d0e1      	beq.n	8000658 <__cmpsf2+0x1c>
 8000694:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop

0800069c <__aeabi_cfrcmple>:
 800069c:	4684      	mov	ip, r0
 800069e:	4608      	mov	r0, r1
 80006a0:	4661      	mov	r1, ip
 80006a2:	e7ff      	b.n	80006a4 <__aeabi_cfcmpeq>

080006a4 <__aeabi_cfcmpeq>:
 80006a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80006a6:	f7ff ffc9 	bl	800063c <__cmpsf2>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	bf48      	it	mi
 80006ae:	f110 0f00 	cmnmi.w	r0, #0
 80006b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006b4 <__aeabi_fcmpeq>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff fff4 	bl	80006a4 <__aeabi_cfcmpeq>
 80006bc:	bf0c      	ite	eq
 80006be:	2001      	moveq	r0, #1
 80006c0:	2000      	movne	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmplt>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffea 	bl	80006a4 <__aeabi_cfcmpeq>
 80006d0:	bf34      	ite	cc
 80006d2:	2001      	movcc	r0, #1
 80006d4:	2000      	movcs	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmple>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffe0 	bl	80006a4 <__aeabi_cfcmpeq>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpge>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffd2 	bl	800069c <__aeabi_cfrcmple>
 80006f8:	bf94      	ite	ls
 80006fa:	2001      	movls	r0, #1
 80006fc:	2000      	movhi	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_fcmpgt>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff ffc8 	bl	800069c <__aeabi_cfrcmple>
 800070c:	bf34      	ite	cc
 800070e:	2001      	movcc	r0, #1
 8000710:	2000      	movcs	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_f2uiz>:
 8000718:	0042      	lsls	r2, r0, #1
 800071a:	d20e      	bcs.n	800073a <__aeabi_f2uiz+0x22>
 800071c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000720:	d30b      	bcc.n	800073a <__aeabi_f2uiz+0x22>
 8000722:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000726:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800072a:	d409      	bmi.n	8000740 <__aeabi_f2uiz+0x28>
 800072c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000730:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000734:	fa23 f002 	lsr.w	r0, r3, r2
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr
 8000740:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000744:	d101      	bne.n	800074a <__aeabi_f2uiz+0x32>
 8000746:	0242      	lsls	r2, r0, #9
 8000748:	d102      	bne.n	8000750 <__aeabi_f2uiz+0x38>
 800074a:	f04f 30ff 	mov.w	r0, #4294967295
 800074e:	4770      	bx	lr
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop

08000758 <getposition>:
#include "STM32f103c6.h"
#include "GPIO_DRIVER.h"
uint8_t getposition(uint16_t pin_num){
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	80fb      	strh	r3, [r7, #6]
	uint8_t rval;
	if(pin_num == pin0){
 8000762:	88fb      	ldrh	r3, [r7, #6]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d101      	bne.n	800076c <getposition+0x14>
		rval =0;
 8000768:	2300      	movs	r3, #0
 800076a:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin1){
 800076c:	88fb      	ldrh	r3, [r7, #6]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d101      	bne.n	8000776 <getposition+0x1e>
		rval =4;
 8000772:	2304      	movs	r3, #4
 8000774:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin2){
 8000776:	88fb      	ldrh	r3, [r7, #6]
 8000778:	2b02      	cmp	r3, #2
 800077a:	d101      	bne.n	8000780 <getposition+0x28>
		rval =8;
 800077c:	2308      	movs	r3, #8
 800077e:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin3){
 8000780:	88fb      	ldrh	r3, [r7, #6]
 8000782:	2b03      	cmp	r3, #3
 8000784:	d101      	bne.n	800078a <getposition+0x32>
		rval =12;
 8000786:	230c      	movs	r3, #12
 8000788:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin4){
 800078a:	88fb      	ldrh	r3, [r7, #6]
 800078c:	2b04      	cmp	r3, #4
 800078e:	d101      	bne.n	8000794 <getposition+0x3c>
		rval =16;
 8000790:	2310      	movs	r3, #16
 8000792:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin5){
 8000794:	88fb      	ldrh	r3, [r7, #6]
 8000796:	2b05      	cmp	r3, #5
 8000798:	d101      	bne.n	800079e <getposition+0x46>
		rval =20;
 800079a:	2314      	movs	r3, #20
 800079c:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin6){
 800079e:	88fb      	ldrh	r3, [r7, #6]
 80007a0:	2b06      	cmp	r3, #6
 80007a2:	d101      	bne.n	80007a8 <getposition+0x50>
		rval =24;
 80007a4:	2318      	movs	r3, #24
 80007a6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin7){
 80007a8:	88fb      	ldrh	r3, [r7, #6]
 80007aa:	2b07      	cmp	r3, #7
 80007ac:	d101      	bne.n	80007b2 <getposition+0x5a>
		rval =28;
 80007ae:	231c      	movs	r3, #28
 80007b0:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin8){
 80007b2:	88fb      	ldrh	r3, [r7, #6]
 80007b4:	2b08      	cmp	r3, #8
 80007b6:	d101      	bne.n	80007bc <getposition+0x64>
		rval =0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin9){
 80007bc:	88fb      	ldrh	r3, [r7, #6]
 80007be:	2b09      	cmp	r3, #9
 80007c0:	d101      	bne.n	80007c6 <getposition+0x6e>
		rval =4;
 80007c2:	2304      	movs	r3, #4
 80007c4:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin10){
 80007c6:	88fb      	ldrh	r3, [r7, #6]
 80007c8:	2b0a      	cmp	r3, #10
 80007ca:	d101      	bne.n	80007d0 <getposition+0x78>
		rval =8;
 80007cc:	2308      	movs	r3, #8
 80007ce:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin11){
 80007d0:	88fb      	ldrh	r3, [r7, #6]
 80007d2:	2b0b      	cmp	r3, #11
 80007d4:	d101      	bne.n	80007da <getposition+0x82>
		rval =12;
 80007d6:	230c      	movs	r3, #12
 80007d8:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin12){
 80007da:	88fb      	ldrh	r3, [r7, #6]
 80007dc:	2b0c      	cmp	r3, #12
 80007de:	d101      	bne.n	80007e4 <getposition+0x8c>
		rval =16;
 80007e0:	2310      	movs	r3, #16
 80007e2:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin13){
 80007e4:	88fb      	ldrh	r3, [r7, #6]
 80007e6:	2b0d      	cmp	r3, #13
 80007e8:	d101      	bne.n	80007ee <getposition+0x96>
		rval =20;
 80007ea:	2314      	movs	r3, #20
 80007ec:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin14){
 80007ee:	88fb      	ldrh	r3, [r7, #6]
 80007f0:	2b0e      	cmp	r3, #14
 80007f2:	d101      	bne.n	80007f8 <getposition+0xa0>
		rval =24;
 80007f4:	2318      	movs	r3, #24
 80007f6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin15){
 80007f8:	88fb      	ldrh	r3, [r7, #6]
 80007fa:	2b0f      	cmp	r3, #15
 80007fc:	d101      	bne.n	8000802 <getposition+0xaa>
		rval =28;
 80007fe:	231c      	movs	r3, #28
 8000800:	73fb      	strb	r3, [r7, #15]
	}
	return rval;
 8000802:	7bfb      	ldrb	r3, [r7, #15]


}
 8000804:	4618      	mov	r0, r3
 8000806:	3714      	adds	r7, #20
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr
	...

08000810 <pinmode>:
// * @param [in] - GPIOx: where x can be (A...E Depending on device used) to select the GPIO Peripheral
// * @param [in] - pin: pin name
// * @param [in] - pinmode:mode of the pin
// * @retval -none
// * Note-
void pinmode(GPIO_typeDef* GPIOx,uint16_t pin,uint32_t pinmode){
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	460b      	mov	r3, r1
 800081a:	607a      	str	r2, [r7, #4]
 800081c:	817b      	strh	r3, [r7, #10]
	if(GPIOx==GPIOA){
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	4a69      	ldr	r2, [pc, #420]	; (80009c8 <pinmode+0x1b8>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d106      	bne.n	8000834 <pinmode+0x24>
		GPIOA_Clock_Enable();
 8000826:	4b69      	ldr	r3, [pc, #420]	; (80009cc <pinmode+0x1bc>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	4a68      	ldr	r2, [pc, #416]	; (80009cc <pinmode+0x1bc>)
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	6193      	str	r3, [r2, #24]
 8000832:	e010      	b.n	8000856 <pinmode+0x46>

	}
	else if(GPIOx==GPIOB){
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	4a66      	ldr	r2, [pc, #408]	; (80009d0 <pinmode+0x1c0>)
 8000838:	4293      	cmp	r3, r2
 800083a:	d106      	bne.n	800084a <pinmode+0x3a>
		GPIOB_Clock_Enable();
 800083c:	4b63      	ldr	r3, [pc, #396]	; (80009cc <pinmode+0x1bc>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	4a62      	ldr	r2, [pc, #392]	; (80009cc <pinmode+0x1bc>)
 8000842:	f043 0308 	orr.w	r3, r3, #8
 8000846:	6193      	str	r3, [r2, #24]
 8000848:	e005      	b.n	8000856 <pinmode+0x46>

	}
	else{
		GPIOC_Clock_Enable();
 800084a:	4b60      	ldr	r3, [pc, #384]	; (80009cc <pinmode+0x1bc>)
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	4a5f      	ldr	r2, [pc, #380]	; (80009cc <pinmode+0x1bc>)
 8000850:	f043 0310 	orr.w	r3, r3, #16
 8000854:	6193      	str	r3, [r2, #24]
	}

	if(pin<8){
 8000856:	897b      	ldrh	r3, [r7, #10]
 8000858:	2b07      	cmp	r3, #7
 800085a:	d856      	bhi.n	800090a <pinmode+0xfa>
		GPIOx->GPIOx_CRL &=~(0xf<<(getposition(pin)));
 800085c:	897b      	ldrh	r3, [r7, #10]
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ff7a 	bl	8000758 <getposition>
 8000864:	4603      	mov	r3, r0
 8000866:	461a      	mov	r2, r3
 8000868:	230f      	movs	r3, #15
 800086a:	4093      	lsls	r3, r2
 800086c:	43da      	mvns	r2, r3
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	401a      	ands	r2, r3
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	601a      	str	r2, [r3, #0]

		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2b08      	cmp	r3, #8
 800087c:	d002      	beq.n	8000884 <pinmode+0x74>
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2b18      	cmp	r3, #24
 8000882:	d133      	bne.n	80008ec <pinmode+0xdc>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2b18      	cmp	r3, #24
 8000888:	d117      	bne.n	80008ba <pinmode+0xaa>
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 800088a:	897b      	ldrh	r3, [r7, #10]
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff ff63 	bl	8000758 <getposition>
 8000892:	4603      	mov	r3, r0
 8000894:	461a      	mov	r2, r3
 8000896:	2308      	movs	r3, #8
 8000898:	fa03 f202 	lsl.w	r2, r3, r2
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	431a      	orrs	r2, r3
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR |= (1<<pin);
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	68db      	ldr	r3, [r3, #12]
 80008aa:	897a      	ldrh	r2, [r7, #10]
 80008ac:	2101      	movs	r1, #1
 80008ae:	fa01 f202 	lsl.w	r2, r1, r2
 80008b2:	431a      	orrs	r2, r3
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80008b8:	e081      	b.n	80009be <pinmode+0x1ae>
			}
			else{
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 80008ba:	897b      	ldrh	r3, [r7, #10]
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff ff4b 	bl	8000758 <getposition>
 80008c2:	4603      	mov	r3, r0
 80008c4:	461a      	mov	r2, r3
 80008c6:	2308      	movs	r3, #8
 80008c8:	fa03 f202 	lsl.w	r2, r3, r2
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	431a      	orrs	r2, r3
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	68db      	ldr	r3, [r3, #12]
 80008da:	897a      	ldrh	r2, [r7, #10]
 80008dc:	2101      	movs	r1, #1
 80008de:	fa01 f202 	lsl.w	r2, r1, r2
 80008e2:	43d2      	mvns	r2, r2
 80008e4:	401a      	ands	r2, r3
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80008ea:	e068      	b.n	80009be <pinmode+0x1ae>
			}

		}
		else GPIOx->GPIOx_CRL |=(pinmode<<(getposition(pin)));
 80008ec:	897b      	ldrh	r3, [r7, #10]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff ff32 	bl	8000758 <getposition>
 80008f4:	4603      	mov	r3, r0
 80008f6:	461a      	mov	r2, r3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	fa03 f202 	lsl.w	r2, r3, r2
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	431a      	orrs	r2, r3
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	601a      	str	r2, [r3, #0]

	}



}
 8000908:	e059      	b.n	80009be <pinmode+0x1ae>
	else if(pin>7){
 800090a:	897b      	ldrh	r3, [r7, #10]
 800090c:	2b07      	cmp	r3, #7
 800090e:	d956      	bls.n	80009be <pinmode+0x1ae>
		GPIOx->GPIOx_CRH &=~(0xf<<(getposition(pin)));
 8000910:	897b      	ldrh	r3, [r7, #10]
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff ff20 	bl	8000758 <getposition>
 8000918:	4603      	mov	r3, r0
 800091a:	461a      	mov	r2, r3
 800091c:	230f      	movs	r3, #15
 800091e:	4093      	lsls	r3, r2
 8000920:	43da      	mvns	r2, r3
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	401a      	ands	r2, r3
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	605a      	str	r2, [r3, #4]
		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2b08      	cmp	r3, #8
 8000930:	d002      	beq.n	8000938 <pinmode+0x128>
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2b18      	cmp	r3, #24
 8000936:	d133      	bne.n	80009a0 <pinmode+0x190>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	2b18      	cmp	r3, #24
 800093c:	d117      	bne.n	800096e <pinmode+0x15e>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800093e:	897b      	ldrh	r3, [r7, #10]
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff09 	bl	8000758 <getposition>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	2308      	movs	r3, #8
 800094c:	fa03 f202 	lsl.w	r2, r3, r2
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	431a      	orrs	r2, r3
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR |= (1<<pin);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	68db      	ldr	r3, [r3, #12]
 800095e:	897a      	ldrh	r2, [r7, #10]
 8000960:	2101      	movs	r1, #1
 8000962:	fa01 f202 	lsl.w	r2, r1, r2
 8000966:	431a      	orrs	r2, r3
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 800096c:	e027      	b.n	80009be <pinmode+0x1ae>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800096e:	897b      	ldrh	r3, [r7, #10]
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fef1 	bl	8000758 <getposition>
 8000976:	4603      	mov	r3, r0
 8000978:	461a      	mov	r2, r3
 800097a:	2308      	movs	r3, #8
 800097c:	fa03 f202 	lsl.w	r2, r3, r2
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	431a      	orrs	r2, r3
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	68db      	ldr	r3, [r3, #12]
 800098e:	897a      	ldrh	r2, [r7, #10]
 8000990:	2101      	movs	r1, #1
 8000992:	fa01 f202 	lsl.w	r2, r1, r2
 8000996:	43d2      	mvns	r2, r2
 8000998:	401a      	ands	r2, r3
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 800099e:	e00e      	b.n	80009be <pinmode+0x1ae>
		else GPIOx->GPIOx_CRH |=(pinmode<<(getposition(pin)));
 80009a0:	897b      	ldrh	r3, [r7, #10]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff fed8 	bl	8000758 <getposition>
 80009a8:	4603      	mov	r3, r0
 80009aa:	461a      	mov	r2, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	fa03 f202 	lsl.w	r2, r3, r2
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	431a      	orrs	r2, r3
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	605a      	str	r2, [r3, #4]
}
 80009bc:	e7ff      	b.n	80009be <pinmode+0x1ae>
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40010800 	.word	0x40010800
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40010c00 	.word	0x40010c00

080009d4 <READ_PIN>:
 * @param [in]      - Pin: GPIOx PIN Number
 * @retval          - uint8_t
 * Note             - none
 */

uint8_t READ_PIN(GPIO_typeDef* GPIOx, uint16_t pin){
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	460b      	mov	r3, r1
 80009de:	807b      	strh	r3, [r7, #2]
	return (GPIOx->GPIOx_IDR>>pin)&1;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	689a      	ldr	r2, [r3, #8]
 80009e4:	887b      	ldrh	r3, [r7, #2]
 80009e6:	fa22 f303 	lsr.w	r3, r2, r3
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	f003 0301 	and.w	r3, r3, #1
 80009f0:	b2db      	uxtb	r3, r3
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr

080009fc <delay>:

	TIM3->TIMx_CR1 |=(1<<0);//enable the timer

}
//=======================================================================================
void delay(float time,uint8_t U,uint32_t clk){
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b08b      	sub	sp, #44	; 0x2c
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	460b      	mov	r3, r1
 8000a06:	607a      	str	r2, [r7, #4]
 8000a08:	72fb      	strb	r3, [r7, #11]

	TIMER2_CLOCK_Enable();//enable timer2 clock
 8000a0a:	4b5b      	ldr	r3, [pc, #364]	; (8000b78 <delay+0x17c>)
 8000a0c:	69db      	ldr	r3, [r3, #28]
 8000a0e:	4a5a      	ldr	r2, [pc, #360]	; (8000b78 <delay+0x17c>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	61d3      	str	r3, [r2, #28]

	delay_TIMER->TIMx_CR1 &=~(1<<0);//timer off
 8000a16:	4b59      	ldr	r3, [pc, #356]	; (8000b7c <delay+0x180>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	4b57      	ldr	r3, [pc, #348]	; (8000b7c <delay+0x180>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f022 0201 	bic.w	r2, r2, #1
 8000a24:	601a      	str	r2, [r3, #0]
	///TIMERS_typeDef* TIMERx=TIM2;
	char user_flage=1;
 8000a26:	2301      	movs	r3, #1
 8000a28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t user_top=0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	623b      	str	r3, [r7, #32]
	uint32_t user_pre=1;
 8000a30:	2301      	movs	r3, #1
 8000a32:	61fb      	str	r3, [r7, #28]
	uint32_t unit =1000;
 8000a34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a38:	61bb      	str	r3, [r7, #24]
	uint8_t  increase=2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	75fb      	strb	r3, [r7, #23]

	if (U == 0){
 8000a3e:	7afb      	ldrb	r3, [r7, #11]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d10f      	bne.n	8000a64 <delay+0x68>
		unit = 1000;
 8000a44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a48:	61bb      	str	r3, [r7, #24]
		if (time > 3000)increase = 100;
 8000a4a:	494d      	ldr	r1, [pc, #308]	; (8000b80 <delay+0x184>)
 8000a4c:	68f8      	ldr	r0, [r7, #12]
 8000a4e:	f7ff fe59 	bl	8000704 <__aeabi_fcmpgt>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d002      	beq.n	8000a5e <delay+0x62>
 8000a58:	2364      	movs	r3, #100	; 0x64
 8000a5a:	75fb      	strb	r3, [r7, #23]
 8000a5c:	e045      	b.n	8000aea <delay+0xee>
		else increase = 10;
 8000a5e:	230a      	movs	r3, #10
 8000a60:	75fb      	strb	r3, [r7, #23]
 8000a62:	e042      	b.n	8000aea <delay+0xee>
	}
	else {
		unit = 1000000;
 8000a64:	4b47      	ldr	r3, [pc, #284]	; (8000b84 <delay+0x188>)
 8000a66:	61bb      	str	r3, [r7, #24]
		if (time > 3000)increase = 10;
 8000a68:	4945      	ldr	r1, [pc, #276]	; (8000b80 <delay+0x184>)
 8000a6a:	68f8      	ldr	r0, [r7, #12]
 8000a6c:	f7ff fe4a 	bl	8000704 <__aeabi_fcmpgt>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d002      	beq.n	8000a7c <delay+0x80>
 8000a76:	230a      	movs	r3, #10
 8000a78:	75fb      	strb	r3, [r7, #23]
 8000a7a:	e036      	b.n	8000aea <delay+0xee>
		else increase = 5;
 8000a7c:	2305      	movs	r3, #5
 8000a7e:	75fb      	strb	r3, [r7, #23]
	}

	while(user_flage==1){
 8000a80:	e033      	b.n	8000aea <delay+0xee>
		user_top = (clk/unit*time)/( user_pre );
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	69bb      	ldr	r3, [r7, #24]
 8000a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fc26 	bl	80002dc <__aeabi_ui2f>
 8000a90:	4603      	mov	r3, r0
 8000a92:	68f9      	ldr	r1, [r7, #12]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fc79 	bl	800038c <__aeabi_fmul>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	461c      	mov	r4, r3
 8000a9e:	69f8      	ldr	r0, [r7, #28]
 8000aa0:	f7ff fc1c 	bl	80002dc <__aeabi_ui2f>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4620      	mov	r0, r4
 8000aaa:	f7ff fd23 	bl	80004f4 <__aeabi_fdiv>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff fe31 	bl	8000718 <__aeabi_f2uiz>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	623b      	str	r3, [r7, #32]
		if(user_top>=32000){
 8000aba:	6a3b      	ldr	r3, [r7, #32]
 8000abc:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000ac0:	d310      	bcc.n	8000ae4 <delay+0xe8>

			if(user_pre>65530){
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	f64f 72fa 	movw	r2, #65530	; 0xfffa
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d906      	bls.n	8000ada <delay+0xde>
				user_pre=65530;
 8000acc:	f64f 73fa 	movw	r3, #65530	; 0xfffa
 8000ad0:	61fb      	str	r3, [r7, #28]
				user_flage=0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ad8:	e007      	b.n	8000aea <delay+0xee>
			}
			else user_pre+=increase;
 8000ada:	7dfb      	ldrb	r3, [r7, #23]
 8000adc:	69fa      	ldr	r2, [r7, #28]
 8000ade:	4413      	add	r3, r2
 8000ae0:	61fb      	str	r3, [r7, #28]
 8000ae2:	e002      	b.n	8000aea <delay+0xee>

		}
		else{
			user_flage=0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while(user_flage==1){
 8000aea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d0c7      	beq.n	8000a82 <delay+0x86>
		}
	}


	delay_TIMER->TIMx_CR1 &=~(1<<0);//timer off
 8000af2:	4b22      	ldr	r3, [pc, #136]	; (8000b7c <delay+0x180>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	4b20      	ldr	r3, [pc, #128]	; (8000b7c <delay+0x180>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f022 0201 	bic.w	r2, r2, #1
 8000b00:	601a      	str	r2, [r3, #0]

	delay_TIMER->TIMx_CR1  |=(1<<2);//Only counter overflow/underflow generates an update
 8000b02:	4b1e      	ldr	r3, [pc, #120]	; (8000b7c <delay+0x180>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	4b1c      	ldr	r3, [pc, #112]	; (8000b7c <delay+0x180>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f042 0204 	orr.w	r2, r2, #4
 8000b10:	601a      	str	r2, [r3, #0]

	delay_TIMER->TIMx_DIER |=(1<<0);//Update interrupt enabled
 8000b12:	4b1a      	ldr	r3, [pc, #104]	; (8000b7c <delay+0x180>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	68da      	ldr	r2, [r3, #12]
 8000b18:	4b18      	ldr	r3, [pc, #96]	; (8000b7c <delay+0x180>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f042 0201 	orr.w	r2, r2, #1
 8000b20:	60da      	str	r2, [r3, #12]



	delay_TIMER->TIMx_ARR=user_top;//frec peak value
 8000b22:	4b16      	ldr	r3, [pc, #88]	; (8000b7c <delay+0x180>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	6a3a      	ldr	r2, [r7, #32]
 8000b28:	62da      	str	r2, [r3, #44]	; 0x2c

	delay_TIMER->TIMx_PSC=(user_pre-1);//prescaller
 8000b2a:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <delay+0x180>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	69fa      	ldr	r2, [r7, #28]
 8000b30:	3a01      	subs	r2, #1
 8000b32:	629a      	str	r2, [r3, #40]	; 0x28

	delay_TIMER->TIMx_EGR |=(1<<0);//1: Re-initialize the counter and generates an update of the registers. Note that the prescaler
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <delay+0x180>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	695a      	ldr	r2, [r3, #20]
 8000b3a:	4b10      	ldr	r3, [pc, #64]	; (8000b7c <delay+0x180>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f042 0201 	orr.w	r2, r2, #1
 8000b42:	615a      	str	r2, [r3, #20]

	delay_TIMER->TIMx_CR1 |=(1<<0);//enable the timer
 8000b44:	4b0d      	ldr	r3, [pc, #52]	; (8000b7c <delay+0x180>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <delay+0x180>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f042 0201 	orr.w	r2, r2, #1
 8000b52:	601a      	str	r2, [r3, #0]



	delay_flag=1;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <delay+0x18c>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
	NVIC_TIM2_global_interrupt_Enable;
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <delay+0x190>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a0b      	ldr	r2, [pc, #44]	; (8000b8c <delay+0x190>)
 8000b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b64:	6013      	str	r3, [r2, #0]
	while(delay_flag){
 8000b66:	bf00      	nop
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <delay+0x18c>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d1fb      	bne.n	8000b68 <delay+0x16c>

	}
}
 8000b70:	bf00      	nop
 8000b72:	372c      	adds	r7, #44	; 0x2c
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd90      	pop	{r4, r7, pc}
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	2000001c 	.word	0x2000001c
 8000b80:	453b8000 	.word	0x453b8000
 8000b84:	000f4240 	.word	0x000f4240
 8000b88:	20000018 	.word	0x20000018
 8000b8c:	e000e100 	.word	0xe000e100

08000b90 <SPWM_timer_INIT>:
	c=top=user_top;
	x=(top/numper_waves);
	SPWM_timer_INIT(presc,x,top,SPWM_MOOD_INIT);

}
void SPWM_timer_INIT(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ,uint8_t SPWM_MOOD_){
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
 8000b9c:	70fb      	strb	r3, [r7, #3]

	pwm->TIMx_CR1 &=~(1<<0);
 8000b9e:	4b3c      	ldr	r3, [pc, #240]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4b3a      	ldr	r3, [pc, #232]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f022 0201 	bic.w	r2, r2, #1
 8000bac:	601a      	str	r2, [r3, #0]

	if(SPWM_MOOD_==SPWM_MOOD_INIT){
 8000bae:	78fb      	ldrb	r3, [r7, #3]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d12f      	bne.n	8000c14 <SPWM_timer_INIT+0x84>
		//CH 2
		pwm->TIMx_CCMR1 |=(1<<11); //Bit 11 OC2PE: Output Compare 2 preload enable
 8000bb4:	4b36      	ldr	r3, [pc, #216]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	699a      	ldr	r2, [r3, #24]
 8000bba:	4b35      	ldr	r3, [pc, #212]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000bc2:	619a      	str	r2, [r3, #24]
		pwm->TIMx_CCMR1 |=(0b110<<12);//110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
 8000bc4:	4b32      	ldr	r3, [pc, #200]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	699a      	ldr	r2, [r3, #24]
 8000bca:	4b31      	ldr	r3, [pc, #196]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8000bd2:	619a      	str	r2, [r3, #24]
		//else inactive. In downcounting, channel 1 is inactive (OC1REF=‘0’) as long as
		//TIMx_CNT>TIMx_CCR1 else active (OC1REF=’1’).
		//CH 1
		pwm->TIMx_CCMR1 |=(1<<3);//Bit 3 OC1PE: Output Compare 1 preload enable
 8000bd4:	4b2e      	ldr	r3, [pc, #184]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	699a      	ldr	r2, [r3, #24]
 8000bda:	4b2d      	ldr	r3, [pc, #180]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f042 0208 	orr.w	r2, r2, #8
 8000be2:	619a      	str	r2, [r3, #24]
		pwm->TIMx_CCMR1 |=(0b110<<4);//Bits 6:4 OC1M: Output Compare 1 mode
 8000be4:	4b2a      	ldr	r3, [pc, #168]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	699a      	ldr	r2, [r3, #24]
 8000bea:	4b29      	ldr	r3, [pc, #164]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8000bf2:	619a      	str	r2, [r3, #24]


		//	1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,
		//	OSSR, OIS1, OIS1N and CC1NE bits.
		pwm->TIMx_CCER |=(1<<4);//Bit 4 CC2E: Capture/Compare 2 output enable
 8000bf4:	4b26      	ldr	r3, [pc, #152]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	6a1a      	ldr	r2, [r3, #32]
 8000bfa:	4b25      	ldr	r3, [pc, #148]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f042 0210 	orr.w	r2, r2, #16
 8000c02:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<0);//Bit 0 CC2E: Capture/Compare 1 output enable
 8000c04:	4b22      	ldr	r3, [pc, #136]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	6a1a      	ldr	r2, [r3, #32]
 8000c0a:	4b21      	ldr	r3, [pc, #132]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f042 0201 	orr.w	r2, r2, #1
 8000c12:	621a      	str	r2, [r3, #32]
	}

	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	pwm->TIMx_CR1 |=(1<<7);
 8000c14:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000c22:	601a      	str	r2, [r3, #0]



	pwm->TIMx_ARR=peak;//frec peak value
 8000c24:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR2=(duty_cycle);//duty cycle
 8000c2c:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	68ba      	ldr	r2, [r7, #8]
 8000c32:	639a      	str	r2, [r3, #56]	; 0x38
	pwm->TIMx_CCR1=(duty_cycle);//duty cycle
 8000c34:	4b16      	ldr	r3, [pc, #88]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	68ba      	ldr	r2, [r7, #8]
 8000c3a:	635a      	str	r2, [r3, #52]	; 0x34
	pwm->TIMx_PSC=pre;//prescaller
 8000c3c:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);//	Bit 15 MOE: Main output enable
 8000c44:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c4a:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000c52:	645a      	str	r2, [r3, #68]	; 0x44


	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b1<<0);
 8000c54:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	68da      	ldr	r2, [r3, #12]
 8000c5a:	4b0d      	ldr	r3, [pc, #52]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f042 0201 	orr.w	r2, r2, #1
 8000c62:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 8000c64:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	695a      	ldr	r2, [r3, #20]
 8000c6a:	4b09      	ldr	r3, [pc, #36]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f042 0201 	orr.w	r2, r2, #1
 8000c72:	615a      	str	r2, [r3, #20]

	pwm->TIMx_CR1 |=(1<<0);//enable the timer
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	4b05      	ldr	r3, [pc, #20]	; (8000c90 <SPWM_timer_INIT+0x100>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f042 0201 	orr.w	r2, r2, #1
 8000c82:	601a      	str	r2, [r3, #0]
}
 8000c84:	bf00      	nop
 8000c86:	3714      	adds	r7, #20
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bc80      	pop	{r7}
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	20000000 	.word	0x20000000

08000c94 <TIM2_IRQHandler>:
	x=(top/numper_waves);
	SPWM_timer_INIT(presc,x,top,SPWM_MOOD_INIT);
}
//========<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<  ISR  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

void TIM2_IRQHandler(){
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
	delay_TIMER->TIMx_SR &=~(1<<0);//Bit 0 UIF: Update interrupt flag
 8000c98:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <TIM2_IRQHandler+0x34>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	691a      	ldr	r2, [r3, #16]
 8000c9e:	4b0a      	ldr	r3, [pc, #40]	; (8000cc8 <TIM2_IRQHandler+0x34>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f022 0201 	bic.w	r2, r2, #1
 8000ca6:	611a      	str	r2, [r3, #16]
	delay_flag=0;
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <TIM2_IRQHandler+0x38>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]
	//NVIC_TIM2_global_interrupt_Disable;
	delay_TIMER->TIMx_CR1 &=~(1<<0);//timer off
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <TIM2_IRQHandler+0x34>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <TIM2_IRQHandler+0x34>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f022 0201 	bic.w	r2, r2, #1
 8000cbc:	601a      	str	r2, [r3, #0]

}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	2000001c 	.word	0x2000001c
 8000ccc:	20000018 	.word	0x20000018

08000cd0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
	if(stepper_flage==1){
 8000cd4:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <TIM3_IRQHandler+0x6c>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d119      	bne.n	8000d10 <TIM3_IRQHandler+0x40>
		TIM3->TIMx_SR &=~(1<<0);
 8000cdc:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <TIM3_IRQHandler+0x70>)
 8000cde:	691b      	ldr	r3, [r3, #16]
 8000ce0:	4a17      	ldr	r2, [pc, #92]	; (8000d40 <TIM3_IRQHandler+0x70>)
 8000ce2:	f023 0301 	bic.w	r3, r3, #1
 8000ce6:	6113      	str	r3, [r2, #16]

		if(stepper_steps !=0){
 8000ce8:	4b16      	ldr	r3, [pc, #88]	; (8000d44 <TIM3_IRQHandler+0x74>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d005      	beq.n	8000cfc <TIM3_IRQHandler+0x2c>
			stepper_steps--;
 8000cf0:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <TIM3_IRQHandler+0x74>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3b01      	subs	r3, #1
 8000cf6:	4a13      	ldr	r2, [pc, #76]	; (8000d44 <TIM3_IRQHandler+0x74>)
 8000cf8:	6013      	str	r3, [r2, #0]
		ISRcalback[0]();
		//NVIC_TIM3_global_interrupt_Disable;
		//pinwrite(GPIOB, pin10,HIGH);
	}

}
 8000cfa:	e01c      	b.n	8000d36 <TIM3_IRQHandler+0x66>
			stepper_flage=0;
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <TIM3_IRQHandler+0x6c>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	701a      	strb	r2, [r3, #0]
			TIM3->TIMx_CR1 &=~(1<<0);//Counter disabled
 8000d02:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <TIM3_IRQHandler+0x70>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a0e      	ldr	r2, [pc, #56]	; (8000d40 <TIM3_IRQHandler+0x70>)
 8000d08:	f023 0301 	bic.w	r3, r3, #1
 8000d0c:	6013      	str	r3, [r2, #0]
}
 8000d0e:	e012      	b.n	8000d36 <TIM3_IRQHandler+0x66>
		ISR_TIMER_COPY->TIMx_CR1 &=~(1<<0);
 8000d10:	4b0d      	ldr	r3, [pc, #52]	; (8000d48 <TIM3_IRQHandler+0x78>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <TIM3_IRQHandler+0x78>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f022 0201 	bic.w	r2, r2, #1
 8000d1e:	601a      	str	r2, [r3, #0]
		ISR_TIMER_COPY->TIMx_SR &=~(1<<0);
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <TIM3_IRQHandler+0x78>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	691a      	ldr	r2, [r3, #16]
 8000d26:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <TIM3_IRQHandler+0x78>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f022 0201 	bic.w	r2, r2, #1
 8000d2e:	611a      	str	r2, [r3, #16]
		ISRcalback[0]();
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <TIM3_IRQHandler+0x7c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4798      	blx	r3
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000288 	.word	0x20000288
 8000d40:	40000400 	.word	0x40000400
 8000d44:	20000284 	.word	0x20000284
 8000d48:	200002c0 	.word	0x200002c0
 8000d4c:	200002b4 	.word	0x200002b4

08000d50 <TIM4_IRQHandler>:

void TIM4_IRQHandler(){
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
	TIM4->TIMx_SR &=~(1<<0);
 8000d54:	4b07      	ldr	r3, [pc, #28]	; (8000d74 <TIM4_IRQHandler+0x24>)
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	4a06      	ldr	r2, [pc, #24]	; (8000d74 <TIM4_IRQHandler+0x24>)
 8000d5a:	f023 0301 	bic.w	r3, r3, #1
 8000d5e:	6113      	str	r3, [r2, #16]
	overflowtims++;
 8000d60:	4b05      	ldr	r3, [pc, #20]	; (8000d78 <TIM4_IRQHandler+0x28>)
 8000d62:	881b      	ldrh	r3, [r3, #0]
 8000d64:	3301      	adds	r3, #1
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	4b03      	ldr	r3, [pc, #12]	; (8000d78 <TIM4_IRQHandler+0x28>)
 8000d6a:	801a      	strh	r2, [r3, #0]
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr
 8000d74:	40000800 	.word	0x40000800
 8000d78:	20000282 	.word	0x20000282

08000d7c <TIM1_UP_IRQHandler>:



void TIM1_UP_IRQHandler(){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0

	//algorithm who select the action
	if(x>top){
 8000d80:	4b5d      	ldr	r3, [pc, #372]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4b5d      	ldr	r3, [pc, #372]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d911      	bls.n	8000db0 <TIM1_UP_IRQHandler+0x34>
		flage2=1;
 8000d8c:	4b5c      	ldr	r3, [pc, #368]	; (8000f00 <TIM1_UP_IRQHandler+0x184>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
		flage1=0;
 8000d92:	4b5c      	ldr	r3, [pc, #368]	; (8000f04 <TIM1_UP_IRQHandler+0x188>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
		x=top+(top/numper_waves);
 8000d98:	4b58      	ldr	r3, [pc, #352]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a5a      	ldr	r2, [pc, #360]	; (8000f08 <TIM1_UP_IRQHandler+0x18c>)
 8000d9e:	7812      	ldrb	r2, [r2, #0]
 8000da0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000da4:	4b55      	ldr	r3, [pc, #340]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4413      	add	r3, r2
 8000daa:	4a53      	ldr	r2, [pc, #332]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	e018      	b.n	8000de2 <TIM1_UP_IRQHandler+0x66>
	}
	else if(x<100)
 8000db0:	4b51      	ldr	r3, [pc, #324]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b63      	cmp	r3, #99	; 0x63
 8000db6:	d814      	bhi.n	8000de2 <TIM1_UP_IRQHandler+0x66>
	{
		flage2=0;
 8000db8:	4b51      	ldr	r3, [pc, #324]	; (8000f00 <TIM1_UP_IRQHandler+0x184>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
		flage1=1;
 8000dbe:	4b51      	ldr	r3, [pc, #324]	; (8000f04 <TIM1_UP_IRQHandler+0x188>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]
		flage3 ^=(1<<0);
 8000dc4:	4b51      	ldr	r3, [pc, #324]	; (8000f0c <TIM1_UP_IRQHandler+0x190>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	f083 0301 	eor.w	r3, r3, #1
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4b4f      	ldr	r3, [pc, #316]	; (8000f0c <TIM1_UP_IRQHandler+0x190>)
 8000dd0:	701a      	strb	r2, [r3, #0]
		x=(top/numper_waves);//reset incremental variable
 8000dd2:	4b4a      	ldr	r3, [pc, #296]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a4c      	ldr	r2, [pc, #304]	; (8000f08 <TIM1_UP_IRQHandler+0x18c>)
 8000dd8:	7812      	ldrb	r2, [r2, #0]
 8000dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8000dde:	4a46      	ldr	r2, [pc, #280]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000de0:	6013      	str	r3, [r2, #0]
		//for(volatile int s=0;s<300;s++);//delay between the two half waves

	}

	//select first or second half wave
	if(flage3==1){
 8000de2:	4b4a      	ldr	r3, [pc, #296]	; (8000f0c <TIM1_UP_IRQHandler+0x190>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d110      	bne.n	8000e0c <TIM1_UP_IRQHandler+0x90>
		pwm->TIMx_CCER &=~(1<<0);//ch1_off
 8000dea:	4b49      	ldr	r3, [pc, #292]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	6a1a      	ldr	r2, [r3, #32]
 8000df0:	4b47      	ldr	r3, [pc, #284]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f022 0201 	bic.w	r2, r2, #1
 8000df8:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<4);//ch2_on
 8000dfa:	4b45      	ldr	r3, [pc, #276]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	6a1a      	ldr	r2, [r3, #32]
 8000e00:	4b43      	ldr	r3, [pc, #268]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f042 0210 	orr.w	r2, r2, #16
 8000e08:	621a      	str	r2, [r3, #32]
 8000e0a:	e013      	b.n	8000e34 <TIM1_UP_IRQHandler+0xb8>
	}
	else if(flage3==0){
 8000e0c:	4b3f      	ldr	r3, [pc, #252]	; (8000f0c <TIM1_UP_IRQHandler+0x190>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d10f      	bne.n	8000e34 <TIM1_UP_IRQHandler+0xb8>
		pwm->TIMx_CCER &=~(1<<4);//ch2_off
 8000e14:	4b3e      	ldr	r3, [pc, #248]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	6a1a      	ldr	r2, [r3, #32]
 8000e1a:	4b3d      	ldr	r3, [pc, #244]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f022 0210 	bic.w	r2, r2, #16
 8000e22:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<0);//ch1_on
 8000e24:	4b3a      	ldr	r3, [pc, #232]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	6a1a      	ldr	r2, [r3, #32]
 8000e2a:	4b39      	ldr	r3, [pc, #228]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f042 0201 	orr.w	r2, r2, #1
 8000e32:	621a      	str	r2, [r3, #32]
	}

	//make this wave and increment/decrement the next value of next wave
	if((flage1==1)&&(flage2==0)){
 8000e34:	4b33      	ldr	r3, [pc, #204]	; (8000f04 <TIM1_UP_IRQHandler+0x188>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d11c      	bne.n	8000e76 <TIM1_UP_IRQHandler+0xfa>
 8000e3c:	4b30      	ldr	r3, [pc, #192]	; (8000f00 <TIM1_UP_IRQHandler+0x184>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d118      	bne.n	8000e76 <TIM1_UP_IRQHandler+0xfa>
		top=c;
 8000e44:	4b33      	ldr	r3, [pc, #204]	; (8000f14 <TIM1_UP_IRQHandler+0x198>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a2c      	ldr	r2, [pc, #176]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000e4a:	6013      	str	r3, [r2, #0]
		SPWM_timer_INIT(presc,x,top,SPWM_MOOD_START);
 8000e4c:	4b32      	ldr	r3, [pc, #200]	; (8000f18 <TIM1_UP_IRQHandler+0x19c>)
 8000e4e:	6818      	ldr	r0, [r3, #0]
 8000e50:	4b29      	ldr	r3, [pc, #164]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000e52:	6819      	ldr	r1, [r3, #0]
 8000e54:	4b29      	ldr	r3, [pc, #164]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	2301      	movs	r3, #1
 8000e5a:	f7ff fe99 	bl	8000b90 <SPWM_timer_INIT>
		x+=(top/numper_waves);
 8000e5e:	4b27      	ldr	r3, [pc, #156]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a29      	ldr	r2, [pc, #164]	; (8000f08 <TIM1_UP_IRQHandler+0x18c>)
 8000e64:	7812      	ldrb	r2, [r2, #0]
 8000e66:	fbb3 f2f2 	udiv	r2, r3, r2
 8000e6a:	4b23      	ldr	r3, [pc, #140]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4413      	add	r3, r2
 8000e70:	4a21      	ldr	r2, [pc, #132]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	e035      	b.n	8000ee2 <TIM1_UP_IRQHandler+0x166>
	}
	else if ((flage2==1)&&(flage1==0)){
 8000e76:	4b22      	ldr	r3, [pc, #136]	; (8000f00 <TIM1_UP_IRQHandler+0x184>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d129      	bne.n	8000ed2 <TIM1_UP_IRQHandler+0x156>
 8000e7e:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <TIM1_UP_IRQHandler+0x188>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d125      	bne.n	8000ed2 <TIM1_UP_IRQHandler+0x156>
		top=c;
 8000e86:	4b23      	ldr	r3, [pc, #140]	; (8000f14 <TIM1_UP_IRQHandler+0x198>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a1c      	ldr	r2, [pc, #112]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000e8c:	6013      	str	r3, [r2, #0]
		x=x-(top/numper_waves);
 8000e8e:	4b1a      	ldr	r3, [pc, #104]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	4b1a      	ldr	r3, [pc, #104]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	491c      	ldr	r1, [pc, #112]	; (8000f08 <TIM1_UP_IRQHandler+0x18c>)
 8000e98:	7809      	ldrb	r1, [r1, #0]
 8000e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	4a15      	ldr	r2, [pc, #84]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000ea2:	6013      	str	r3, [r2, #0]
		SPWM_timer_INIT(presc,x,top,SPWM_MOOD_START);
 8000ea4:	4b1c      	ldr	r3, [pc, #112]	; (8000f18 <TIM1_UP_IRQHandler+0x19c>)
 8000ea6:	6818      	ldr	r0, [r3, #0]
 8000ea8:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000eaa:	6819      	ldr	r1, [r3, #0]
 8000eac:	4b13      	ldr	r3, [pc, #76]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	f7ff fe6d 	bl	8000b90 <SPWM_timer_INIT>
		if(x==(top/numper_waves))x=0;
 8000eb6:	4b11      	ldr	r3, [pc, #68]	; (8000efc <TIM1_UP_IRQHandler+0x180>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a13      	ldr	r2, [pc, #76]	; (8000f08 <TIM1_UP_IRQHandler+0x18c>)
 8000ebc:	7812      	ldrb	r2, [r2, #0]
 8000ebe:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d10b      	bne.n	8000ee2 <TIM1_UP_IRQHandler+0x166>
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <TIM1_UP_IRQHandler+0x17c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	e007      	b.n	8000ee2 <TIM1_UP_IRQHandler+0x166>
	}
	else pwm->TIMx_CR1 &=~(1<<0);//disable counter
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f022 0201 	bic.w	r2, r2, #1
 8000ee0:	601a      	str	r2, [r3, #0]

	pwm->TIMx_SR &=~(1<<0);//flag off
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	691a      	ldr	r2, [r3, #16]
 8000ee8:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <TIM1_UP_IRQHandler+0x194>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f022 0201 	bic.w	r2, r2, #1
 8000ef0:	611a      	str	r2, [r3, #16]
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000014 	.word	0x20000014
 8000efc:	20000008 	.word	0x20000008
 8000f00:	20000280 	.word	0x20000280
 8000f04:	20000004 	.word	0x20000004
 8000f08:	200002bc 	.word	0x200002bc
 8000f0c:	20000005 	.word	0x20000005
 8000f10:	20000000 	.word	0x20000000
 8000f14:	20000010 	.word	0x20000010
 8000f18:	2000000c 	.word	0x2000000c

08000f1c <sendByte>:

//=====================================================

//=====================================================

void sendByte(uint8_t byte) {
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]

	for (int i = 0; i < 8; i++){
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	e02c      	b.n	8000f86 <sendByte+0x6a>

		//send bit
		if (((byte >> i) & 1)) {
 8000f2c:	79fa      	ldrb	r2, [r7, #7]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	fa42 f303 	asr.w	r3, r2, r3
 8000f34:	f003 0301 	and.w	r3, r3, #1
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d015      	beq.n	8000f68 <sendByte+0x4c>
			WS2812b_LED_PORT->GPIOx_ODR |=(1<<WS2812b_LED_PIN);// time --> 800 ns high
 8000f3c:	4b16      	ldr	r3, [pc, #88]	; (8000f98 <sendByte+0x7c>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	4a15      	ldr	r2, [pc, #84]	; (8000f98 <sendByte+0x7c>)
 8000f42:	f043 0302 	orr.w	r3, r3, #2
 8000f46:	60d3      	str	r3, [r2, #12]
			for(int i=0;i<1;i++);
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	e002      	b.n	8000f54 <sendByte+0x38>
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	3301      	adds	r3, #1
 8000f52:	60bb      	str	r3, [r7, #8]
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	ddf9      	ble.n	8000f4e <sendByte+0x32>
			WS2812b_LED_PORT->GPIOx_ODR &=~(1<<WS2812b_LED_PIN);// time --> 880 ns low
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <sendByte+0x7c>)
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	4a0e      	ldr	r2, [pc, #56]	; (8000f98 <sendByte+0x7c>)
 8000f60:	f023 0302 	bic.w	r3, r3, #2
 8000f64:	60d3      	str	r3, [r2, #12]
 8000f66:	e00b      	b.n	8000f80 <sendByte+0x64>
		} else {
			WS2812b_LED_PORT->GPIOx_ODR |=(1<<WS2812b_LED_PIN);// time --> 320 ns high
 8000f68:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <sendByte+0x7c>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	4a0a      	ldr	r2, [pc, #40]	; (8000f98 <sendByte+0x7c>)
 8000f6e:	f043 0302 	orr.w	r3, r3, #2
 8000f72:	60d3      	str	r3, [r2, #12]
			WS2812b_LED_PORT->GPIOx_ODR &=~(1<<WS2812b_LED_PIN);// time --> 880 ns low
 8000f74:	4b08      	ldr	r3, [pc, #32]	; (8000f98 <sendByte+0x7c>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	4a07      	ldr	r2, [pc, #28]	; (8000f98 <sendByte+0x7c>)
 8000f7a:	f023 0302 	bic.w	r3, r3, #2
 8000f7e:	60d3      	str	r3, [r2, #12]
	for (int i = 0; i < 8; i++){
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	3301      	adds	r3, #1
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	2b07      	cmp	r3, #7
 8000f8a:	ddcf      	ble.n	8000f2c <sendByte+0x10>
		}

	}

}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40010800 	.word	0x40010800

08000f9c <sendColor>:

void sendColor(uint8_t r, uint8_t g, uint8_t b) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	71bb      	strb	r3, [r7, #6]
 8000faa:	4613      	mov	r3, r2
 8000fac:	717b      	strb	r3, [r7, #5]
	sendByte(g);
 8000fae:	79bb      	ldrb	r3, [r7, #6]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ffb3 	bl	8000f1c <sendByte>
	sendByte(r);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff ffaf 	bl	8000f1c <sendByte>
	sendByte(b);
 8000fbe:	797b      	ldrb	r3, [r7, #5]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ffab 	bl	8000f1c <sendByte>
	delay(5, U_us, clk);
 8000fc6:	4a04      	ldr	r2, [pc, #16]	; (8000fd8 <sendColor+0x3c>)
 8000fc8:	2101      	movs	r1, #1
 8000fca:	4804      	ldr	r0, [pc, #16]	; (8000fdc <sendColor+0x40>)
 8000fcc:	f7ff fd16 	bl	80009fc <delay>
	//time --> 40us
}
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	02255100 	.word	0x02255100
 8000fdc:	40a00000 	.word	0x40a00000

08000fe0 <WS2812b_LED_INIT>:

//===============================================================
void WS2812b_LED_INIT(){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	MCAL_speed_init(CLK_SORC_IN_CLK8MHz, mood_FAST_MOOD_36MHzCORE);
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 f898 	bl	800111c <MCAL_speed_init>
	pinmode(WS2812b_LED_PORT, WS2812b_LED_PIN,GPIO_MODE_OUTPUT_push_pull_Speed50);
 8000fec:	2203      	movs	r2, #3
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4804      	ldr	r0, [pc, #16]	; (8001004 <WS2812b_LED_INIT+0x24>)
 8000ff2:	f7ff fc0d 	bl	8000810 <pinmode>
	pinmode(WS2812b_SENSOR_PORT,WS2812b_SENSOR_PIN,GPIO_MODE_INPUT_PU);
 8000ff6:	2218      	movs	r2, #24
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	4802      	ldr	r0, [pc, #8]	; (8001004 <WS2812b_LED_INIT+0x24>)
 8000ffc:	f7ff fc08 	bl	8000810 <pinmode>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40010800 	.word	0x40010800

08001008 <WS2812b_print_srting>:
//===============================================================
void WS2812b_print_srting(uint8_t (*(POV_STRING[]))[8][5],uint8_t color[][3]){
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
	if(!READ_PIN(WS2812b_SENSOR_PORT, WS2812b_SENSOR_PIN))
 8001012:	2104      	movs	r1, #4
 8001014:	483d      	ldr	r0, [pc, #244]	; (800110c <WS2812b_print_srting+0x104>)
 8001016:	f7ff fcdd 	bl	80009d4 <READ_PIN>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d15a      	bne.n	80010d6 <WS2812b_print_srting+0xce>
	{
		//=========PRINT===========
		while( (*POV_STRING[INDEX])!=0)
 8001020:	e050      	b.n	80010c4 <WS2812b_print_srting+0xbc>
		{
			for(int j=0;j<5;j++)
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	e044      	b.n	80010b2 <WS2812b_print_srting+0xaa>
			{
				for (int i = 0; i < 8; i++)
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	e036      	b.n	800109c <WS2812b_print_srting+0x94>
				{
					if((*POV_STRING[INDEX])[i][j]){
 800102e:	4b38      	ldr	r3, [pc, #224]	; (8001110 <WS2812b_print_srting+0x108>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	4413      	add	r3, r2
 8001038:	6819      	ldr	r1, [r3, #0]
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4613      	mov	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	4413      	add	r3, r2
 8001042:	18ca      	adds	r2, r1, r3
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	4413      	add	r3, r2
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d01e      	beq.n	800108c <WS2812b_print_srting+0x84>
						sendColor(color[INDEX][0],color[INDEX][1],color[INDEX][2]);//time --> 40us
 800104e:	4b30      	ldr	r3, [pc, #192]	; (8001110 <WS2812b_print_srting+0x108>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	461a      	mov	r2, r3
 8001054:	4613      	mov	r3, r2
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	4413      	add	r3, r2
 800105a:	683a      	ldr	r2, [r7, #0]
 800105c:	4413      	add	r3, r2
 800105e:	7818      	ldrb	r0, [r3, #0]
 8001060:	4b2b      	ldr	r3, [pc, #172]	; (8001110 <WS2812b_print_srting+0x108>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	461a      	mov	r2, r3
 8001066:	4613      	mov	r3, r2
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	4413      	add	r3, r2
 800106c:	683a      	ldr	r2, [r7, #0]
 800106e:	4413      	add	r3, r2
 8001070:	7859      	ldrb	r1, [r3, #1]
 8001072:	4b27      	ldr	r3, [pc, #156]	; (8001110 <WS2812b_print_srting+0x108>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	461a      	mov	r2, r3
 8001078:	4613      	mov	r3, r2
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	4413      	add	r3, r2
 800107e:	683a      	ldr	r2, [r7, #0]
 8001080:	4413      	add	r3, r2
 8001082:	789b      	ldrb	r3, [r3, #2]
 8001084:	461a      	mov	r2, r3
 8001086:	f7ff ff89 	bl	8000f9c <sendColor>
 800108a:	e004      	b.n	8001096 <WS2812b_print_srting+0x8e>
					}
					else{
						sendColor(0,0,0);//time --> 40us
 800108c:	2200      	movs	r2, #0
 800108e:	2100      	movs	r1, #0
 8001090:	2000      	movs	r0, #0
 8001092:	f7ff ff83 	bl	8000f9c <sendColor>
				for (int i = 0; i < 8; i++)
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	3301      	adds	r3, #1
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	2b07      	cmp	r3, #7
 80010a0:	ddc5      	ble.n	800102e <WS2812b_print_srting+0x26>
					}

				}//time --> 450us
				delay(TIME_DELAY, U_us, clk);//note time mine 55 us
 80010a2:	4a1c      	ldr	r2, [pc, #112]	; (8001114 <WS2812b_print_srting+0x10c>)
 80010a4:	2101      	movs	r1, #1
 80010a6:	481c      	ldr	r0, [pc, #112]	; (8001118 <WS2812b_print_srting+0x110>)
 80010a8:	f7ff fca8 	bl	80009fc <delay>
			for(int j=0;j<5;j++)
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	3301      	adds	r3, #1
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	ddb7      	ble.n	8001028 <WS2812b_print_srting+0x20>
			}
			INDEX++;
 80010b8:	4b15      	ldr	r3, [pc, #84]	; (8001110 <WS2812b_print_srting+0x108>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	3301      	adds	r3, #1
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	4b13      	ldr	r3, [pc, #76]	; (8001110 <WS2812b_print_srting+0x108>)
 80010c2:	701a      	strb	r2, [r3, #0]
		while( (*POV_STRING[INDEX])!=0)
 80010c4:	4b12      	ldr	r3, [pc, #72]	; (8001110 <WS2812b_print_srting+0x108>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1a6      	bne.n	8001022 <WS2812b_print_srting+0x1a>
 80010d4:	e012      	b.n	80010fc <WS2812b_print_srting+0xf4>
		}
	}
	else
	{
		for (int i = 0; i < 8; i++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	e007      	b.n	80010ec <WS2812b_print_srting+0xe4>
		{
			sendColor(0,0,0);//time --> 40us
 80010dc:	2200      	movs	r2, #0
 80010de:	2100      	movs	r1, #0
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff ff5b 	bl	8000f9c <sendColor>
		for (int i = 0; i < 8; i++)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	3301      	adds	r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2b07      	cmp	r3, #7
 80010f0:	ddf4      	ble.n	80010dc <WS2812b_print_srting+0xd4>
		}
		delay(TIME_DELAY, U_us, clk);
 80010f2:	4a08      	ldr	r2, [pc, #32]	; (8001114 <WS2812b_print_srting+0x10c>)
 80010f4:	2101      	movs	r1, #1
 80010f6:	4808      	ldr	r0, [pc, #32]	; (8001118 <WS2812b_print_srting+0x110>)
 80010f8:	f7ff fc80 	bl	80009fc <delay>
	}
	INDEX=0;
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <WS2812b_print_srting+0x108>)
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]

}
 8001102:	bf00      	nop
 8001104:	3718      	adds	r7, #24
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40010800 	.word	0x40010800
 8001110:	20000289 	.word	0x20000289
 8001114:	02255100 	.word	0x02255100
 8001118:	42700000 	.word	0x42700000

0800111c <MCAL_speed_init>:
 *      Author: mo
 */

#include "stm32_speed_DRIVER.h"

void MCAL_speed_init(uint8_t CLK_SORC,uint8_t mood){
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	460a      	mov	r2, r1
 8001126:	71fb      	strb	r3, [r7, #7]
 8001128:	4613      	mov	r3, r2
 800112a:	71bb      	strb	r3, [r7, #6]
	if(CLK_SORC==CLK_SORC_IN_CLK8MHz){
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d139      	bne.n	80011a6 <MCAL_speed_init+0x8a>
		if(mood==mood_FAST_MOOD_36MHzCORE){
 8001132:	79bb      	ldrb	r3, [r7, #6]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d175      	bne.n	8001224 <MCAL_speed_init+0x108>
			//			0: HSI oscillator clock / 2 selected as PLL input clock
			//			1: Clock from PREDIV1 selected as PLL input clock
			//			Note: When changing the main PLL’s entry clock source, the original clock source must be switched
			//			off only after the selection of the new clock source.

			RCC->RCC_CFGR &=~(1<<16);//0: HSI oscillator clock / 2 selected as PLL input clock
 8001138:	4b3d      	ldr	r3, [pc, #244]	; (8001230 <MCAL_speed_init+0x114>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	4a3c      	ldr	r2, [pc, #240]	; (8001230 <MCAL_speed_init+0x114>)
 800113e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001142:	6053      	str	r3, [r2, #4]
			//			10xx: Reserved
			//			1100: Reserved
			//			1101: PLL input clock x 6.5
			//			111x: Reserved

			RCC->RCC_CFGR &=~(0b1111<<18);
 8001144:	4b3a      	ldr	r3, [pc, #232]	; (8001230 <MCAL_speed_init+0x114>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	4a39      	ldr	r2, [pc, #228]	; (8001230 <MCAL_speed_init+0x114>)
 800114a:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 800114e:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b0111<<18);//0111: PLL input clock x 9
 8001150:	4b37      	ldr	r3, [pc, #220]	; (8001230 <MCAL_speed_init+0x114>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	4a36      	ldr	r2, [pc, #216]	; (8001230 <MCAL_speed_init+0x114>)
 8001156:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 800115a:	6053      	str	r3, [r2, #4]
			RCC->RCC_CR |=(1<<24);//pll on
 800115c:	4b34      	ldr	r3, [pc, #208]	; (8001230 <MCAL_speed_init+0x114>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a33      	ldr	r2, [pc, #204]	; (8001230 <MCAL_speed_init+0x114>)
 8001162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001166:	6013      	str	r3, [r2, #0]
			//00: HSI selected as system clock
			//01: HSE selected as system clock
			//10: PLL selected as system clock
			//11: Not allowed

			RCC->RCC_CFGR &=~(0b11<<0);
 8001168:	4b31      	ldr	r3, [pc, #196]	; (8001230 <MCAL_speed_init+0x114>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	4a30      	ldr	r2, [pc, #192]	; (8001230 <MCAL_speed_init+0x114>)
 800116e:	f023 0303 	bic.w	r3, r3, #3
 8001172:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b10<<0);//10: PLL selected as system clock
 8001174:	4b2e      	ldr	r3, [pc, #184]	; (8001230 <MCAL_speed_init+0x114>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	4a2d      	ldr	r2, [pc, #180]	; (8001230 <MCAL_speed_init+0x114>)
 800117a:	f043 0302 	orr.w	r3, r3, #2
 800117e:	6053      	str	r3, [r2, #4]
			//			1011: SYSCLK divided by 16
			//			1100: SYSCLK divided by 64
			//			1101: SYSCLK divided by 128
			//			1110: SYSCLK divided by 256
			//			1111: SYSCLK divided by 512
			RCC->RCC_CFGR &=~(0b1111<<4);//0xxx: SYSCLK not divided
 8001180:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <MCAL_speed_init+0x114>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	4a2a      	ldr	r2, [pc, #168]	; (8001230 <MCAL_speed_init+0x114>)
 8001186:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800118a:	6053      	str	r3, [r2, #4]
			//			0xx: HCLK not divided
			//			100: HCLK divided by 2
			//			101: HCLK divided by 4
			//			110: HCLK divided by 8
			//			111: HCLK divided by 16
			RCC->RCC_CFGR &=~(0b111<<11);//0xx: HCLK not divided
 800118c:	4b28      	ldr	r3, [pc, #160]	; (8001230 <MCAL_speed_init+0x114>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	4a27      	ldr	r2, [pc, #156]	; (8001230 <MCAL_speed_init+0x114>)
 8001192:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001196:	6053      	str	r3, [r2, #4]
			//			0xx: HCLK not divided
			//			100: HCLK divided by 2
			//			101: HCLK divided by 4
			//			110: HCLK divided by 8
			//			111: HCLK divided by 16
			RCC->RCC_CFGR &=~(0b111<<8);//0xx: HCLK not divided
 8001198:	4b25      	ldr	r3, [pc, #148]	; (8001230 <MCAL_speed_init+0x114>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	4a24      	ldr	r2, [pc, #144]	; (8001230 <MCAL_speed_init+0x114>)
 800119e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011a2:	6053      	str	r3, [r2, #4]

		}
	}


}
 80011a4:	e03e      	b.n	8001224 <MCAL_speed_init+0x108>
		if(mood==mood_FAST_MOOD_72MHzCORE36MHzpref){
 80011a6:	79bb      	ldrb	r3, [r7, #6]
 80011a8:	2b03      	cmp	r3, #3
 80011aa:	d13b      	bne.n	8001224 <MCAL_speed_init+0x108>
			RCC->RCC_CR &=~(1<<18);
 80011ac:	4b20      	ldr	r3, [pc, #128]	; (8001230 <MCAL_speed_init+0x114>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a1f      	ldr	r2, [pc, #124]	; (8001230 <MCAL_speed_init+0x114>)
 80011b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011b6:	6013      	str	r3, [r2, #0]
			RCC->RCC_CR|=(1<<16);
 80011b8:	4b1d      	ldr	r3, [pc, #116]	; (8001230 <MCAL_speed_init+0x114>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <MCAL_speed_init+0x114>)
 80011be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011c2:	6013      	str	r3, [r2, #0]
			RCC->RCC_CFGR|=(1<<16);
 80011c4:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <MCAL_speed_init+0x114>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	4a19      	ldr	r2, [pc, #100]	; (8001230 <MCAL_speed_init+0x114>)
 80011ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ce:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR|=(0b0111<<18);//0111: PLL input clock x 9
 80011d0:	4b17      	ldr	r3, [pc, #92]	; (8001230 <MCAL_speed_init+0x114>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	4a16      	ldr	r2, [pc, #88]	; (8001230 <MCAL_speed_init+0x114>)
 80011d6:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 80011da:	6053      	str	r3, [r2, #4]
			RCC->RCC_CR |=(1<<24);//pll on
 80011dc:	4b14      	ldr	r3, [pc, #80]	; (8001230 <MCAL_speed_init+0x114>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a13      	ldr	r2, [pc, #76]	; (8001230 <MCAL_speed_init+0x114>)
 80011e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011e6:	6013      	str	r3, [r2, #0]
			RCC->RCC_CFGR &=~(0b11<<0);
 80011e8:	4b11      	ldr	r3, [pc, #68]	; (8001230 <MCAL_speed_init+0x114>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	4a10      	ldr	r2, [pc, #64]	; (8001230 <MCAL_speed_init+0x114>)
 80011ee:	f023 0303 	bic.w	r3, r3, #3
 80011f2:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b10<<0);//10: PLL selected as system clock
 80011f4:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <MCAL_speed_init+0x114>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	4a0d      	ldr	r2, [pc, #52]	; (8001230 <MCAL_speed_init+0x114>)
 80011fa:	f043 0302 	orr.w	r3, r3, #2
 80011fe:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR |=(0b1000<<4);//1000: SYSCLK divided by 2
 8001200:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <MCAL_speed_init+0x114>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	4a0a      	ldr	r2, [pc, #40]	; (8001230 <MCAL_speed_init+0x114>)
 8001206:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800120a:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR &=~(0b111<<11);//100: HCLK divided by 2
 800120c:	4b08      	ldr	r3, [pc, #32]	; (8001230 <MCAL_speed_init+0x114>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	4a07      	ldr	r2, [pc, #28]	; (8001230 <MCAL_speed_init+0x114>)
 8001212:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001216:	6053      	str	r3, [r2, #4]
			RCC->RCC_CFGR &=~(0b111<<8);//100: HCLK divided by 2
 8001218:	4b05      	ldr	r3, [pc, #20]	; (8001230 <MCAL_speed_init+0x114>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	4a04      	ldr	r2, [pc, #16]	; (8001230 <MCAL_speed_init+0x114>)
 800121e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001222:	6053      	str	r3, [r2, #4]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000

08001234 <EXTI0_IRQHandler>:
	Enable_NVIC(pin);
}



void EXTI0_IRQHandler(void){
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	// clear bit in pending register (EXTI_PR)
	EXIT->EXTI_PR |= (1<<0);
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <EXTI0_IRQHandler+0x20>)
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	4a05      	ldr	r2, [pc, #20]	; (8001254 <EXTI0_IRQHandler+0x20>)
 800123e:	f043 0301 	orr.w	r3, r3, #1
 8001242:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[0](ARR_INTERRUPT_TRACK,0);
 8001244:	4b04      	ldr	r3, [pc, #16]	; (8001258 <EXTI0_IRQHandler+0x24>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2100      	movs	r1, #0
 800124a:	4804      	ldr	r0, [pc, #16]	; (800125c <EXTI0_IRQHandler+0x28>)
 800124c:	4798      	blx	r3
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40010400 	.word	0x40010400
 8001258:	200002c4 	.word	0x200002c4
 800125c:	20000300 	.word	0x20000300

08001260 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<1);
 8001264:	4b06      	ldr	r3, [pc, #24]	; (8001280 <EXTI1_IRQHandler+0x20>)
 8001266:	695b      	ldr	r3, [r3, #20]
 8001268:	4a05      	ldr	r2, [pc, #20]	; (8001280 <EXTI1_IRQHandler+0x20>)
 800126a:	f043 0302 	orr.w	r3, r3, #2
 800126e:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[1](ARR_INTERRUPT_TRACK,1);
 8001270:	4b04      	ldr	r3, [pc, #16]	; (8001284 <EXTI1_IRQHandler+0x24>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	2101      	movs	r1, #1
 8001276:	4804      	ldr	r0, [pc, #16]	; (8001288 <EXTI1_IRQHandler+0x28>)
 8001278:	4798      	blx	r3

}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40010400 	.word	0x40010400
 8001284:	200002c4 	.word	0x200002c4
 8001288:	20000300 	.word	0x20000300

0800128c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<2);
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <EXTI2_IRQHandler+0x20>)
 8001292:	695b      	ldr	r3, [r3, #20]
 8001294:	4a05      	ldr	r2, [pc, #20]	; (80012ac <EXTI2_IRQHandler+0x20>)
 8001296:	f043 0304 	orr.w	r3, r3, #4
 800129a:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[2](ARR_INTERRUPT_TRACK,2);
 800129c:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <EXTI2_IRQHandler+0x24>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	2102      	movs	r1, #2
 80012a2:	4804      	ldr	r0, [pc, #16]	; (80012b4 <EXTI2_IRQHandler+0x28>)
 80012a4:	4798      	blx	r3
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40010400 	.word	0x40010400
 80012b0:	200002c4 	.word	0x200002c4
 80012b4:	20000300 	.word	0x20000300

080012b8 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<3);
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <EXTI3_IRQHandler+0x20>)
 80012be:	695b      	ldr	r3, [r3, #20]
 80012c0:	4a05      	ldr	r2, [pc, #20]	; (80012d8 <EXTI3_IRQHandler+0x20>)
 80012c2:	f043 0308 	orr.w	r3, r3, #8
 80012c6:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[3](ARR_INTERRUPT_TRACK,3);
 80012c8:	4b04      	ldr	r3, [pc, #16]	; (80012dc <EXTI3_IRQHandler+0x24>)
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	2103      	movs	r1, #3
 80012ce:	4804      	ldr	r0, [pc, #16]	; (80012e0 <EXTI3_IRQHandler+0x28>)
 80012d0:	4798      	blx	r3
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40010400 	.word	0x40010400
 80012dc:	200002c4 	.word	0x200002c4
 80012e0:	20000300 	.word	0x20000300

080012e4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<4);
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <EXTI4_IRQHandler+0x20>)
 80012ea:	695b      	ldr	r3, [r3, #20]
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <EXTI4_IRQHandler+0x20>)
 80012ee:	f043 0310 	orr.w	r3, r3, #16
 80012f2:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[4](ARR_INTERRUPT_TRACK,4);
 80012f4:	4b04      	ldr	r3, [pc, #16]	; (8001308 <EXTI4_IRQHandler+0x24>)
 80012f6:	691b      	ldr	r3, [r3, #16]
 80012f8:	2104      	movs	r1, #4
 80012fa:	4804      	ldr	r0, [pc, #16]	; (800130c <EXTI4_IRQHandler+0x28>)
 80012fc:	4798      	blx	r3
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40010400 	.word	0x40010400
 8001308:	200002c4 	.word	0x200002c4
 800130c:	20000300 	.word	0x20000300

08001310 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<5)) {EXIT->EXTI_PR |= (1<<5); GP_IRQ_Callback[5](ARR_INTERRUPT_TRACK,5);  }
 8001314:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001316:	695b      	ldr	r3, [r3, #20]
 8001318:	f003 0320 	and.w	r3, r3, #32
 800131c:	2b00      	cmp	r3, #0
 800131e:	d00a      	beq.n	8001336 <EXTI9_5_IRQHandler+0x26>
 8001320:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001322:	695b      	ldr	r3, [r3, #20]
 8001324:	4a27      	ldr	r2, [pc, #156]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001326:	f043 0320 	orr.w	r3, r3, #32
 800132a:	6153      	str	r3, [r2, #20]
 800132c:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <EXTI9_5_IRQHandler+0xb8>)
 800132e:	695b      	ldr	r3, [r3, #20]
 8001330:	2105      	movs	r1, #5
 8001332:	4826      	ldr	r0, [pc, #152]	; (80013cc <EXTI9_5_IRQHandler+0xbc>)
 8001334:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<6)) {EXIT->EXTI_PR |= (1<<6); GP_IRQ_Callback[6](ARR_INTERRUPT_TRACK,6);  }
 8001336:	4b23      	ldr	r3, [pc, #140]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800133e:	2b00      	cmp	r3, #0
 8001340:	d00a      	beq.n	8001358 <EXTI9_5_IRQHandler+0x48>
 8001342:	4b20      	ldr	r3, [pc, #128]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001344:	695b      	ldr	r3, [r3, #20]
 8001346:	4a1f      	ldr	r2, [pc, #124]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001348:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800134c:	6153      	str	r3, [r2, #20]
 800134e:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <EXTI9_5_IRQHandler+0xb8>)
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	2106      	movs	r1, #6
 8001354:	481d      	ldr	r0, [pc, #116]	; (80013cc <EXTI9_5_IRQHandler+0xbc>)
 8001356:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<7)) {EXIT->EXTI_PR |= (1<<7); GP_IRQ_Callback[7](ARR_INTERRUPT_TRACK,7);  }
 8001358:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001360:	2b00      	cmp	r3, #0
 8001362:	d00a      	beq.n	800137a <EXTI9_5_IRQHandler+0x6a>
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	4a16      	ldr	r2, [pc, #88]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 800136a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800136e:	6153      	str	r3, [r2, #20]
 8001370:	4b15      	ldr	r3, [pc, #84]	; (80013c8 <EXTI9_5_IRQHandler+0xb8>)
 8001372:	69db      	ldr	r3, [r3, #28]
 8001374:	2107      	movs	r1, #7
 8001376:	4815      	ldr	r0, [pc, #84]	; (80013cc <EXTI9_5_IRQHandler+0xbc>)
 8001378:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<8)) {EXIT->EXTI_PR |= (1<<8); GP_IRQ_Callback[8](ARR_INTERRUPT_TRACK,8);  }
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 800137c:	695b      	ldr	r3, [r3, #20]
 800137e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00a      	beq.n	800139c <EXTI9_5_IRQHandler+0x8c>
 8001386:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 800138c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001390:	6153      	str	r3, [r2, #20]
 8001392:	4b0d      	ldr	r3, [pc, #52]	; (80013c8 <EXTI9_5_IRQHandler+0xb8>)
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	2108      	movs	r1, #8
 8001398:	480c      	ldr	r0, [pc, #48]	; (80013cc <EXTI9_5_IRQHandler+0xbc>)
 800139a:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<9)) {EXIT->EXTI_PR |= (1<<9); GP_IRQ_Callback[9](ARR_INTERRUPT_TRACK,9);  }
 800139c:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 800139e:	695b      	ldr	r3, [r3, #20]
 80013a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d00a      	beq.n	80013be <EXTI9_5_IRQHandler+0xae>
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 80013aa:	695b      	ldr	r3, [r3, #20]
 80013ac:	4a05      	ldr	r2, [pc, #20]	; (80013c4 <EXTI9_5_IRQHandler+0xb4>)
 80013ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013b2:	6153      	str	r3, [r2, #20]
 80013b4:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <EXTI9_5_IRQHandler+0xb8>)
 80013b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b8:	2109      	movs	r1, #9
 80013ba:	4804      	ldr	r0, [pc, #16]	; (80013cc <EXTI9_5_IRQHandler+0xbc>)
 80013bc:	4798      	blx	r3
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40010400 	.word	0x40010400
 80013c8:	200002c4 	.word	0x200002c4
 80013cc:	20000300 	.word	0x20000300

080013d0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<10)) {EXIT->EXTI_PR |= (1<<10); GP_IRQ_Callback[10](ARR_INTERRUPT_TRACK,10);  }
 80013d4:	4b33      	ldr	r3, [pc, #204]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 80013d6:	695b      	ldr	r3, [r3, #20]
 80013d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d00a      	beq.n	80013f6 <EXTI15_10_IRQHandler+0x26>
 80013e0:	4b30      	ldr	r3, [pc, #192]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 80013e2:	695b      	ldr	r3, [r3, #20]
 80013e4:	4a2f      	ldr	r2, [pc, #188]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 80013e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013ea:	6153      	str	r3, [r2, #20]
 80013ec:	4b2e      	ldr	r3, [pc, #184]	; (80014a8 <EXTI15_10_IRQHandler+0xd8>)
 80013ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f0:	210a      	movs	r1, #10
 80013f2:	482e      	ldr	r0, [pc, #184]	; (80014ac <EXTI15_10_IRQHandler+0xdc>)
 80013f4:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<11)) {EXIT->EXTI_PR |= (1<<11); GP_IRQ_Callback[11](ARR_INTERRUPT_TRACK,11);  }
 80013f6:	4b2b      	ldr	r3, [pc, #172]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00a      	beq.n	8001418 <EXTI15_10_IRQHandler+0x48>
 8001402:	4b28      	ldr	r3, [pc, #160]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	4a27      	ldr	r2, [pc, #156]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 8001408:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800140c:	6153      	str	r3, [r2, #20]
 800140e:	4b26      	ldr	r3, [pc, #152]	; (80014a8 <EXTI15_10_IRQHandler+0xd8>)
 8001410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001412:	210b      	movs	r1, #11
 8001414:	4825      	ldr	r0, [pc, #148]	; (80014ac <EXTI15_10_IRQHandler+0xdc>)
 8001416:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<12)) {EXIT->EXTI_PR |= (1<<12); GP_IRQ_Callback[12](ARR_INTERRUPT_TRACK,12);  }
 8001418:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800141a:	695b      	ldr	r3, [r3, #20]
 800141c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00a      	beq.n	800143a <EXTI15_10_IRQHandler+0x6a>
 8001424:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 8001426:	695b      	ldr	r3, [r3, #20]
 8001428:	4a1e      	ldr	r2, [pc, #120]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800142a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800142e:	6153      	str	r3, [r2, #20]
 8001430:	4b1d      	ldr	r3, [pc, #116]	; (80014a8 <EXTI15_10_IRQHandler+0xd8>)
 8001432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001434:	210c      	movs	r1, #12
 8001436:	481d      	ldr	r0, [pc, #116]	; (80014ac <EXTI15_10_IRQHandler+0xdc>)
 8001438:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<13)) {EXIT->EXTI_PR |= (1<<13); GP_IRQ_Callback[13](ARR_INTERRUPT_TRACK,13);  }
 800143a:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d00a      	beq.n	800145c <EXTI15_10_IRQHandler+0x8c>
 8001446:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	4a16      	ldr	r2, [pc, #88]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800144c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001450:	6153      	str	r3, [r2, #20]
 8001452:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <EXTI15_10_IRQHandler+0xd8>)
 8001454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001456:	210d      	movs	r1, #13
 8001458:	4814      	ldr	r0, [pc, #80]	; (80014ac <EXTI15_10_IRQHandler+0xdc>)
 800145a:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<14)) {EXIT->EXTI_PR |= (1<<14); GP_IRQ_Callback[14](ARR_INTERRUPT_TRACK,14);  }
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d00a      	beq.n	800147e <EXTI15_10_IRQHandler+0xae>
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800146e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001472:	6153      	str	r3, [r2, #20]
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <EXTI15_10_IRQHandler+0xd8>)
 8001476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001478:	210e      	movs	r1, #14
 800147a:	480c      	ldr	r0, [pc, #48]	; (80014ac <EXTI15_10_IRQHandler+0xdc>)
 800147c:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<15)) {EXIT->EXTI_PR |= (1<<15); GP_IRQ_Callback[15](ARR_INTERRUPT_TRACK,15);  }
 800147e:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d00a      	beq.n	80014a0 <EXTI15_10_IRQHandler+0xd0>
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <EXTI15_10_IRQHandler+0xd4>)
 8001490:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001494:	6153      	str	r3, [r2, #20]
 8001496:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <EXTI15_10_IRQHandler+0xd8>)
 8001498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800149a:	210f      	movs	r1, #15
 800149c:	4803      	ldr	r0, [pc, #12]	; (80014ac <EXTI15_10_IRQHandler+0xdc>)
 800149e:	4798      	blx	r3

}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40010400 	.word	0x40010400
 80014a8:	200002c4 	.word	0x200002c4
 80014ac:	20000300 	.word	0x20000300

080014b0 <SPI1_IRQHandler>:
	while( (((SPIx->SPI_SR)>>7)&1) );
	pinwrite(gpiox_SS, pin, HIGH);
}


void SPI1_IRQHandler(){
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
	//slave only todo
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr

080014bc <SPI2_IRQHandler>:
void SPI2_IRQHandler(){
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
	//slave only todo
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr

080014c8 <USART_SEND>:
	uint16_t DIV_Fraction =(((CLCK /((baud_rate*16)/100)) - DIV_Mantissa*100)*16)/100;
	USARTx->USART_BRR =( (DIV_Mantissa<<4) | ((DIV_Fraction)& 0xf) );


}
void USART_SEND(USART_typeDef* USARTx,uint16_t* data){
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]

	if(((USARTx->USART_CR1>>12)&1)==1){
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	0b1b      	lsrs	r3, r3, #12
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d106      	bne.n	80014ee <USART_SEND+0x26>
		//	Bit 12 M: Word length
		//	1: 1 Start bit, 9 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0x01ff);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	605a      	str	r2, [r3, #4]
		//	0: 1 Start bit, 8 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
	}


}
 80014ec:	e004      	b.n	80014f8 <USART_SEND+0x30>
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	605a      	str	r2, [r3, #4]
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
	...

08001504 <USART1_IRQHandler>:
	//This bit is set and cleared by software.
	//0: Interrupt is inhibited
	//1: A USART interrupt is generated whenever ORE=1 or RXNE=1 in the USART_SR register
	USARTx->USART_CR1 &=~Received_data_ready_to_be_read;
}
void USART1_IRQHandler(){
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
	////pinwrite(GPIOB, pin1,HIGH);
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[0]->USART_SR>>7) & 1) ==1)&&(((arr[0]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 800150a:	4b56      	ldr	r3, [pc, #344]	; (8001664 <USART1_IRQHandler+0x160>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	09db      	lsrs	r3, r3, #7
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	2b01      	cmp	r3, #1
 8001518:	d122      	bne.n	8001560 <USART1_IRQHandler+0x5c>
 800151a:	4b52      	ldr	r3, [pc, #328]	; (8001664 <USART1_IRQHandler+0x160>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	09db      	lsrs	r3, r3, #7
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b01      	cmp	r3, #1
 8001528:	d11a      	bne.n	8001560 <USART1_IRQHandler+0x5c>

		if((*arr_data[0])!=0){
 800152a:	4b4f      	ldr	r3, [pc, #316]	; (8001668 <USART1_IRQHandler+0x164>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00d      	beq.n	8001550 <USART1_IRQHandler+0x4c>
			USART_SEND(arr[0],(uint16_t*)arr_data[0]);
 8001534:	4b4b      	ldr	r3, [pc, #300]	; (8001664 <USART1_IRQHandler+0x160>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b4b      	ldr	r3, [pc, #300]	; (8001668 <USART1_IRQHandler+0x164>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4619      	mov	r1, r3
 800153e:	4610      	mov	r0, r2
 8001540:	f7ff ffc2 	bl	80014c8 <USART_SEND>
			++arr_data[0];
 8001544:	4b48      	ldr	r3, [pc, #288]	; (8001668 <USART1_IRQHandler+0x164>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	3301      	adds	r3, #1
 800154a:	4a47      	ldr	r2, [pc, #284]	; (8001668 <USART1_IRQHandler+0x164>)
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	e007      	b.n	8001560 <USART1_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[0]->USART_CR1 &=~Transmit_data_register_empty;
 8001550:	4b44      	ldr	r3, [pc, #272]	; (8001664 <USART1_IRQHandler+0x160>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	68da      	ldr	r2, [r3, #12]
 8001556:	4b43      	ldr	r3, [pc, #268]	; (8001664 <USART1_IRQHandler+0x160>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800155e:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[0]->USART_SR>>5) & 1) ==1)&&(( (arr[0]->USART_CR1 >>5) &1)==1) ){
 8001560:	4b40      	ldr	r3, [pc, #256]	; (8001664 <USART1_IRQHandler+0x160>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	095b      	lsrs	r3, r3, #5
 8001568:	f003 0301 	and.w	r3, r3, #1
 800156c:	2b01      	cmp	r3, #1
 800156e:	d166      	bne.n	800163e <USART1_IRQHandler+0x13a>
 8001570:	4b3c      	ldr	r3, [pc, #240]	; (8001664 <USART1_IRQHandler+0x160>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	095b      	lsrs	r3, r3, #5
 8001578:	f003 0301 	and.w	r3, r3, #1
 800157c:	2b01      	cmp	r3, #1
 800157e:	d15e      	bne.n	800163e <USART1_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[0]->USART_CR1>>12)&1) ==1){
 8001580:	4b38      	ldr	r3, [pc, #224]	; (8001664 <USART1_IRQHandler+0x160>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	0b1b      	lsrs	r3, r3, #12
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	2b01      	cmp	r3, #1
 800158e:	d117      	bne.n	80015c0 <USART1_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 8001590:	4b34      	ldr	r3, [pc, #208]	; (8001664 <USART1_IRQHandler+0x160>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	0a9b      	lsrs	r3, r3, #10
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	2b01      	cmp	r3, #1
 800159e:	d108      	bne.n	80015b2 <USART1_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 80015a0:	4b30      	ldr	r3, [pc, #192]	; (8001664 <USART1_IRQHandler+0x160>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	4b2f      	ldr	r3, [pc, #188]	; (800166c <USART1_IRQHandler+0x168>)
 80015ae:	801a      	strh	r2, [r3, #0]
 80015b0:	e020      	b.n	80015f4 <USART1_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0]=arr[0]->USART_DR;
 80015b2:	4b2c      	ldr	r3, [pc, #176]	; (8001664 <USART1_IRQHandler+0x160>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	4b2c      	ldr	r3, [pc, #176]	; (800166c <USART1_IRQHandler+0x168>)
 80015bc:	801a      	strh	r2, [r3, #0]
 80015be:	e019      	b.n	80015f4 <USART1_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 80015c0:	4b28      	ldr	r3, [pc, #160]	; (8001664 <USART1_IRQHandler+0x160>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	68db      	ldr	r3, [r3, #12]
 80015c6:	0a9b      	lsrs	r3, r3, #10
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d109      	bne.n	80015e4 <USART1_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0x7f);
 80015d0:	4b24      	ldr	r3, [pc, #144]	; (8001664 <USART1_IRQHandler+0x160>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015dc:	b29a      	uxth	r2, r3
 80015de:	4b23      	ldr	r3, [pc, #140]	; (800166c <USART1_IRQHandler+0x168>)
 80015e0:	801a      	strh	r2, [r3, #0]
 80015e2:	e007      	b.n	80015f4 <USART1_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 80015e4:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <USART1_IRQHandler+0x160>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b1e      	ldr	r3, [pc, #120]	; (800166c <USART1_IRQHandler+0x168>)
 80015f2:	801a      	strh	r2, [r3, #0]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[0]();
 80015f4:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <USART1_IRQHandler+0x16c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4798      	blx	r3

		for(long i=0;i<(20000);i++);
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	e002      	b.n	8001606 <USART1_IRQHandler+0x102>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3301      	adds	r3, #1
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800160c:	4293      	cmp	r3, r2
 800160e:	ddf7      	ble.n	8001600 <USART1_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[0]->USART_SR &=~(1<<5);//clear
 8001610:	4b14      	ldr	r3, [pc, #80]	; (8001664 <USART1_IRQHandler+0x160>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	4b13      	ldr	r3, [pc, #76]	; (8001664 <USART1_IRQHandler+0x160>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f022 0220 	bic.w	r2, r2, #32
 800161e:	601a      	str	r2, [r3, #0]
		//arr[0]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[0]->USART_SR>>3)&1)|1){
 8001620:	4b10      	ldr	r3, [pc, #64]	; (8001664 <USART1_IRQHandler+0x160>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d=USART1->USART_DR;
 8001626:	4b13      	ldr	r3, [pc, #76]	; (8001674 <USART1_IRQHandler+0x170>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	b29b      	uxth	r3, r3
 800162c:	807b      	strh	r3, [r7, #2]
			arr[0]->USART_SR &=~(1<<5);
 800162e:	4b0d      	ldr	r3, [pc, #52]	; (8001664 <USART1_IRQHandler+0x160>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <USART1_IRQHandler+0x160>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 0220 	bic.w	r2, r2, #32
 800163c:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[0]->USART_SR>>3)&1)|1){
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <USART1_IRQHandler+0x160>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART1->USART_DR;
 8001644:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <USART1_IRQHandler+0x170>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	b29b      	uxth	r3, r3
 800164a:	803b      	strh	r3, [r7, #0]
		arr[0]->USART_SR &=~(1<<5);
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <USART1_IRQHandler+0x160>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b04      	ldr	r3, [pc, #16]	; (8001664 <USART1_IRQHandler+0x160>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f022 0220 	bic.w	r2, r2, #32
 800165a:	601a      	str	r2, [r3, #0]
	}
	//_delay_ms(500);
	////pinwrite(GPIOB, pin1,LOW);
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000320 	.word	0x20000320
 8001668:	20000334 	.word	0x20000334
 800166c:	2000032c 	.word	0x2000032c
 8001670:	20000340 	.word	0x20000340
 8001674:	40013800 	.word	0x40013800

08001678 <USART2_IRQHandler>:
void USART2_IRQHandler(){
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[1]->USART_SR>>7) & 1) ==1)&&(((arr[1]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 800167e:	4b56      	ldr	r3, [pc, #344]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	09db      	lsrs	r3, r3, #7
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b01      	cmp	r3, #1
 800168c:	d122      	bne.n	80016d4 <USART2_IRQHandler+0x5c>
 800168e:	4b52      	ldr	r3, [pc, #328]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	09db      	lsrs	r3, r3, #7
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b01      	cmp	r3, #1
 800169c:	d11a      	bne.n	80016d4 <USART2_IRQHandler+0x5c>

		if((*arr_data[1])!=0){
 800169e:	4b4f      	ldr	r3, [pc, #316]	; (80017dc <USART2_IRQHandler+0x164>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d00d      	beq.n	80016c4 <USART2_IRQHandler+0x4c>
			USART_SEND(arr[1],(uint16_t*)arr_data[1]);
 80016a8:	4b4b      	ldr	r3, [pc, #300]	; (80017d8 <USART2_IRQHandler+0x160>)
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	4b4b      	ldr	r3, [pc, #300]	; (80017dc <USART2_IRQHandler+0x164>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	4619      	mov	r1, r3
 80016b2:	4610      	mov	r0, r2
 80016b4:	f7ff ff08 	bl	80014c8 <USART_SEND>
			++arr_data[1];
 80016b8:	4b48      	ldr	r3, [pc, #288]	; (80017dc <USART2_IRQHandler+0x164>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	3301      	adds	r3, #1
 80016be:	4a47      	ldr	r2, [pc, #284]	; (80017dc <USART2_IRQHandler+0x164>)
 80016c0:	6053      	str	r3, [r2, #4]
 80016c2:	e007      	b.n	80016d4 <USART2_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[1]->USART_CR1 &=~Transmit_data_register_empty;
 80016c4:	4b44      	ldr	r3, [pc, #272]	; (80017d8 <USART2_IRQHandler+0x160>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	68da      	ldr	r2, [r3, #12]
 80016ca:	4b43      	ldr	r3, [pc, #268]	; (80017d8 <USART2_IRQHandler+0x160>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016d2:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[1]->USART_SR>>5) & 1) ==1)&&(( (arr[1]->USART_CR1 >>5) &1)==1) ){
 80016d4:	4b40      	ldr	r3, [pc, #256]	; (80017d8 <USART2_IRQHandler+0x160>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d166      	bne.n	80017b2 <USART2_IRQHandler+0x13a>
 80016e4:	4b3c      	ldr	r3, [pc, #240]	; (80017d8 <USART2_IRQHandler+0x160>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	095b      	lsrs	r3, r3, #5
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d15e      	bne.n	80017b2 <USART2_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[1]->USART_CR1>>12)&1) ==1){
 80016f4:	4b38      	ldr	r3, [pc, #224]	; (80017d8 <USART2_IRQHandler+0x160>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	0b1b      	lsrs	r3, r3, #12
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	2b01      	cmp	r3, #1
 8001702:	d117      	bne.n	8001734 <USART2_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 8001704:	4b34      	ldr	r3, [pc, #208]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	0a9b      	lsrs	r3, r3, #10
 800170c:	f003 0301 	and.w	r3, r3, #1
 8001710:	2b01      	cmp	r3, #1
 8001712:	d108      	bne.n	8001726 <USART2_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 8001714:	4b30      	ldr	r3, [pc, #192]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	b29b      	uxth	r3, r3
 800171c:	b2db      	uxtb	r3, r3
 800171e:	b29a      	uxth	r2, r3
 8001720:	4b2f      	ldr	r3, [pc, #188]	; (80017e0 <USART2_IRQHandler+0x168>)
 8001722:	805a      	strh	r2, [r3, #2]
 8001724:	e020      	b.n	8001768 <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1]=arr[1]->USART_DR;
 8001726:	4b2c      	ldr	r3, [pc, #176]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	b29a      	uxth	r2, r3
 800172e:	4b2c      	ldr	r3, [pc, #176]	; (80017e0 <USART2_IRQHandler+0x168>)
 8001730:	805a      	strh	r2, [r3, #2]
 8001732:	e019      	b.n	8001768 <USART2_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 8001734:	4b28      	ldr	r3, [pc, #160]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	0a9b      	lsrs	r3, r3, #10
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	2b01      	cmp	r3, #1
 8001742:	d109      	bne.n	8001758 <USART2_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0x7f);
 8001744:	4b24      	ldr	r3, [pc, #144]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	b29b      	uxth	r3, r3
 800174c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001750:	b29a      	uxth	r2, r3
 8001752:	4b23      	ldr	r3, [pc, #140]	; (80017e0 <USART2_IRQHandler+0x168>)
 8001754:	805a      	strh	r2, [r3, #2]
 8001756:	e007      	b.n	8001768 <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 8001758:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <USART2_IRQHandler+0x160>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	b29b      	uxth	r3, r3
 8001760:	b2db      	uxtb	r3, r3
 8001762:	b29a      	uxth	r2, r3
 8001764:	4b1e      	ldr	r3, [pc, #120]	; (80017e0 <USART2_IRQHandler+0x168>)
 8001766:	805a      	strh	r2, [r3, #2]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[1]();
 8001768:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <USART2_IRQHandler+0x16c>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 800176e:	2300      	movs	r3, #0
 8001770:	607b      	str	r3, [r7, #4]
 8001772:	e002      	b.n	800177a <USART2_IRQHandler+0x102>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3301      	adds	r3, #1
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001780:	4293      	cmp	r3, r2
 8001782:	ddf7      	ble.n	8001774 <USART2_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[1]->USART_SR &=~(1<<5);//clear
 8001784:	4b14      	ldr	r3, [pc, #80]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <USART2_IRQHandler+0x160>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f022 0220 	bic.w	r2, r2, #32
 8001792:	601a      	str	r2, [r3, #0]
		//arr[1]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[1]->USART_SR>>3)&1)|1){
 8001794:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <USART2_IRQHandler+0x160>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART2->USART_DR;
 800179a:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <USART2_IRQHandler+0x170>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	807b      	strh	r3, [r7, #2]
			arr[1]->USART_SR &=~(1<<5);
 80017a2:	4b0d      	ldr	r3, [pc, #52]	; (80017d8 <USART2_IRQHandler+0x160>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <USART2_IRQHandler+0x160>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f022 0220 	bic.w	r2, r2, #32
 80017b0:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[1]->USART_SR>>3)&1)|1){
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <USART2_IRQHandler+0x160>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART2->USART_DR;
 80017b8:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <USART2_IRQHandler+0x170>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	b29b      	uxth	r3, r3
 80017be:	803b      	strh	r3, [r7, #0]
		arr[1]->USART_SR &=~(1<<5);
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <USART2_IRQHandler+0x160>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <USART2_IRQHandler+0x160>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f022 0220 	bic.w	r2, r2, #32
 80017ce:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 80017d0:	bf00      	nop
 80017d2:	3708      	adds	r7, #8
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000320 	.word	0x20000320
 80017dc:	20000334 	.word	0x20000334
 80017e0:	2000032c 	.word	0x2000032c
 80017e4:	20000340 	.word	0x20000340
 80017e8:	40004400 	.word	0x40004400

080017ec <USART3_IRQHandler>:
void USART3_IRQHandler(){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[2]->USART_SR &=~(1<<6);
	if(  (( (arr[2]->USART_SR>>7) & 1) ==1)&&(((arr[2]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 80017f2:	4b56      	ldr	r3, [pc, #344]	; (800194c <USART3_IRQHandler+0x160>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	09db      	lsrs	r3, r3, #7
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d122      	bne.n	8001848 <USART3_IRQHandler+0x5c>
 8001802:	4b52      	ldr	r3, [pc, #328]	; (800194c <USART3_IRQHandler+0x160>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	09db      	lsrs	r3, r3, #7
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	2b01      	cmp	r3, #1
 8001810:	d11a      	bne.n	8001848 <USART3_IRQHandler+0x5c>

		if((*arr_data[2])!=0){
 8001812:	4b4f      	ldr	r3, [pc, #316]	; (8001950 <USART3_IRQHandler+0x164>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d00d      	beq.n	8001838 <USART3_IRQHandler+0x4c>
			USART_SEND(arr[2],(uint16_t*)arr_data[2]);
 800181c:	4b4b      	ldr	r3, [pc, #300]	; (800194c <USART3_IRQHandler+0x160>)
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	4b4b      	ldr	r3, [pc, #300]	; (8001950 <USART3_IRQHandler+0x164>)
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	4619      	mov	r1, r3
 8001826:	4610      	mov	r0, r2
 8001828:	f7ff fe4e 	bl	80014c8 <USART_SEND>
			++arr_data[2];
 800182c:	4b48      	ldr	r3, [pc, #288]	; (8001950 <USART3_IRQHandler+0x164>)
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	3301      	adds	r3, #1
 8001832:	4a47      	ldr	r2, [pc, #284]	; (8001950 <USART3_IRQHandler+0x164>)
 8001834:	6093      	str	r3, [r2, #8]
 8001836:	e007      	b.n	8001848 <USART3_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[2]->USART_CR1 &=~Transmit_data_register_empty;
 8001838:	4b44      	ldr	r3, [pc, #272]	; (800194c <USART3_IRQHandler+0x160>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	68da      	ldr	r2, [r3, #12]
 800183e:	4b43      	ldr	r3, [pc, #268]	; (800194c <USART3_IRQHandler+0x160>)
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001846:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[2]->USART_SR>>5) & 1) ==1)&&(( (arr[2]->USART_CR1 >>5) &1)==1) ){
 8001848:	4b40      	ldr	r3, [pc, #256]	; (800194c <USART3_IRQHandler+0x160>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	095b      	lsrs	r3, r3, #5
 8001850:	f003 0301 	and.w	r3, r3, #1
 8001854:	2b01      	cmp	r3, #1
 8001856:	d166      	bne.n	8001926 <USART3_IRQHandler+0x13a>
 8001858:	4b3c      	ldr	r3, [pc, #240]	; (800194c <USART3_IRQHandler+0x160>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	095b      	lsrs	r3, r3, #5
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	2b01      	cmp	r3, #1
 8001866:	d15e      	bne.n	8001926 <USART3_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[2]->USART_CR1>>12)&1) ==1){
 8001868:	4b38      	ldr	r3, [pc, #224]	; (800194c <USART3_IRQHandler+0x160>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	0b1b      	lsrs	r3, r3, #12
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	2b01      	cmp	r3, #1
 8001876:	d117      	bne.n	80018a8 <USART3_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 8001878:	4b34      	ldr	r3, [pc, #208]	; (800194c <USART3_IRQHandler+0x160>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	0a9b      	lsrs	r3, r3, #10
 8001880:	f003 0301 	and.w	r3, r3, #1
 8001884:	2b01      	cmp	r3, #1
 8001886:	d108      	bne.n	800189a <USART3_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 8001888:	4b30      	ldr	r3, [pc, #192]	; (800194c <USART3_IRQHandler+0x160>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	b29b      	uxth	r3, r3
 8001890:	b2db      	uxtb	r3, r3
 8001892:	b29a      	uxth	r2, r3
 8001894:	4b2f      	ldr	r3, [pc, #188]	; (8001954 <USART3_IRQHandler+0x168>)
 8001896:	809a      	strh	r2, [r3, #4]
 8001898:	e020      	b.n	80018dc <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2]=arr[2]->USART_DR;
 800189a:	4b2c      	ldr	r3, [pc, #176]	; (800194c <USART3_IRQHandler+0x160>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <USART3_IRQHandler+0x168>)
 80018a4:	809a      	strh	r2, [r3, #4]
 80018a6:	e019      	b.n	80018dc <USART3_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 80018a8:	4b28      	ldr	r3, [pc, #160]	; (800194c <USART3_IRQHandler+0x160>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	0a9b      	lsrs	r3, r3, #10
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d109      	bne.n	80018cc <USART3_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0x7f);
 80018b8:	4b24      	ldr	r3, [pc, #144]	; (800194c <USART3_IRQHandler+0x160>)
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	b29b      	uxth	r3, r3
 80018c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	4b23      	ldr	r3, [pc, #140]	; (8001954 <USART3_IRQHandler+0x168>)
 80018c8:	809a      	strh	r2, [r3, #4]
 80018ca:	e007      	b.n	80018dc <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 80018cc:	4b1f      	ldr	r3, [pc, #124]	; (800194c <USART3_IRQHandler+0x160>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <USART3_IRQHandler+0x168>)
 80018da:	809a      	strh	r2, [r3, #4]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[2]();
 80018dc:	4b1e      	ldr	r3, [pc, #120]	; (8001958 <USART3_IRQHandler+0x16c>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 80018e2:	2300      	movs	r3, #0
 80018e4:	607b      	str	r3, [r7, #4]
 80018e6:	e002      	b.n	80018ee <USART3_IRQHandler+0x102>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3301      	adds	r3, #1
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80018f4:	4293      	cmp	r3, r2
 80018f6:	ddf7      	ble.n	80018e8 <USART3_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[2]->USART_SR &=~(1<<5);//clear
 80018f8:	4b14      	ldr	r3, [pc, #80]	; (800194c <USART3_IRQHandler+0x160>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	4b13      	ldr	r3, [pc, #76]	; (800194c <USART3_IRQHandler+0x160>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f022 0220 	bic.w	r2, r2, #32
 8001906:	601a      	str	r2, [r3, #0]
		//arr[2]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[2]->USART_SR>>3)&1)|1){
 8001908:	4b10      	ldr	r3, [pc, #64]	; (800194c <USART3_IRQHandler+0x160>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART3->USART_DR;
 800190e:	4b13      	ldr	r3, [pc, #76]	; (800195c <USART3_IRQHandler+0x170>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	b29b      	uxth	r3, r3
 8001914:	807b      	strh	r3, [r7, #2]
			arr[2]->USART_SR &=~(1<<5);
 8001916:	4b0d      	ldr	r3, [pc, #52]	; (800194c <USART3_IRQHandler+0x160>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <USART3_IRQHandler+0x160>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f022 0220 	bic.w	r2, r2, #32
 8001924:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[2]->USART_SR>>3)&1)|1){
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <USART3_IRQHandler+0x160>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART3->USART_DR;
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <USART3_IRQHandler+0x170>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	b29b      	uxth	r3, r3
 8001932:	803b      	strh	r3, [r7, #0]
		arr[2]->USART_SR &=~(1<<5);
 8001934:	4b05      	ldr	r3, [pc, #20]	; (800194c <USART3_IRQHandler+0x160>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	4b04      	ldr	r3, [pc, #16]	; (800194c <USART3_IRQHandler+0x160>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f022 0220 	bic.w	r2, r2, #32
 8001942:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000320 	.word	0x20000320
 8001950:	20000334 	.word	0x20000334
 8001954:	2000032c 	.word	0x2000032c
 8001958:	20000340 	.word	0x20000340
 800195c:	40004800 	.word	0x40004800

08001960 <main>:
   {0,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0},
   {0,0,0,0,1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0}};


int main(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	WS2812b_LED_INIT();
 8001964:	f7ff fb3c 	bl	8000fe0 <WS2812b_LED_INIT>


	while(1){
		//WS2812b_Graphics_Print(PHOTO_ARR);
		WS2812b_print_srting(POV_STRING, color);
 8001968:	4902      	ldr	r1, [pc, #8]	; (8001974 <main+0x14>)
 800196a:	4803      	ldr	r0, [pc, #12]	; (8001978 <main+0x18>)
 800196c:	f7ff fb4c 	bl	8001008 <WS2812b_print_srting>
 8001970:	e7fa      	b.n	8001968 <main+0x8>
 8001972:	bf00      	nop
 8001974:	20000218 	.word	0x20000218
 8001978:	200001b0 	.word	0x200001b0

0800197c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800197c:	480d      	ldr	r0, [pc, #52]	; (80019b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800197e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001980:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001984:	480c      	ldr	r0, [pc, #48]	; (80019b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001986:	490d      	ldr	r1, [pc, #52]	; (80019bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001988:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <LoopForever+0xe>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800198c:	e002      	b.n	8001994 <LoopCopyDataInit>

0800198e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001992:	3304      	adds	r3, #4

08001994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001998:	d3f9      	bcc.n	800198e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199a:	4a0a      	ldr	r2, [pc, #40]	; (80019c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800199c:	4c0a      	ldr	r4, [pc, #40]	; (80019c8 <LoopForever+0x16>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a0:	e001      	b.n	80019a6 <LoopFillZerobss>

080019a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a4:	3204      	adds	r2, #4

080019a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a8:	d3fb      	bcc.n	80019a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80019aa:	f000 f811 	bl	80019d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019ae:	f7ff ffd7 	bl	8001960 <main>

080019b2 <LoopForever>:

LoopForever:
    b LoopForever
 80019b2:	e7fe      	b.n	80019b2 <LoopForever>
  ldr   r0, =_estack
 80019b4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80019b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019bc:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 80019c0:	08001a38 	.word	0x08001a38
  ldr r2, =_sbss
 80019c4:	20000264 	.word	0x20000264
  ldr r4, =_ebss
 80019c8:	20000358 	.word	0x20000358

080019cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019cc:	e7fe      	b.n	80019cc <ADC1_2_IRQHandler>
	...

080019d0 <__libc_init_array>:
 80019d0:	b570      	push	{r4, r5, r6, lr}
 80019d2:	2500      	movs	r5, #0
 80019d4:	4e0c      	ldr	r6, [pc, #48]	; (8001a08 <__libc_init_array+0x38>)
 80019d6:	4c0d      	ldr	r4, [pc, #52]	; (8001a0c <__libc_init_array+0x3c>)
 80019d8:	1ba4      	subs	r4, r4, r6
 80019da:	10a4      	asrs	r4, r4, #2
 80019dc:	42a5      	cmp	r5, r4
 80019de:	d109      	bne.n	80019f4 <__libc_init_array+0x24>
 80019e0:	f000 f81a 	bl	8001a18 <_init>
 80019e4:	2500      	movs	r5, #0
 80019e6:	4e0a      	ldr	r6, [pc, #40]	; (8001a10 <__libc_init_array+0x40>)
 80019e8:	4c0a      	ldr	r4, [pc, #40]	; (8001a14 <__libc_init_array+0x44>)
 80019ea:	1ba4      	subs	r4, r4, r6
 80019ec:	10a4      	asrs	r4, r4, #2
 80019ee:	42a5      	cmp	r5, r4
 80019f0:	d105      	bne.n	80019fe <__libc_init_array+0x2e>
 80019f2:	bd70      	pop	{r4, r5, r6, pc}
 80019f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019f8:	4798      	blx	r3
 80019fa:	3501      	adds	r5, #1
 80019fc:	e7ee      	b.n	80019dc <__libc_init_array+0xc>
 80019fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a02:	4798      	blx	r3
 8001a04:	3501      	adds	r5, #1
 8001a06:	e7f2      	b.n	80019ee <__libc_init_array+0x1e>
 8001a08:	08001a30 	.word	0x08001a30
 8001a0c:	08001a30 	.word	0x08001a30
 8001a10:	08001a30 	.word	0x08001a30
 8001a14:	08001a34 	.word	0x08001a34

08001a18 <_init>:
 8001a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a1a:	bf00      	nop
 8001a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a1e:	bc08      	pop	{r3}
 8001a20:	469e      	mov	lr, r3
 8001a22:	4770      	bx	lr

08001a24 <_fini>:
 8001a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a26:	bf00      	nop
 8001a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a2a:	bc08      	pop	{r3}
 8001a2c:	469e      	mov	lr, r3
 8001a2e:	4770      	bx	lr
