

================================================================
== Vivado HLS Report for 'MAT_Stream'
================================================================
* Date:           Wed Oct 28 11:39:22 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        Mat_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    22|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_i)
4 --> 
	4  / (!tmp)
	2  / (tmp)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_arr) nounwind, !map !12

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_arr) nounwind, !map !16

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %op_type) nounwind, !map !20

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %in_arr, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %out_arr, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 1.57ns
:7  br label %1


 <State 2>: 2.39ns
ST_2: p_0_rec_i [1/1] 0.00ns
:0  %p_0_rec_i = phi i5 [ 0, %0 ], [ %p_rec_i, %2 ]

ST_2: p_0_rec_i_cast [1/1] 0.00ns
:1  %p_0_rec_i_cast = zext i5 %p_0_rec_i to i64

ST_2: p_str3_addr [1/1] 0.00ns
:2  %p_str3_addr = getelementptr [23 x i7]* @p_str3, i64 0, i64 %p_0_rec_i_cast

ST_2: p_str3_load [2/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_2: tmp_i [1/1] 1.91ns
:5  %tmp_i = icmp eq i5 %p_0_rec_i, -10

ST_2: p_rec_i [1/1] 1.72ns
:7  %p_rec_i = add i5 %p_0_rec_i, 1


 <State 3>: 8.75ns
ST_3: p_str3_load [1/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_3: p_str3_load_cast [1/1] 0.00ns
:4  %p_str3_load_cast = zext i7 %p_str3_load to i8

ST_3: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22, i64 22, i64 22) nounwind

ST_3: stg_22 [1/1] 0.00ns
:8  br i1 %tmp_i, label %xilly_puts.exit, label %.preheader.i

ST_3: temp [1/1] 4.38ns
xilly_puts.exit:0  %temp = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_arr) nounwind

ST_3: stg_24 [1/1] 4.38ns
xilly_puts.exit:1  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_arr, i32 %temp) nounwind

ST_3: stg_25 [1/1] 0.00ns
xilly_puts.exit:2  ret void


 <State 4>: 0.00ns
ST_4: debug_ready_load [1/1] 0.00ns
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_4: tmp [1/1] 0.00ns
.preheader.i:1  %tmp = trunc i8 %debug_ready_load to i1

ST_4: stg_28 [1/1] 0.00ns
.preheader.i:2  br i1 %tmp, label %2, label %.preheader.i

ST_4: stg_29 [1/1] 0.00ns
:0  store volatile i8 %p_str3_load_cast, i8* @debug_out, align 1

ST_4: stg_30 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7d18ce0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7d18b30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ op_type]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7d18a10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_str3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x7d19550; pingpong=0; private_global=1; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x7d195e0; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7d19670; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5            (specbitsmap      ) [ 00000]
stg_6            (specbitsmap      ) [ 00000]
stg_7            (specbitsmap      ) [ 00000]
stg_8            (spectopmodule    ) [ 00000]
stg_9            (specinterface    ) [ 00000]
stg_10           (specinterface    ) [ 00000]
stg_11           (specinterface    ) [ 00000]
stg_12           (br               ) [ 01111]
p_0_rec_i        (phi              ) [ 00100]
p_0_rec_i_cast   (zext             ) [ 00000]
p_str3_addr      (getelementptr    ) [ 00010]
tmp_i            (icmp             ) [ 00010]
p_rec_i          (add              ) [ 01111]
p_str3_load      (load             ) [ 00000]
p_str3_load_cast (zext             ) [ 00001]
empty            (speclooptripcount) [ 00000]
stg_22           (br               ) [ 00000]
temp             (read             ) [ 00000]
stg_24           (write            ) [ 00000]
stg_25           (ret              ) [ 00000]
debug_ready_load (load             ) [ 00000]
tmp              (trunc            ) [ 00111]
stg_28           (br               ) [ 00000]
stg_29           (store            ) [ 00000]
stg_30           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_arr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_arr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op_type">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_type"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_str3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="debug_ready">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="debug_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="temp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stg_24_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_24/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_str3_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str3_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str3_load/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="p_0_rec_i_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="1"/>
<pin id="72" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_0_rec_i_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_0_rec_i_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i_cast/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_i_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="p_rec_i_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_str3_load_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str3_load_cast/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="debug_ready_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="stg_29_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="1"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_29/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_str3_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="tmp_i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="125" class="1005" name="p_rec_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_str3_load_cast_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_load_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="40" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="42" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="44" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="74" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="91"><net_src comp="74" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="74" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="65" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="58" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="124"><net_src comp="87" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="93" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="133"><net_src comp="99" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_arr | {3 }
  - Chain level:
	State 1
	State 2
		p_0_rec_i_cast : 1
		p_str3_addr : 2
		p_str3_load : 3
		tmp_i : 1
		p_rec_i : 1
	State 3
		p_str3_load_cast : 1
	State 4
		tmp : 1
		stg_28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |      p_rec_i_fu_93     |    0    |    5    |
|----------|------------------------|---------|---------|
|   icmp   |       tmp_i_fu_87      |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     temp_read_fu_44    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |   stg_24_write_fu_50   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |  p_0_rec_i_cast_fu_82  |    0    |    0    |
|          | p_str3_load_cast_fu_99 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |       tmp_fu_107       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    7    |
|----------|------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|p_str3|    0   |    7   |    3   |
+------+--------+--------+--------+
| Total|    0   |    7   |    3   |
+------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    p_0_rec_i_reg_70    |    5   |
|     p_rec_i_reg_125    |    5   |
|   p_str3_addr_reg_116  |    5   |
|p_str3_load_cast_reg_130|    8   |
|      tmp_i_reg_121     |    1   |
+------------------------+--------+
|          Total         |   24   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.571  ||    5    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |    7   |
|   Memory  |    0   |    -   |    7   |    3   |
|Multiplexer|    -   |    1   |    -   |    5   |
|  Register |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   31   |   15   |
+-----------+--------+--------+--------+--------+
