# Academic Literature

Here is the list of eleven papers influenced the Reelay project: 

1. [Realization of events by logical nets](https://link.springer.com/chapter/10.1007/978-1-4613-8177-8_1) by Irving M. Copi, Calvin C. Elgot, and Jesse B. Wright. 1958. 
2. [On equations for regular languages, finite automata, and sequential networks](https://www.sciencedirect.com/science/article/pii/0304397580900699) by Janusz A. Brzozowski and Ernst Leiss. 1980.
3. [From regular expressions to deterministic automata](https://www.sciencedirect.com/science/article/pii/0304397586900885) by Gerard Berry and Ravi Sethi. 1986.
4. [Synthesizing monitors for safety properties](https://link.springer.com/chapter/10.1007/3-540-46002-0_24) by Klaus Havelund and Grigore Ro≈üu. 2002.
5. [Monitoring temporal properties of continuous signals](https://link.springer.com/chapter/10.1007/978-3-540-30206-3_12) by Oded Maler and Dejan Nickovic. 2004.
6. [Efficient robust monitoring for STL](https://link.springer.com/chapter/10.1007/978-3-642-39799-8_19) by Alexandre Donze, Thomas Ferrere, and Oded Maler. 2013.
7. [Timed pattern matching](https://link.springer.com/chapter/10.1007/978-3-319-10512-3_16) by Dogan Ulus, Thomas Ferrere, Eugune Asarin, and Oded Maler. 2014.
8. [Online timed pattern matching using derivatives](https://link.springer.com/chapter/10.1007/978-3-662-49674-9_47) by Dogan Ulus, Thomas Ferrere, Eugune Asarin, and Oded Maler. 2016.
9. [First-order temporal logic monitoring with BDDs](https://link.springer.com/article/10.1007/s10703-018-00327-4) by Klaus Havelund, Doron A. Peled, and Dogan Ulus. 2017.
10. [Sequential circuits from regular expressions revisited](https://arxiv.org/abs/1801.08979) by Dogan Ulus. 2018.
11. [Online monitoring of metric temporal logic using sequential networks](https://arxiv.org/abs/1901.00175) by Dogan Ulus. 2019.