timestamp 1662983799
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use adc_array_wafflecap_8_2_25um2 adc_array_wafflecap_8_2_25um2_0 1 0 0 0 1 0
use adc_array_circuit_150n_2 adc_array_circuit_150n_0 1 0 -140 0 1 -442
port "VSS" 7 0 136 0 192 m1
port "vcom" 6 0 220 0 248 m1
port "sample" 5 0 374 0 402 m1
port "col_n" 4 0 430 0 458 m1
port "colon_n" 3 0 512 0 540 m1
port "sample_n" 2 0 740 0 770 m1
port "vdd" 1 0 798 0 854 m1
port "row_n" 8 854 0 888 0 li
port "en_n" 9 522 0 556 0 li
node "m1_902_136#" 0 44.2135 902 136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5712 316 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 42.2717 0 136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5264 300 0 0 0 0 0 0 0 0 0 0
node "m1_902_220#" 0 13.8459 902 220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "vcom" 0 13.5229 0 220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_374#" 0 14.4913 902 374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "sample" 0 14.1177 0 374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_430#" 0 12.8441 902 430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "col_n" 0 12.5997 0 430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_512#" 0 13.2829 902 512 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "colon_n" 0 12.9645 0 512 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_740#" 0 13.7807 902 740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3060 264 0 0 0 0 0 0 0 0 0 0
node "sample_n" 0 13.4749 0 740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2820 248 0 0 0 0 0 0 0 0 0 0
node "m1_902_798#" 0 39.5274 902 798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5712 316 0 0 0 0 0 0 0 0 0 0
node "vdd" 0 37.874 0 798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5264 300 0 0 0 0 0 0 0 0 0 0
node "row_n" 48 49.192 854 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "en_n" 48 34.7277 522 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "li_114_0#" 48 51.0305 114 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "li_854_886#" 44 54.6736 854 886 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4012 304 0 0 0 0 0 0 0 0 0 0 0 0
node "li_114_886#" 44 54.6736 114 886 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4012 304 0 0 0 0 0 0 0 0 0 0 0 0
node "w_902_506#" 3483 114.444 902 506 nw 0 0 0 0 38148 952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_0_506#" 3780 105.468 0 506 nw 0 0 0 0 35156 936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_114_886#" "li_854_886#" 4.09946
cap "m1_902_512#" "colon_n" 1.4359
cap "sample_n" "vdd" 53.0256
cap "sample" "m1_902_374#" 1.4359
cap "m1_902_798#" "vdd" 2.87179
cap "w_902_506#" "vdd" 0.538899
cap "m1_902_136#" "w_902_506#" 0.183049
cap "sample" "col_n" 53.0256
cap "VSS" "w_0_506#" 0.168692
cap "m1_902_374#" "w_902_506#" 0.199249
cap "vcom" "w_0_506#" 0.778424
cap "w_902_506#" "sample_n" 0.288696
cap "w_902_506#" "m1_902_798#" 4.37029
cap "w_0_506#" "vdd" 4.02752
cap "m1_902_740#" "sample_n" 1.53846
cap "m1_902_740#" "m1_902_798#" 57.5385
cap "sample" "w_0_506#" 0.183621
cap "w_902_506#" "m1_902_740#" 2.95277
cap "w_0_506#" "sample_n" 2.72118
cap "w_0_506#" "m1_902_798#" 0.49885
cap "colon_n" "sample_n" 16.544
cap "en_n" "row_n" 10.0123
cap "w_902_506#" "colon_n" 0.26945
cap "w_0_506#" "col_n" 0.359184
cap "col_n" "colon_n" 39.7692
cap "w_0_506#" "m1_902_740#" 0.267241
cap "li_114_886#" "li_114_0#" 1.10305
cap "m1_902_430#" "m1_902_512#" 43.1538
cap "li_854_886#" "row_n" 1.10305
cap "w_0_506#" "colon_n" 2.92121
cap "en_n" "li_114_0#" 8.1194
cap "m1_902_220#" "vcom" 1.4359
cap "m1_902_374#" "m1_902_430#" 57.5385
cap "VSS" "vcom" 53.0256
cap "m1_902_220#" "m1_902_136#" 57.5385
cap "m1_902_430#" "w_902_506#" 0.389753
cap "m1_902_430#" "col_n" 1.4359
cap "m1_902_512#" "w_902_506#" 3.16982
cap "VSS" "m1_902_136#" 2.87179
cap "m1_902_374#" "m1_902_220#" 25.5
cap "m1_902_512#" "m1_902_740#" 17.952
cap "sample" "vcom" 23.5
cap "m1_902_220#" "w_902_506#" 0.844673
cap "m1_902_512#" "w_0_506#" 0.249425
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/sample_n" 0.218203
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/sample" 0.627018
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/vcom" 9.88993
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/VSS" 259.928
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/en_n" 4.01733
cap "adc_array_circuit_150n_0/sample" "adc_array_circuit_150n_0/en_n" 0.391751
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/colon_n" 1.56319e-13
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vcom" 22.8001
cap "adc_array_circuit_150n_0/VDD" "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" 1.41409
cap "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" "adc_array_circuit_150n_0/sample" 0.256545
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/en_n" 27.4773
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/colon_n" 0.879032
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/vdrv" 0.180025
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/vint2" 61.0984
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/sample" 0.926722
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" 4.60741
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/sample" 16.6961
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/VDD" 71.4139
cap "adc_array_circuit_150n_0/vcom" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" 214.109
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/en_n" 106.51
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/sample_n" 0.218655
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" 0.0857509
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/sample_n" 0.811146
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/vint1" 0.824419
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/col_n" 0.709237
cap "adc_array_circuit_150n_0/VDD" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" 372.639
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/sample" 144.854
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/colon_n" 2.80017
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" 10.9416
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/vdrv" 10.7604
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/colon_n" 0.762684
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/en_n" 0.306753
cap "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" "adc_array_circuit_150n_0/colon_n" 12.8357
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/VSS" 2.33921
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/vint1" 0.44559
cap "adc_array_circuit_150n_0/vdrv" "adc_array_circuit_150n_0/en_n" 0.10317
cap "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" "adc_array_circuit_150n_0/vdrv" 1.23459
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vint1" 6.31969
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/sample_n" 7.78764
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/sample" 0.0387388
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/colon_n" -0.328749
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/colon_n" 8.96718
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/col_n" 1.74383
cap "adc_array_circuit_150n_0/vdrv" "adc_array_circuit_150n_0/sample" 0.171374
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/vdrv" 4.97465
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/row_n" 1.40578
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vdrv" 23.1311
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/sample_n" 0.918401
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/en_n" 0.424141
cap "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" "adc_array_circuit_150n_0/sample_n" 0.421824
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/vcom" 0.578539
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/en_n" 0.30612
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/vcom" 0.67551
cap "adc_array_circuit_150n_0/vint1" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" 10.4528
cap "adc_array_circuit_150n_0/col_n" "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" 0.589859
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/en_n" -5.32907e-15
cap "adc_array_circuit_150n_0/row_n" "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" 0.305951
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/sample_n" 6.97697
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/sample" 0.218678
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/colon_n" 110.703
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/VSS" 3.87495
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/sample_n" 16.0311
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/sample" 0.0595317
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/col_n" -6.10623e-16
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/vdrv" 200.574
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/row_n" 10.623
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/col_n" 9.98325
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/sample" 0.776694
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/row_n" 12.79
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/vint2" 1.05466
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/VSS" 2.45514
cap "adc_array_circuit_150n_0/en_n" "adc_array_circuit_150n_0/VSS" 2.13888
cap "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" "adc_array_circuit_150n_0/VSS" 0.1369
cap "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/sample_n" 177.614
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/vcom" 9.55044
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/VSS" -1.38778e-15
cap "adc_array_circuit_150n_0/col_n" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" 108.891
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/en_n" 7.149
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/VSS" 29.5278
cap "adc_array_circuit_150n_0/row_n" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" 63.7699
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/vdrv" 0.206811
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/en_n" 0.361553
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" "adc_array_circuit_150n_0/sample" 4.27652
cap "adc_array_circuit_150n_0/VDD" "adc_array_wafflecap_8_2_25um2_0/m3_164_740#" 43.4351
cap "adc_array_wafflecap_8_2_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vint2" 6.277
cap "adc_array_circuit_150n_0/vcom" "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" 0.376383
cap "adc_array_circuit_150n_0/vint1" "adc_array_circuit_150n_0/sample_n" 0.0690607
cap "adc_array_wafflecap_8_2_25um2_0/m2_460_460#" "adc_array_circuit_150n_0/en_n" 1.63455
merge "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_2_25um2_0/VSUBS" -41.5357 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0
merge "adc_array_wafflecap_8_2_25um2_0/VSUBS" "VSUBS"
merge "VSUBS" "m1_902_136#"
merge "m1_902_136#" "VSS"
merge "adc_array_circuit_150n_0/col_n" "m1_902_430#" -19.3732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_430#" "col_n"
merge "adc_array_circuit_150n_0/en_n" "en_n" -17.8291 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 0 0 0 0 0 0 0 0 0 0 0 0
merge "adc_array_circuit_150n_0/vcom" "m1_902_220#" -50.5464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_220#" "vcom"
merge "vcom" "li_114_0#"
merge "li_114_0#" "li_114_886#"
merge "adc_array_circuit_150n_0/VDD" "m1_902_798#" -40.4119 0 0 0 0 0 -1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0
merge "m1_902_798#" "vdd"
merge "vdd" "w_902_506#"
merge "w_902_506#" "w_0_506#"
merge "adc_array_circuit_150n_0/sample_n" "m1_902_740#" -27.323 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0
merge "m1_902_740#" "sample_n"
merge "adc_array_circuit_150n_0/sample" "m1_902_374#" -21.8218 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_374#" "sample"
merge "adc_array_circuit_150n_0/cbot" "adc_array_wafflecap_8_2_25um2_0/m2_32_32#" -518.417 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9216 -416 0 0 0 0 0 0 0 0
merge "adc_array_circuit_150n_0/colon_n" "m1_902_512#" -19.5203 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_512#" "colon_n"
merge "adc_array_circuit_150n_0/row_n" "row_n" -31.5758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "row_n" "li_854_886#"
