{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396871189030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396871189032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 17:16:28 2014 " "Processing started: Mon Apr  7 17:16:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396871189032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396871189032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Navigation -c Navigation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Navigation -c Navigation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396871189033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1396871189313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stepper-main " "Found design unit 1: Stepper-main" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871189980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stepper " "Found entity 1: Stepper" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871189980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396871189980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Navigation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Navigation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Navigation-main " "Found design unit 1: Navigation-main" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871189982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Navigation " "Found entity 1: Navigation" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396871189982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396871189982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Navigation " "Elaborating entity \"Navigation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1396871190079 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871190083 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871190083 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "distance_r Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"distance_r\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871190083 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "distance_l Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"distance_l\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871190083 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwd_r Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"fwd_r\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871190083 "|Navigation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwd_l Navigation.vhd(54) " "VHDL Process Statement warning at Navigation.vhd(54): inferring latch(es) for signal or variable \"fwd_l\", which holds its previous value in one or more paths through the process" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396871190083 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_l Navigation.vhd(54) " "Inferred latch for \"fwd_l\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190083 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_r Navigation.vhd(54) " "Inferred latch for \"fwd_r\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[0\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[0\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[1\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[1\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[2\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[2\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[3\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[3\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[4\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[4\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[5\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[5\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[6\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[6\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[7\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[7\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[8\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[8\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[9\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[9\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[10\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[10\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[11\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[11\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190084 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[12\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[12\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_l\[13\] Navigation.vhd(54) " "Inferred latch for \"distance_l\[13\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[0\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[0\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[1\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[1\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[2\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[2\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[3\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[3\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[4\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[4\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[5\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[5\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[6\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[6\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[7\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[7\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[8\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[8\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[9\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[9\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[10\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[10\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190085 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[11\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[11\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190086 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[12\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[12\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190086 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance_r\[13\] Navigation.vhd(54) " "Inferred latch for \"distance_r\[13\]\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190086 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run Navigation.vhd(54) " "Inferred latch for \"run\" at Navigation.vhd(54)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190086 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Navigation.vhd(58) " "Inferred latch for \"state\[0\]\" at Navigation.vhd(58)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190086 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Navigation.vhd(58) " "Inferred latch for \"state\[1\]\" at Navigation.vhd(58)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190086 "|Navigation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] Navigation.vhd(58) " "Inferred latch for \"state\[2\]\" at Navigation.vhd(58)" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396871190086 "|Navigation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stepper Stepper:Stepper_L " "Elaborating entity \"Stepper\" for hierarchy \"Stepper:Stepper_L\"" {  } { { "Navigation.vhd" "Stepper_L" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396871190090 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_steps Stepper.vhd(28) " "VHDL Signal Declaration warning at Stepper.vhd(28): used explicit default value for signal \"a_steps\" because signal was never assigned a value" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1396871190094 "|Navigation|Stepper:Stepper_L"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "running Stepper.vhd(30) " "VHDL Signal Declaration warning at Stepper.vhd(30): used explicit default value for signal \"running\" because signal was never assigned a value" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1396871190094 "|Navigation|Stepper:Stepper_L"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396871190631 "|Navigation|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1396871190631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1396871190631 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1396871190631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1396871190631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1396871190631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396871190758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 17:16:30 2014 " "Processing ended: Mon Apr  7 17:16:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396871190758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396871190758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396871190758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396871190758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396871194051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396871194052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 17:16:32 2014 " "Processing started: Mon Apr  7 17:16:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396871194052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1396871194052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Navigation -c Navigation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Navigation -c Navigation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1396871194053 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1396871194094 ""}
{ "Info" "0" "" "Project  = Navigation" {  } {  } 0 0 "Project  = Navigation" 0 0 "Fitter" 0 0 1396871194096 ""}
{ "Info" "0" "" "Revision = Navigation" {  } {  } 0 0 "Revision = Navigation" 0 0 "Fitter" 0 0 1396871194096 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1396871194173 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Navigation 5M1270ZT144A5 " "Selected device 5M1270ZT144A5 for design \"Navigation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1396871194178 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1396871194325 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1396871194346 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144A5 " "Device 5M240ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1396871194450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144A5 " "Device 5M570ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1396871194450 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1396871194450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Navigation.sdc " "Synopsys Design Constraints File file not found: 'Navigation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1396871194586 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1396871194587 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1396871194592 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1396871194592 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1396871194592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1396871194592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1396871194592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Stepper:Stepper_L\|stepper_clk " "   1.000 Stepper:Stepper_L\|stepper_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1396871194592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Stepper:Stepper_R\|stepper_clk " "   1.000 Stepper:Stepper_R\|stepper_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1396871194592 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1396871194592 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1396871194598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1396871194599 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1396871194611 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 89 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 89" {  } { { "Navigation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/Navigation.vhd" 13 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1396871194617 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Stepper:Stepper_L\|stepper_clk Global clock " "Automatically promoted signal \"Stepper:Stepper_L\|stepper_clk\" to use Global clock" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 27 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1396871194618 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Stepper:Stepper_R\|stepper_clk Global clock " "Automatically promoted signal \"Stepper:Stepper_R\|stepper_clk\" to use Global clock" {  } { { "../Stepper/Stepper.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Stepper/Stepper.vhd" 27 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1396871194618 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1396871194618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1396871194622 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1396871194638 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1396871194661 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1396871194662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1396871194662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1396871194662 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396871194678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1396871194830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396871194912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1396871194924 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1396871195398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396871195398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1396871195433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1396871195641 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1396871195641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396871195780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1396871195781 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1396871195781 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1396871195794 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396871195802 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1396871195821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/singularity/GIT/2D-Mapping-VHDL/Navigation/output_files/Navigation.fit.smsg " "Generated suppressed messages file /home/singularity/GIT/2D-Mapping-VHDL/Navigation/output_files/Navigation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1396871195881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396871195906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 17:16:35 2014 " "Processing ended: Mon Apr  7 17:16:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396871195906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396871195906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396871195906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1396871195906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1396871200186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396871200188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 17:16:39 2014 " "Processing started: Mon Apr  7 17:16:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396871200188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1396871200188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Navigation -c Navigation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Navigation -c Navigation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1396871200189 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1396871200608 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1396871200616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396871200794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 17:16:40 2014 " "Processing ended: Mon Apr  7 17:16:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396871200794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396871200794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396871200794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1396871200794 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1396871201429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1396871204727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396871204728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 17:16:44 2014 " "Processing started: Mon Apr  7 17:16:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396871204728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396871204728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Navigation -c Navigation " "Command: quartus_sta Navigation -c Navigation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396871204729 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1396871204777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1396871204960 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1396871205139 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1396871205351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Navigation.sdc " "Synopsys Design Constraints File file not found: 'Navigation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1396871205395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1396871205396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Stepper:Stepper_L\|stepper_clk Stepper:Stepper_L\|stepper_clk " "create_clock -period 1.000 -name Stepper:Stepper_L\|stepper_clk Stepper:Stepper_L\|stepper_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Stepper:Stepper_R\|stepper_clk Stepper:Stepper_R\|stepper_clk " "create_clock -period 1.000 -name Stepper:Stepper_R\|stepper_clk Stepper:Stepper_R\|stepper_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205399 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205399 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1396871205402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1396871205413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.911 " "Worst-case setup slack is -7.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.911            -156.479 CLK  " "   -7.911            -156.479 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536             -11.407 Stepper:Stepper_R\|stepper_clk  " "   -2.536             -11.407 Stepper:Stepper_R\|stepper_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289             -10.068 Stepper:Stepper_L\|stepper_clk  " "   -2.289             -10.068 Stepper:Stepper_L\|stepper_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396871205414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.450 " "Worst-case hold slack is 1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.450               0.000 Stepper:Stepper_L\|stepper_clk  " "    1.450               0.000 Stepper:Stepper_L\|stepper_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.920               0.000 Stepper:Stepper_R\|stepper_clk  " "    1.920               0.000 Stepper:Stepper_R\|stepper_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 CLK  " "    2.610               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396871205415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1396871205417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1396871205418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 Stepper:Stepper_L\|stepper_clk  " "    0.230               0.000 Stepper:Stepper_L\|stepper_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 Stepper:Stepper_R\|stepper_clk  " "    0.230               0.000 Stepper:Stepper_R\|stepper_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396871205418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396871205418 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1396871205452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1396871205462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1396871205462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396871205498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 17:16:45 2014 " "Processing ended: Mon Apr  7 17:16:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396871205498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396871205498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396871205498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396871205498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396871210185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396871210187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 17:16:49 2014 " "Processing started: Mon Apr  7 17:16:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396871210187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396871210187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Navigation -c Navigation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Navigation -c Navigation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396871210188 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Navigation.vho Navigation_vhd.sdo /home/singularity/GIT/2D-Mapping-VHDL/Navigation/simulation/modelsim/ simulation " "Generated files \"Navigation.vho\" and \"Navigation_vhd.sdo\" in directory \"/home/singularity/GIT/2D-Mapping-VHDL/Navigation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1396871210638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396871210684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 17:16:50 2014 " "Processing ended: Mon Apr  7 17:16:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396871210684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396871210684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396871210684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396871210684 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396871211328 ""}
