
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2595426 heartbeat IPC: 3.85293 cumulative IPC: 3.85293 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5185835 heartbeat IPC: 3.86039 cumulative IPC: 3.85666 (Simulation time: 0 hr 1 min 32 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6481422 (Simulation time: 0 hr 1 min 56 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30041336 heartbeat IPC: 0.402326 cumulative IPC: 0.212225 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77116304 heartbeat IPC: 0.212427 cumulative IPC: 0.21236 (Simulation time: 0 hr 7 min 54 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125243388 heartbeat IPC: 0.207783 cumulative IPC: 0.210505 (Simulation time: 0 hr 10 min 46 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118761966 cumulative IPC: 0.210505 (Simulation time: 0 hr 10 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210505 instructions: 25000000 cycles: 118761966
cpu0_DTLB TOTAL     ACCESS:    4449899  HIT:    4415852  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980239  HIT:    1975618  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2469660  HIT:    2440234  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 523.01 cycles
cpu0_ITLB TOTAL     ACCESS:     472379  HIT:     472379  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472379  HIT:     472379  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551735  HIT:     551735  MISS:          0
cpu0_L1I LOAD      ACCESS:     551735  HIT:     551735  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 947.058 cycles
cpu0_L1D TOTAL     ACCESS:    5916619  HIT:    3966047  MISS:    1950572
cpu0_L1D LOAD      ACCESS:    1403710  HIT:    1108159  MISS:     295551
cpu0_L1D RFO       ACCESS:    4495384  HIT:    2840372  MISS:    1655012
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17525  HIT:      17516  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 762.742 cycles
cpu0_L2C TOTAL     ACCESS:    3913298  HIT:    2679738  MISS:    1233560
cpu0_L2C LOAD      ACCESS:     295551  HIT:          2  MISS:     295549
cpu0_L2C RFO       ACCESS:    1655012  HIT:     739571  MISS:     915441
cpu0_L2C PREFETCH  ACCESS:     307688  HIT:     285180  MISS:      22508
cpu0_L2C WRITEBACK ACCESS:    1655038  HIT:    1654985  MISS:         53
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     417694  ISSUED:     345918  USEFUL:      22376  USELESS:        132
cpu0_L2C AVERAGE MISS LATENCY: 1215.46 cycles
LLC TOTAL     ACCESS:    2150682  HIT:     945998  MISS:    1204684
LLC LOAD      ACCESS:     295549  HIT:          0  MISS:     295549
LLC RFO       ACCESS:     915387  HIT:      28806  MISS:     886581
LLC PREFETCH  ACCESS:      24194  HIT:       1689  MISS:      22505
LLC WRITEBACK ACCESS:     915543  HIT:     915503  MISS:         40
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1226.22 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      34247  ROW_BUFFER_MISS:    1170397
 DBUS AVG_CONGESTED_CYCLE:    4.00325
 WQ ROW_BUFFER_HIT:      14548  ROW_BUFFER_MISS:     872245  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.958
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

