// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_A_IO_L3_in_serialize_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_A_IO_L3_in_serialize_x01_din,
        fifo_A_A_IO_L3_in_serialize_x01_full_n,
        fifo_A_A_IO_L3_in_serialize_x01_write,
        A_address0,
        A_ce0,
        A_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [511:0] fifo_A_A_IO_L3_in_serialize_x01_din;
input   fifo_A_A_IO_L3_in_serialize_x01_full_n;
output   fifo_A_A_IO_L3_in_serialize_x01_write;
output  [9:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_A_IO_L3_in_serialize_x01_write;
reg A_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_A_IO_L3_in_serialize_x01_blk_n;
wire    ap_CS_fsm_state3;
wire   [19:0] i_V_6_fu_61_p2;
reg   [19:0] i_V_6_reg_83;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln146_fu_67_p2;
reg   [19:0] i_V_reg_50;
reg    ap_block_state1;
wire   [63:0] zext_ln534_fu_73_p1;
reg   [2:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln146_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_A_A_IO_L3_in_serialize_x01_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_V_reg_50 <= i_V_6_reg_83;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_V_reg_50 <= 20'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_6_reg_83 <= i_V_6_fu_61_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln146_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln146_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_A_A_IO_L3_in_serialize_x01_blk_n = fifo_A_A_IO_L3_in_serialize_x01_full_n;
    end else begin
        fifo_A_A_IO_L3_in_serialize_x01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_A_A_IO_L3_in_serialize_x01_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        fifo_A_A_IO_L3_in_serialize_x01_write = 1'b1;
    end else begin
        fifo_A_A_IO_L3_in_serialize_x01_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln146_fu_67_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((fifo_A_A_IO_L3_in_serialize_x01_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = zext_ln534_fu_73_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign fifo_A_A_IO_L3_in_serialize_x01_din = $signed(A_q0);

assign i_V_6_fu_61_p2 = (i_V_reg_50 + 20'd1);

assign icmp_ln146_fu_67_p2 = ((i_V_reg_50 == 20'd524288) ? 1'b1 : 1'b0);

assign zext_ln534_fu_73_p1 = i_V_reg_50;

endmodule //top_A_IO_L3_in_serialize_x0
