

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Fri Aug  9 10:11:08 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp2_ap_d2r5_ap_d2r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263561|  267433|  263561|  267433|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  263560|  267432| 23960 ~ 24312 |          -|          -|    11|    no    |
        | + Col_Loop              |   23958|   24310|  2178 ~ 2210  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    2176|    2208|   136 ~ 138   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     132|     132|             44|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      42|      42|             14|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      12|      12|              2|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 9 6 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 17 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %9, label %Row_Loop_begin" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str981) nounwind" [cnn_ap_lp/conv_2.cpp:9]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str981)" [cnn_ap_lp/conv_2.cpp:9]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %r_0 to i7" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 21 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %r_0, i2 0)" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 22 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i6 %tmp_13 to i7" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 23 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i7 %zext_ln203_11, %zext_ln203" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 24 'sub' 'sub_ln203' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 25 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %tmp_14 to i6" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 26 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 27 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_2.cpp:41]   --->   Operation 28 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 29 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %Row_Loop_begin ], [ %add_ln11, %Col_Loop_end ]" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 30 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 [ 0, %Row_Loop_begin ], [ %select_ln39, %Col_Loop_end ]" [cnn_ap_lp/conv_2.cpp:39]   --->   Operation 31 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln11 = add i9 %phi_mul, 26" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 32 'add' 'add_ln11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 34 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 35 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2982) nounwind" [cnn_ap_lp/conv_2.cpp:12]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2982)" [cnn_ap_lp/conv_2.cpp:12]   --->   Operation 38 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %phi_mul, i32 7, i32 8)" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 39 'partselect' 'tmp_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i2 %tmp_15 to i6" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 40 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i2 %tmp_15 to i7" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 41 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %sub_ln203, %zext_ln203_13" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 42 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_30_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 43 'bitconcatenate' 'tmp_30_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln203_6 = add i6 %zext_ln11, %zext_ln203_12" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 44 'add' 'add_ln203_6' <Predicate = (!icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_32_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_6, i4 0)" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 45 'bitconcatenate' 'tmp_32_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 46 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str981, i32 %tmp)" [cnn_ap_lp/conv_2.cpp:40]   --->   Operation 47 'specregionend' 'empty_59' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 48 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 49 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 50 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 51 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 52 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3983) nounwind" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3983)" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 55 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 56 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i5 %f_0 to i10" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 57 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i5 %f_0 to i11" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 58 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln203_7 = add i11 %tmp_30_cast, %zext_ln203_15" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 59 'add' 'add_ln203_7' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i11 %add_ln203_7 to i64" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 60 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln203_16" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 61 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln203_8 = add i10 %tmp_32_cast, %zext_ln203_14" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 62 'add' 'add_ln203_8' <Predicate = (!icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i10 %add_ln203_8 to i64" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 63 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 64 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 65 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 66 'getelementptr' 'conv_out_3_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 67 'getelementptr' 'conv_out_4_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 68 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %phi_urem, 1" [cnn_ap_lp/conv_2.cpp:39]   --->   Operation 69 'add' 'add_ln39' <Predicate = (icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp ult i4 %add_ln39, 5" [cnn_ap_lp/conv_2.cpp:39]   --->   Operation 70 'icmp' 'icmp_ln39' <Predicate = (icmp_ln14)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.02ns)   --->   "%select_ln39 = select i1 %icmp_ln39, i4 %add_ln39, i4 0" [cnn_ap_lp/conv_2.cpp:39]   --->   Operation 71 'select' 'select_ln39' <Predicate = (icmp_ln14)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2982, i32 %tmp_7)" [cnn_ap_lp/conv_2.cpp:39]   --->   Operation 72 'specregionend' 'empty_58' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 73 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 74 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 75 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 76 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 77 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 78 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 79 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4984) nounwind" [cnn_ap_lp/conv_2.cpp:19]   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4984)" [cnn_ap_lp/conv_2.cpp:19]   --->   Operation 82 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %wr_0 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 83 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 84 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i4 %tmp_16 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 85 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_1, %zext_ln1116" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 86 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 87 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 88 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln26 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 89 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 90 'mul' 'mul_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 91 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 92 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 93 'load' 'p_Val2_15' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%w_sum_1 = phi i14 [ %p_Val2_s, %W_Row_Loop_begin ], [ %p_Val2_19, %W_Col_Loop_end ]"   --->   Operation 94 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 95 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 96 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 97 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 98 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 99 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5985) nounwind" [cnn_ap_lp/conv_2.cpp:22]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5985)" [cnn_ap_lp/conv_2.cpp:22]   --->   Operation 102 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i2 %wc_0 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 103 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %zext_ln1116_2, %sext_ln1116" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 104 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 105 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 106 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 107 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.87ns)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp_21" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 108 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 109 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %add_ln26_1 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 110 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %zext_ln1117_1, %mul_ln1117" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 111 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 112 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 113 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_22 to i11" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 114 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.63ns)   --->   "%sub_ln1117 = sub i11 %p_shl2_cast, %zext_ln1117_2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 115 'sub' 'sub_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 116 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4984, i32 %tmp_9)" [cnn_ap_lp/conv_2.cpp:29]   --->   Operation 117 'specregionend' 'empty_56' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 118 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i14 [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 119 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %ch, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 120 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 121 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 122 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 123 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i3 %ch_0 to i7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 125 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i3 %ch_0 to i11" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 126 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.87ns)   --->   "%add_ln1116_1 = add i7 %zext_ln1116_3, %sub_ln1116_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 127 'add' 'add_ln1116_1' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 128 'bitconcatenate' 'tmp_39_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %zext_ln203_15, %tmp_39_cast" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 129 'add' 'add_ln1116_2' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i11 %add_ln1116_2 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 130 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i10]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 131 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.63ns)   --->   "%add_ln1117_1 = add i11 %zext_ln1116_4, %sub_ln1117" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 132 'add' 'add_ln1117_1' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 133 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 134 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 135 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 136 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 136 'load' 'input_V_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5985, i32 %tmp_s)" [cnn_ap_lp/conv_2.cpp:28]   --->   Operation 137 'specregionend' 'empty_55' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 138 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.0>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6986) nounwind" [cnn_ap_lp/conv_2.cpp:25]   --->   Operation 139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 140 'load' 'conv_2_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %conv_2_weights_V_loa to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 141 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 142 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 143 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1116_1, %sext_ln1118" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 144 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %r_V to i28" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 145 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_19, i8 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 146 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 147 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 148 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln728, %zext_ln703" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 149 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 150 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 7.27>
ST_9 : Operation 152 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 152 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_15 to i14" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 153 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (1.81ns)   --->   "%tmp_V_4 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 154 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_4, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 155 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 14.4>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_4, i32 13)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 157 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 158 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.70ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i14 %tmp_V, i14 %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 159 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_5, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 160 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 161 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 162 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 163 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 164 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 165 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_18 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 166 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_18, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 167 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 168 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 169 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 170 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 171 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_21 = and i14 %tmp_V_5, %lshr_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 172 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_21, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 173 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 174 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 175 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_19, true" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 176 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 177 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_5, i14 %add_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 178 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 179 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 180 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 181 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_10 : Operation 182 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 182 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 183 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 16.8>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 184 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_5 to i32" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 185 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 186 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 187 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 188 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 189 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 190 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 191 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 192 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 193 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 194 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 195 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 196 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 197 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_20, i11 1023, i11 1022" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 198 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 199 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 200 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 200 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 201 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_2, i32 52, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 202 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 203 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 204 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 205 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln4, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 206 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [2/2] (5.46ns)   --->   "%tmp_1 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 207 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 6.43>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 208 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/2] (5.46ns)   --->   "%tmp_1 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 209 'dcmp' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 210 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %and_ln924, label %7, label %.critedge" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 211 'br' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (1.30ns)   --->   "switch i4 %phi_urem, label %branch9 [
    i4 0, label %branch5
    i4 1, label %branch6
    i4 2, label %branch7
    i4 3, label %branch8
  ]" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 212 'switch' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 1.30>
ST_12 : Operation 213 [1/1] (3.25ns)   --->   "store i14 %tmp_V_4, i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 213 'store' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 214 'br' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 3)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (3.25ns)   --->   "store i14 %tmp_V_4, i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 215 'store' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 216 'br' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 2)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (3.25ns)   --->   "store i14 %tmp_V_4, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 217 'store' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 218 'br' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 1)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (3.25ns)   --->   "store i14 %tmp_V_4, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 219 'store' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 220 'br' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem == 0)> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (3.25ns)   --->   "store i14 %tmp_V_4, i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 221 'store' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem != 0 & phi_urem != 1 & phi_urem != 2 & phi_urem != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 222 'br' <Predicate = (!icmp_ln885 & and_ln924 & phi_urem != 0 & phi_urem != 1 & phi_urem != 2 & phi_urem != 3)> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "br label %Filter2_Loop_end" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 223 'br' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (1.30ns)   --->   "switch i4 %phi_urem, label %branch4 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
  ]" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 224 'switch' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.30>
ST_12 : Operation 225 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 225 'store' <Predicate = (!and_ln924 & phi_urem == 3) | (icmp_ln885 & phi_urem == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "br label %.critedge10" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 226 'br' <Predicate = (!and_ln924 & phi_urem == 3) | (icmp_ln885 & phi_urem == 3)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 227 'store' <Predicate = (!and_ln924 & phi_urem == 2) | (icmp_ln885 & phi_urem == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "br label %.critedge10" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 228 'br' <Predicate = (!and_ln924 & phi_urem == 2) | (icmp_ln885 & phi_urem == 2)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 229 'store' <Predicate = (!and_ln924 & phi_urem == 1) | (icmp_ln885 & phi_urem == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "br label %.critedge10" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 230 'br' <Predicate = (!and_ln924 & phi_urem == 1) | (icmp_ln885 & phi_urem == 1)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 231 'store' <Predicate = (!and_ln924 & phi_urem == 0) | (icmp_ln885 & phi_urem == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "br label %.critedge10" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 232 'br' <Predicate = (!and_ln924 & phi_urem == 0) | (icmp_ln885 & phi_urem == 0)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 233 'store' <Predicate = (!and_ln924 & phi_urem != 0 & phi_urem != 1 & phi_urem != 2 & phi_urem != 3) | (icmp_ln885 & phi_urem != 0 & phi_urem != 1 & phi_urem != 2 & phi_urem != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 352> <RAM>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "br label %.critedge10" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 234 'br' <Predicate = (!and_ln924 & phi_urem != 0 & phi_urem != 1 & phi_urem != 2 & phi_urem != 3) | (icmp_ln885 & phi_urem != 0 & phi_urem != 1 & phi_urem != 2 & phi_urem != 3)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 235 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3983, i32 %tmp_8)" [cnn_ap_lp/conv_2.cpp:38]   --->   Operation 236 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111111111111]
r_0                  (phi              ) [ 0010111111111]
icmp_ln8             (icmp             ) [ 0011111111111]
empty                (speclooptripcount) [ 0000000000000]
r                    (add              ) [ 0111111111111]
br_ln8               (br               ) [ 0000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000]
tmp                  (specregionbegin  ) [ 0001111111111]
zext_ln203           (zext             ) [ 0000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000]
zext_ln203_11        (zext             ) [ 0000000000000]
sub_ln203            (sub              ) [ 0001111111111]
tmp_14               (bitconcatenate   ) [ 0000000000000]
zext_ln11            (zext             ) [ 0001111111111]
br_ln11              (br               ) [ 0011111111111]
ret_ln41             (ret              ) [ 0000000000000]
c_0                  (phi              ) [ 0001011110000]
phi_mul              (phi              ) [ 0001000000000]
phi_urem             (phi              ) [ 0001111111111]
add_ln11             (add              ) [ 0011111111111]
icmp_ln11            (icmp             ) [ 0011111111111]
empty_50             (speclooptripcount) [ 0000000000000]
c                    (add              ) [ 0011111111111]
br_ln11              (br               ) [ 0000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000]
tmp_7                (specregionbegin  ) [ 0000111111111]
tmp_15               (partselect       ) [ 0000000000000]
zext_ln203_12        (zext             ) [ 0000000000000]
zext_ln203_13        (zext             ) [ 0000000000000]
add_ln203            (add              ) [ 0000000000000]
tmp_30_cast          (bitconcatenate   ) [ 0000111111111]
add_ln203_6          (add              ) [ 0000000000000]
tmp_32_cast          (bitconcatenate   ) [ 0000111111111]
br_ln14              (br               ) [ 0011111111111]
empty_59             (specregionend    ) [ 0000000000000]
br_ln8               (br               ) [ 0111111111111]
f_0                  (phi              ) [ 0000100000000]
icmp_ln14            (icmp             ) [ 0011111111111]
empty_51             (speclooptripcount) [ 0000000000000]
f                    (add              ) [ 0011111111111]
br_ln14              (br               ) [ 0000000000000]
specloopname_ln15    (specloopname     ) [ 0000000000000]
tmp_8                (specregionbegin  ) [ 0000011111111]
zext_ln26            (zext             ) [ 0000011110000]
zext_ln203_14        (zext             ) [ 0000000000000]
zext_ln203_15        (zext             ) [ 0000011110000]
add_ln203_7          (add              ) [ 0000000000000]
zext_ln203_16        (zext             ) [ 0000000000000]
conv_out_0_V_addr    (getelementptr    ) [ 0000011111111]
add_ln203_8          (add              ) [ 0000000000000]
zext_ln203_17        (zext             ) [ 0000000000000]
conv_out_1_V_addr    (getelementptr    ) [ 0000011111111]
conv_out_2_V_addr    (getelementptr    ) [ 0000011111111]
conv_out_3_V_addr    (getelementptr    ) [ 0000011111111]
conv_out_4_V_addr    (getelementptr    ) [ 0000011111111]
br_ln18              (br               ) [ 0011111111111]
add_ln39             (add              ) [ 0000000000000]
icmp_ln39            (icmp             ) [ 0000000000000]
select_ln39          (select           ) [ 0011111111111]
empty_58             (specregionend    ) [ 0000000000000]
br_ln11              (br               ) [ 0011111111111]
p_Val2_s             (phi              ) [ 0000011111000]
wr_0                 (phi              ) [ 0000010000000]
zext_ln18            (zext             ) [ 0000000000000]
icmp_ln18            (icmp             ) [ 0011111111111]
empty_52             (speclooptripcount) [ 0000000000000]
wr                   (add              ) [ 0011111111111]
br_ln18              (br               ) [ 0000000000000]
specloopname_ln19    (specloopname     ) [ 0000000000000]
tmp_9                (specregionbegin  ) [ 0000001110000]
zext_ln1116          (zext             ) [ 0000000000000]
tmp_16               (bitconcatenate   ) [ 0000000000000]
zext_ln1116_1        (zext             ) [ 0000000000000]
sub_ln1116           (sub              ) [ 0000000000000]
sext_ln1116          (sext             ) [ 0000001110000]
add_ln26             (add              ) [ 0000000000000]
zext_ln1117          (zext             ) [ 0000000000000]
mul_ln1117           (mul              ) [ 0000001110000]
br_ln21              (br               ) [ 0011111111111]
conv_2_bias_V_addr   (getelementptr    ) [ 0000000001000]
w_sum_1              (phi              ) [ 0011111111111]
wc_0                 (phi              ) [ 0000001000000]
zext_ln21            (zext             ) [ 0000000000000]
icmp_ln21            (icmp             ) [ 0011111111111]
empty_53             (speclooptripcount) [ 0000000000000]
wc                   (add              ) [ 0011111111111]
br_ln21              (br               ) [ 0000000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000]
tmp_s                (specregionbegin  ) [ 0000000110000]
zext_ln1116_2        (zext             ) [ 0000000000000]
add_ln1116           (add              ) [ 0000000000000]
trunc_ln1116         (trunc            ) [ 0000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000]
tmp_21               (bitconcatenate   ) [ 0000000000000]
sub_ln1116_1         (sub              ) [ 0000000110000]
add_ln26_1           (add              ) [ 0000000000000]
zext_ln1117_1        (zext             ) [ 0000000000000]
add_ln1117           (add              ) [ 0000000000000]
p_shl2_cast          (bitconcatenate   ) [ 0000000000000]
tmp_22               (bitconcatenate   ) [ 0000000000000]
zext_ln1117_2        (zext             ) [ 0000000000000]
sub_ln1117           (sub              ) [ 0000000110000]
br_ln24              (br               ) [ 0011111111111]
empty_56             (specregionend    ) [ 0000000000000]
br_ln18              (br               ) [ 0011111111111]
p_Val2_19            (phi              ) [ 0011111111111]
ch_0                 (phi              ) [ 0000000100000]
icmp_ln24            (icmp             ) [ 0011111111111]
empty_54             (speclooptripcount) [ 0000000000000]
ch                   (add              ) [ 0011111111111]
br_ln24              (br               ) [ 0000000000000]
zext_ln1116_3        (zext             ) [ 0000000000000]
zext_ln1116_4        (zext             ) [ 0000000000000]
add_ln1116_1         (add              ) [ 0000000000000]
tmp_39_cast          (bitconcatenate   ) [ 0000000000000]
add_ln1116_2         (add              ) [ 0000000000000]
zext_ln1116_5        (zext             ) [ 0000000000000]
conv_2_weights_V_add (getelementptr    ) [ 0000000010000]
add_ln1117_1         (add              ) [ 0000000000000]
zext_ln1117_3        (zext             ) [ 0000000000000]
input_V_addr         (getelementptr    ) [ 0000000010000]
empty_55             (specregionend    ) [ 0000000000000]
br_ln21              (br               ) [ 0011111111111]
specloopname_ln25    (specloopname     ) [ 0000000000000]
conv_2_weights_V_loa (load             ) [ 0000000000000]
sext_ln1116_1        (sext             ) [ 0000000000000]
input_V_load         (load             ) [ 0000000000000]
sext_ln1118          (sext             ) [ 0000000000000]
r_V                  (mul              ) [ 0000000000000]
sext_ln1118_1        (sext             ) [ 0000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000]
zext_ln728           (zext             ) [ 0000000000000]
zext_ln703           (zext             ) [ 0000000000000]
ret_V                (add              ) [ 0000000000000]
w_sum_V              (partselect       ) [ 0011111111111]
br_ln24              (br               ) [ 0011111111111]
p_Val2_15            (load             ) [ 0000000000000]
sext_ln1265          (sext             ) [ 0000000000000]
tmp_V_4              (add              ) [ 0000000000111]
icmp_ln885           (icmp             ) [ 0011111111111]
br_ln34              (br               ) [ 0000000000000]
p_Result_24          (bitselect        ) [ 0000000000010]
tmp_V                (sub              ) [ 0000000000000]
tmp_V_5              (select           ) [ 0000000000010]
p_Result_s           (partselect       ) [ 0000000000000]
p_Result_25          (bitconcatenate   ) [ 0000000000000]
l                    (cttz             ) [ 0000000000000]
sub_ln894            (sub              ) [ 0000000000010]
trunc_ln894          (trunc            ) [ 0000000000000]
lsb_index            (add              ) [ 0000000000000]
tmp_18               (partselect       ) [ 0000000000000]
icmp_ln897           (icmp             ) [ 0000000000000]
trunc_ln897          (trunc            ) [ 0000000000000]
sub_ln897            (sub              ) [ 0000000000000]
zext_ln897           (zext             ) [ 0000000000000]
lshr_ln897           (lshr             ) [ 0000000000000]
p_Result_21          (and              ) [ 0000000000000]
icmp_ln897_1         (icmp             ) [ 0000000000000]
a                    (and              ) [ 0000000000000]
tmp_19               (bitselect        ) [ 0000000000000]
xor_ln899            (xor              ) [ 0000000000000]
add_ln899            (add              ) [ 0000000000000]
p_Result_22          (bitselect        ) [ 0000000000000]
and_ln899            (and              ) [ 0000000000000]
or_ln899             (or               ) [ 0000000000000]
or_ln                (bitconcatenate   ) [ 0000000000010]
icmp_ln908           (icmp             ) [ 0000000000010]
trunc_ln893          (trunc            ) [ 0000000000010]
m                    (zext             ) [ 0000000000000]
zext_ln907_1         (zext             ) [ 0000000000000]
add_ln908            (add              ) [ 0000000000000]
lshr_ln908           (lshr             ) [ 0000000000000]
zext_ln908           (zext             ) [ 0000000000000]
sub_ln908            (sub              ) [ 0000000000000]
zext_ln908_1         (zext             ) [ 0000000000000]
shl_ln908            (shl              ) [ 0000000000000]
m_1                  (select           ) [ 0000000000000]
zext_ln911           (zext             ) [ 0000000000000]
m_2                  (add              ) [ 0000000000000]
m_5                  (partselect       ) [ 0000000000000]
m_6                  (zext             ) [ 0000000000000]
tmp_20               (bitselect        ) [ 0000000000000]
select_ln915         (select           ) [ 0000000000000]
sub_ln915            (sub              ) [ 0000000000000]
add_ln915            (add              ) [ 0000000000000]
tmp_2                (bitconcatenate   ) [ 0000000000000]
p_Result_26          (partset          ) [ 0000000000000]
bitcast_ln729        (bitcast          ) [ 0011111111001]
trunc_ln4            (partselect       ) [ 0000000000000]
icmp_ln924           (icmp             ) [ 0011111111001]
icmp_ln924_1         (icmp             ) [ 0011111111001]
or_ln924             (or               ) [ 0000000000000]
tmp_1                (dcmp             ) [ 0000000000000]
and_ln924            (and              ) [ 0011111111111]
br_ln34              (br               ) [ 0000000000000]
switch_ln35          (switch           ) [ 0000000000000]
store_ln35           (store            ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
store_ln35           (store            ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
store_ln35           (store            ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
store_ln35           (store            ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
store_ln35           (store            ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
br_ln35              (br               ) [ 0000000000000]
switch_ln37          (switch           ) [ 0000000000000]
store_ln37           (store            ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
store_ln37           (store            ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
store_ln37           (store            ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
store_ln37           (store            ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
store_ln37           (store            ) [ 0000000000000]
br_ln37              (br               ) [ 0000000000000]
br_ln0               (br               ) [ 0000000000000]
empty_57             (specregionend    ) [ 0000000000000]
br_ln14              (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_out_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str981"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2982"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3983"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4984"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5985"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6986"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="conv_out_0_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="conv_out_1_V_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_out_2_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="10" slack="0"/>
<pin id="206" dir="1" index="3" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_2_V_addr/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="conv_out_3_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_3_V_addr/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv_out_4_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_4_V_addr/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="conv_2_bias_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="1"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv_2_weights_V_add_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="11" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_V_add/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="input_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="11" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_V_loa/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="5"/>
<pin id="264" dir="0" index="1" bw="14" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 store_ln37/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="5"/>
<pin id="269" dir="0" index="1" bw="14" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 store_ln37/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="5"/>
<pin id="274" dir="0" index="1" bw="14" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 store_ln37/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="5"/>
<pin id="279" dir="0" index="1" bw="14" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 store_ln37/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="5"/>
<pin id="284" dir="0" index="1" bw="14" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 store_ln37/12 "/>
</bind>
</comp>

<comp id="292" class="1005" name="r_0_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="r_0_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="c_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="c_0_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="316" class="1005" name="phi_mul_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="1"/>
<pin id="318" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="phi_mul_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="9" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="phi_urem_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="phi_urem_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="4" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="f_0_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="f_0_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_Val2_s_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="14" slack="1"/>
<pin id="352" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_s_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="14" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="362" class="1005" name="wr_0_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="1"/>
<pin id="364" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="wr_0_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="2" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="373" class="1005" name="w_sum_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="1"/>
<pin id="375" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="w_sum_1_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="14" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="14" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="385" class="1005" name="wc_0_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="1"/>
<pin id="387" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="wc_0_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="2" slack="0"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="396" class="1005" name="p_Val2_19_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="1"/>
<pin id="398" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Val2_19_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="14" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_19/7 "/>
</bind>
</comp>

<comp id="408" class="1005" name="ch_0_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="1"/>
<pin id="410" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="ch_0_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln8_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="r_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln203_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_13_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln203_11_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln203_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln11_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="0"/>
<pin id="473" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln11_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="c_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_15_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="9" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="0" index="3" bw="5" slack="0"/>
<pin id="493" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln203_12_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln203_13_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln203_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="1"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_30_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="7" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30_cast/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln203_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="1"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_32_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="0" index="1" bw="6" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32_cast/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln14_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="f_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln26_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln203_14_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln203_15_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln203_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="1"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_7/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln203_16_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln203_8_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="1"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_8/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln203_17_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln39_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln39_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="4" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln39_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln18_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln18_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="wr_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln1116_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_16_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln1116_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sub_ln1116_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln1116_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln26_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="3"/>
<pin id="644" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln1117_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="mul_ln1117_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1117/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln21_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln21_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="wc_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln1116_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln1116_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="5" slack="1"/>
<pin id="680" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln1116_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_shl_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="0" index="1" bw="4" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_21_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="0" index="1" bw="6" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sub_ln1116_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="0"/>
<pin id="704" dir="0" index="1" bw="7" slack="0"/>
<pin id="705" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln26_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="3"/>
<pin id="710" dir="0" index="1" bw="2" slack="0"/>
<pin id="711" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln1117_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln1117_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="1"/>
<pin id="721" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_shl2_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="11" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_22_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="9" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln1117_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="0"/>
<pin id="741" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sub_ln1117_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="9" slack="0"/>
<pin id="746" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln24_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="0"/>
<pin id="751" dir="0" index="1" bw="2" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="ch_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln1116_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="3" slack="0"/>
<pin id="763" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln1116_4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="0"/>
<pin id="767" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln1116_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="0" index="1" bw="7" slack="1"/>
<pin id="772" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_39_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="0"/>
<pin id="776" dir="0" index="1" bw="7" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39_cast/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln1116_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="3"/>
<pin id="784" dir="0" index="1" bw="11" slack="0"/>
<pin id="785" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/7 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln1116_5_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln1117_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="0"/>
<pin id="794" dir="0" index="1" bw="11" slack="1"/>
<pin id="795" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln1117_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="11" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln1116_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="10" slack="0"/>
<pin id="804" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1118_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="0"/>
<pin id="808" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln1118_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="24" slack="0"/>
<pin id="812" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="lhs_V_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="22" slack="0"/>
<pin id="815" dir="0" index="1" bw="14" slack="1"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln728_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="22" slack="0"/>
<pin id="823" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln703_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="24" slack="0"/>
<pin id="827" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="ret_V_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="22" slack="0"/>
<pin id="831" dir="0" index="1" bw="28" slack="0"/>
<pin id="832" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="835" class="1004" name="w_sum_V_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="14" slack="0"/>
<pin id="837" dir="0" index="1" bw="29" slack="0"/>
<pin id="838" dir="0" index="2" bw="5" slack="0"/>
<pin id="839" dir="0" index="3" bw="6" slack="0"/>
<pin id="840" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/8 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sext_ln1265_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_V_4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="14" slack="1"/>
<pin id="852" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln885_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="14" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="p_Result_24_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="14" slack="1"/>
<pin id="864" dir="0" index="2" bw="5" slack="0"/>
<pin id="865" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/10 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_V_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="14" slack="1"/>
<pin id="871" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_V_5_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="14" slack="0"/>
<pin id="876" dir="0" index="2" bw="14" slack="1"/>
<pin id="877" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_Result_s_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="14" slack="0"/>
<pin id="882" dir="0" index="1" bw="14" slack="0"/>
<pin id="883" dir="0" index="2" bw="5" slack="0"/>
<pin id="884" dir="0" index="3" bw="1" slack="0"/>
<pin id="885" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_Result_25_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="0" index="2" bw="14" slack="0"/>
<pin id="894" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="l_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sub_ln894_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln894_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="lsb_index_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/10 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_18_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="31" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="0" index="3" bw="6" slack="0"/>
<pin id="927" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln897_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="31" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/10 "/>
</bind>
</comp>

<comp id="938" class="1004" name="trunc_ln897_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sub_ln897_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="0"/>
<pin id="944" dir="0" index="1" bw="4" slack="0"/>
<pin id="945" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/10 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln897_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="0"/>
<pin id="950" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="lshr_ln897_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="4" slack="0"/>
<pin id="955" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="p_Result_21_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="14" slack="0"/>
<pin id="960" dir="0" index="1" bw="14" slack="0"/>
<pin id="961" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_21/10 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln897_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="14" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="a_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_19_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="0" index="2" bw="6" slack="0"/>
<pin id="980" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="984" class="1004" name="xor_ln899_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/10 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln899_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="7" slack="0"/>
<pin id="992" dir="0" index="1" bw="14" slack="0"/>
<pin id="993" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_Result_22_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="14" slack="0"/>
<pin id="999" dir="0" index="2" bw="14" slack="0"/>
<pin id="1000" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="and_ln899_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="or_ln899_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/10 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="or_ln_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/10 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="icmp_ln908_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/10 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="trunc_ln893_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/10 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="m_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="14" slack="1"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="zext_ln907_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="14" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/11 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="add_ln908_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="1"/>
<pin id="1043" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/11 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="lshr_ln908_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="14" slack="0"/>
<pin id="1047" dir="0" index="1" bw="32" slack="0"/>
<pin id="1048" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/11 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="zext_ln908_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/11 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sub_ln908_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="7" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="1"/>
<pin id="1058" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/11 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln908_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/11 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="shl_ln908_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="14" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/11 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="m_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="0" index="2" bw="64" slack="0"/>
<pin id="1074" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/11 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln911_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/11 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="m_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="64" slack="0"/>
<pin id="1083" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/11 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="m_5_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="63" slack="0"/>
<pin id="1088" dir="0" index="1" bw="64" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="0" index="3" bw="7" slack="0"/>
<pin id="1091" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/11 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="m_6_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="63" slack="0"/>
<pin id="1098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/11 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_20_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="64" slack="0"/>
<pin id="1103" dir="0" index="2" bw="7" slack="0"/>
<pin id="1104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="select_ln915_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="11" slack="0"/>
<pin id="1111" dir="0" index="2" bw="11" slack="0"/>
<pin id="1112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/11 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="sub_ln915_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="4" slack="0"/>
<pin id="1118" dir="0" index="1" bw="11" slack="1"/>
<pin id="1119" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/11 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln915_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="11" slack="0"/>
<pin id="1123" dir="0" index="1" bw="11" slack="0"/>
<pin id="1124" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/11 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_2_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="12" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="1"/>
<pin id="1130" dir="0" index="2" bw="11" slack="0"/>
<pin id="1131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="p_Result_26_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="64" slack="0"/>
<pin id="1136" dir="0" index="1" bw="63" slack="0"/>
<pin id="1137" dir="0" index="2" bw="12" slack="0"/>
<pin id="1138" dir="0" index="3" bw="7" slack="0"/>
<pin id="1139" dir="0" index="4" bw="7" slack="0"/>
<pin id="1140" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/11 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="bitcast_ln729_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="64" slack="0"/>
<pin id="1148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/11 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="trunc_ln4_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="52" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="0"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="0" index="3" bw="7" slack="0"/>
<pin id="1156" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/11 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="icmp_ln924_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="11" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/11 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="icmp_ln924_1_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="52" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/11 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="or_ln924_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="0" index="1" bw="1" slack="1"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/12 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="and_ln924_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="1" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/12 "/>
</bind>
</comp>

<comp id="1183" class="1007" name="r_V_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="10" slack="0"/>
<pin id="1185" dir="0" index="1" bw="14" slack="0"/>
<pin id="1186" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="r_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="4" slack="0"/>
<pin id="1195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1198" class="1005" name="sub_ln203_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="7" slack="1"/>
<pin id="1200" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="zext_ln11_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="6" slack="1"/>
<pin id="1205" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="add_ln11_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="9" slack="0"/>
<pin id="1210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="c_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="0"/>
<pin id="1218" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_30_cast_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="11" slack="1"/>
<pin id="1223" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_cast "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_32_cast_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="10" slack="1"/>
<pin id="1228" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_cast "/>
</bind>
</comp>

<comp id="1234" class="1005" name="f_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="0"/>
<pin id="1236" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1239" class="1005" name="zext_ln26_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="64" slack="1"/>
<pin id="1241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="zext_ln203_15_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="11" slack="3"/>
<pin id="1246" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203_15 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="conv_out_0_V_addr_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="10" slack="5"/>
<pin id="1251" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr "/>
</bind>
</comp>

<comp id="1254" class="1005" name="conv_out_1_V_addr_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="9" slack="5"/>
<pin id="1256" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr "/>
</bind>
</comp>

<comp id="1259" class="1005" name="conv_out_2_V_addr_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="9" slack="5"/>
<pin id="1261" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_2_V_addr "/>
</bind>
</comp>

<comp id="1264" class="1005" name="conv_out_3_V_addr_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="9" slack="5"/>
<pin id="1266" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_3_V_addr "/>
</bind>
</comp>

<comp id="1269" class="1005" name="conv_out_4_V_addr_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="9" slack="5"/>
<pin id="1271" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_4_V_addr "/>
</bind>
</comp>

<comp id="1274" class="1005" name="select_ln39_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="4" slack="1"/>
<pin id="1276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="wr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="2" slack="0"/>
<pin id="1284" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="sext_ln1116_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="6" slack="1"/>
<pin id="1289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="mul_ln1117_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1117 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="conv_2_bias_V_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="4" slack="1"/>
<pin id="1299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_V_addr "/>
</bind>
</comp>

<comp id="1305" class="1005" name="wc_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="2" slack="0"/>
<pin id="1307" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1310" class="1005" name="sub_ln1116_1_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="7" slack="1"/>
<pin id="1312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1116_1 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="sub_ln1117_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="11" slack="1"/>
<pin id="1317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="ch_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="3" slack="0"/>
<pin id="1325" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1328" class="1005" name="conv_2_weights_V_add_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="10" slack="1"/>
<pin id="1330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_add "/>
</bind>
</comp>

<comp id="1333" class="1005" name="input_V_addr_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="10" slack="1"/>
<pin id="1335" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1338" class="1005" name="w_sum_V_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="14" slack="1"/>
<pin id="1340" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_V_4_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="14" slack="1"/>
<pin id="1345" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="icmp_ln885_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="3"/>
<pin id="1357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="p_Result_24_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="tmp_V_5_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="14" slack="1"/>
<pin id="1366" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="sub_ln894_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="or_ln_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1381" class="1005" name="icmp_ln908_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="trunc_ln893_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="11" slack="1"/>
<pin id="1388" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="bitcast_ln729_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="64" slack="1"/>
<pin id="1393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="icmp_ln924_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="icmp_ln924_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="68" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="236" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="243" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="288"><net_src comp="72" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="289"><net_src comp="72" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="72" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="383"><net_src comp="350" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="377" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="406"><net_src comp="373" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="182" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="296" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="18" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="296" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="24" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="296" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="296" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="436" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="296" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="320" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="308" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="18" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="308" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="320" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="501"><net_src comp="488" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="488" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="16" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="498" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="16" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="343" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="343" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="343" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="343" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="343" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="570"><net_src comp="548" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="578"><net_src comp="571" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="583"><net_src comp="327" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="24" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="579" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="16" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="366" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="366" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="74" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="366" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="366" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="82" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="366" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="615" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="599" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="292" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="84" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="389" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="389" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="74" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="389" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="389" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="88" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="90" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="699"><net_src comp="92" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="677" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="38" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="686" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="694" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="304" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="657" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="94" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="718" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="90" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="96" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="718" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="38" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="723" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="412" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="98" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="412" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="102" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="412" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="412" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="761" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="52" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="16" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="774" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="782" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="796"><net_src comp="765" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="792" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="805"><net_src comp="250" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="256" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="818"><net_src comp="106" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="396" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="108" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="824"><net_src comp="813" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="810" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="821" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="841"><net_src comp="110" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="50" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="112" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="848"><net_src comp="230" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="350" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="72" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="114" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="116" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="72" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="861" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="868" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="886"><net_src comp="118" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="873" pin="3"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="116" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="120" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="895"><net_src comp="122" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="124" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="880" pin="4"/><net_sink comp="890" pin=2"/></net>

<net id="903"><net_src comp="126" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="890" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="128" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="910"><net_src comp="130" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="898" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="132" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="906" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="928"><net_src comp="134" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="136" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="138" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="936"><net_src comp="922" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="140" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="906" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="142" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="942" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="144" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="948" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="873" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="952" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="72" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="932" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="964" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="146" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="916" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="138" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="128" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="148" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="912" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1001"><net_src comp="150" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="873" pin="3"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="990" pin="2"/><net_sink comp="996" pin=2"/></net>

<net id="1008"><net_src comp="996" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="984" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="970" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="152" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="140" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=2"/></net>

<net id="1028"><net_src comp="916" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="120" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="898" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1044"><net_src comp="154" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="1037" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1040" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1054"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1059"><net_src comp="156" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1063"><net_src comp="1055" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1034" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="1051" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1076"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=2"/></net>

<net id="1084"><net_src comp="1077" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1070" pin="3"/><net_sink comp="1080" pin=1"/></net>

<net id="1092"><net_src comp="158" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1094"><net_src comp="136" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1095"><net_src comp="160" pin="0"/><net_sink comp="1086" pin=3"/></net>

<net id="1099"><net_src comp="1086" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1105"><net_src comp="162" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1080" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="156" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1113"><net_src comp="1100" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="164" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="166" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1120"><net_src comp="168" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="1116" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1108" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1132"><net_src comp="170" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=2"/></net>

<net id="1141"><net_src comp="172" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1096" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1143"><net_src comp="1127" pin="3"/><net_sink comp="1134" pin=2"/></net>

<net id="1144"><net_src comp="174" pin="0"/><net_sink comp="1134" pin=3"/></net>

<net id="1145"><net_src comp="160" pin="0"/><net_sink comp="1134" pin=4"/></net>

<net id="1149"><net_src comp="1134" pin="5"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1157"><net_src comp="176" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="1080" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="136" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="174" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1165"><net_src comp="1121" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="178" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="1151" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="180" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1181"><net_src comp="1173" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="419" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="802" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="806" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1189"><net_src comp="1183" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="1196"><net_src comp="430" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1201"><net_src comp="452" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1206"><net_src comp="466" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1211"><net_src comp="470" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1219"><net_src comp="482" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1224"><net_src comp="511" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1229"><net_src comp="524" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1237"><net_src comp="538" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1242"><net_src comp="544" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1247"><net_src comp="552" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1252"><net_src comp="188" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1257"><net_src comp="195" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1262"><net_src comp="202" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1267"><net_src comp="209" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1272"><net_src comp="216" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1277"><net_src comp="591" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1285"><net_src comp="609" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1290"><net_src comp="637" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1295"><net_src comp="651" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1300"><net_src comp="223" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1308"><net_src comp="667" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1313"><net_src comp="702" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1318"><net_src comp="743" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1326"><net_src comp="755" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1331"><net_src comp="236" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1336"><net_src comp="243" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1341"><net_src comp="835" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1346"><net_src comp="849" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1349"><net_src comp="1343" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="1350"><net_src comp="1343" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1351"><net_src comp="1343" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1352"><net_src comp="1343" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1353"><net_src comp="1343" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1354"><net_src comp="1343" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1358"><net_src comp="855" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="861" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1367"><net_src comp="873" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1373"><net_src comp="906" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1379"><net_src comp="1016" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1384"><net_src comp="1024" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1389"><net_src comp="1030" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1394"><net_src comp="1146" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1399"><net_src comp="1161" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1404"><net_src comp="1167" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0_V | {12 }
	Port: conv_out_1_V | {12 }
	Port: conv_out_2_V | {12 }
	Port: conv_out_3_V | {12 }
	Port: conv_out_4_V | {12 }
 - Input state : 
	Port: conv_2 : input_V | {7 8 }
	Port: conv_2 : conv_2_weights_V | {7 8 }
	Port: conv_2 : conv_2_bias_V | {5 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		zext_ln203 : 1
		tmp_13 : 1
		zext_ln203_11 : 2
		sub_ln203 : 3
		tmp_14 : 1
		zext_ln11 : 2
	State 3
		add_ln11 : 1
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		tmp_15 : 1
		zext_ln203_12 : 2
		zext_ln203_13 : 2
		add_ln203 : 3
		tmp_30_cast : 4
		add_ln203_6 : 3
		tmp_32_cast : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln203_14 : 1
		zext_ln203_15 : 1
		add_ln203_7 : 2
		zext_ln203_16 : 3
		conv_out_0_V_addr : 4
		add_ln203_8 : 2
		zext_ln203_17 : 3
		conv_out_1_V_addr : 4
		conv_out_2_V_addr : 4
		conv_out_3_V_addr : 4
		conv_out_4_V_addr : 4
		icmp_ln39 : 1
		select_ln39 : 2
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln1116 : 1
		tmp_16 : 1
		zext_ln1116_1 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln26 : 2
		zext_ln1117 : 3
		mul_ln1117 : 4
		p_Val2_15 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_2 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl : 4
		tmp_21 : 3
		sub_ln1116_1 : 5
		add_ln26_1 : 2
		zext_ln1117_1 : 3
		add_ln1117 : 4
		p_shl2_cast : 5
		tmp_22 : 5
		zext_ln1117_2 : 6
		sub_ln1117 : 7
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln1116_3 : 1
		zext_ln1116_4 : 1
		add_ln1116_1 : 2
		tmp_39_cast : 3
		add_ln1116_2 : 4
		zext_ln1116_5 : 5
		conv_2_weights_V_add : 6
		add_ln1117_1 : 2
		zext_ln1117_3 : 3
		input_V_addr : 4
		conv_2_weights_V_loa : 7
		input_V_load : 5
	State 8
		sext_ln1116_1 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_1 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 9
		sext_ln1265 : 1
		tmp_V_4 : 2
		icmp_ln885 : 3
		br_ln34 : 4
	State 10
		tmp_V_5 : 1
		p_Result_s : 2
		p_Result_25 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_18 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_21 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_19 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_22 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 11
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_20 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_2 : 8
		p_Result_26 : 9
		bitcast_ln729 : 10
		trunc_ln4 : 5
		icmp_ln924 : 8
		icmp_ln924_1 : 6
		tmp_1 : 11
	State 12
		and_ln924 : 1
		br_ln34 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_419      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |       r_fu_430       |    0    |    0    |    13   |
|          |    add_ln11_fu_470   |    0    |    0    |    15   |
|          |       c_fu_482       |    0    |    0    |    13   |
|          |   add_ln203_fu_506   |    0    |    0    |    15   |
|          |  add_ln203_6_fu_519  |    0    |    0    |    15   |
|          |       f_fu_538       |    0    |    0    |    15   |
|          |  add_ln203_7_fu_556  |    0    |    0    |    13   |
|          |  add_ln203_8_fu_566  |    0    |    0    |    14   |
|          |    add_ln39_fu_579   |    0    |    0    |    13   |
|          |       wr_fu_609      |    0    |    0    |    10   |
|          |    add_ln26_fu_641   |    0    |    0    |    13   |
|          |       wc_fu_667      |    0    |    0    |    10   |
|    add   |   add_ln1116_fu_677  |    0    |    0    |    15   |
|          |   add_ln26_1_fu_708  |    0    |    0    |    13   |
|          |   add_ln1117_fu_718  |    0    |    0    |    15   |
|          |       ch_fu_755      |    0    |    0    |    12   |
|          |  add_ln1116_1_fu_769 |    0    |    0    |    15   |
|          |  add_ln1116_2_fu_782 |    0    |    0    |    13   |
|          |  add_ln1117_1_fu_792 |    0    |    0    |    13   |
|          |     ret_V_fu_829     |    0    |    0    |    35   |
|          |    tmp_V_4_fu_849    |    0    |    0    |    19   |
|          |   lsb_index_fu_916   |    0    |    0    |    39   |
|          |   add_ln899_fu_990   |    0    |    0    |    19   |
|          |   add_ln908_fu_1040  |    0    |    0    |    39   |
|          |      m_2_fu_1080     |    0    |    0    |    71   |
|          |   add_ln915_fu_1121  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln203_fu_452   |    0    |    0    |    15   |
|          |   sub_ln1116_fu_631  |    0    |    0    |    13   |
|          |  sub_ln1116_1_fu_702 |    0    |    0    |    15   |
|          |   sub_ln1117_fu_743  |    0    |    0    |    13   |
|    sub   |     tmp_V_fu_868     |    0    |    0    |    19   |
|          |   sub_ln894_fu_906   |    0    |    0    |    39   |
|          |   sub_ln897_fu_942   |    0    |    0    |    13   |
|          |   sub_ln908_fu_1055  |    0    |    0    |    39   |
|          |   sub_ln915_fu_1116  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_424   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_476   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_532   |    0    |    0    |    11   |
|          |   icmp_ln39_fu_585   |    0    |    0    |    9    |
|          |   icmp_ln18_fu_603   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_661   |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_749   |    0    |    0    |    9    |
|          |   icmp_ln885_fu_855  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_932  |    0    |    0    |    18   |
|          |  icmp_ln897_1_fu_964 |    0    |    0    |    13   |
|          |  icmp_ln908_fu_1024  |    0    |    0    |    18   |
|          |  icmp_ln924_fu_1161  |    0    |    0    |    13   |
|          | icmp_ln924_1_fu_1167 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_952  |    0    |    0    |    11   |
|          |  lshr_ln908_fu_1045  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_1064  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln39_fu_591  |    0    |    0    |    4    |
|  select  |    tmp_V_5_fu_873    |    0    |    0    |    14   |
|          |      m_1_fu_1070     |    0    |    0    |    64   |
|          | select_ln915_fu_1108 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_898       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_21_fu_958  |    0    |    0    |    14   |
|    and   |       a_fu_970       |    0    |    0    |    2    |
|          |   and_ln899_fu_1004  |    0    |    0    |    2    |
|          |   and_ln924_fu_1177  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1117_fu_651  |    0    |    0    |    17   |
|          |      r_V_fu_1183     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |   or_ln899_fu_1010   |    0    |    0    |    2    |
|          |   or_ln924_fu_1173   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_984   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_436  |    0    |    0    |    0    |
|          | zext_ln203_11_fu_448 |    0    |    0    |    0    |
|          |   zext_ln11_fu_466   |    0    |    0    |    0    |
|          | zext_ln203_12_fu_498 |    0    |    0    |    0    |
|          | zext_ln203_13_fu_502 |    0    |    0    |    0    |
|          |   zext_ln26_fu_544   |    0    |    0    |    0    |
|          | zext_ln203_14_fu_548 |    0    |    0    |    0    |
|          | zext_ln203_15_fu_552 |    0    |    0    |    0    |
|          | zext_ln203_16_fu_561 |    0    |    0    |    0    |
|          | zext_ln203_17_fu_571 |    0    |    0    |    0    |
|          |   zext_ln18_fu_599   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_615  |    0    |    0    |    0    |
|          | zext_ln1116_1_fu_627 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_647  |    0    |    0    |    0    |
|          |   zext_ln21_fu_657   |    0    |    0    |    0    |
|   zext   | zext_ln1116_2_fu_673 |    0    |    0    |    0    |
|          | zext_ln1117_1_fu_714 |    0    |    0    |    0    |
|          | zext_ln1117_2_fu_739 |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_761 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_765 |    0    |    0    |    0    |
|          | zext_ln1116_5_fu_787 |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_797 |    0    |    0    |    0    |
|          |   zext_ln728_fu_821  |    0    |    0    |    0    |
|          |   zext_ln703_fu_825  |    0    |    0    |    0    |
|          |   zext_ln897_fu_948  |    0    |    0    |    0    |
|          |       m_fu_1034      |    0    |    0    |    0    |
|          | zext_ln907_1_fu_1037 |    0    |    0    |    0    |
|          |  zext_ln908_fu_1051  |    0    |    0    |    0    |
|          | zext_ln908_1_fu_1060 |    0    |    0    |    0    |
|          |  zext_ln911_fu_1077  |    0    |    0    |    0    |
|          |      m_6_fu_1096     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_13_fu_440    |    0    |    0    |    0    |
|          |     tmp_14_fu_458    |    0    |    0    |    0    |
|          |  tmp_30_cast_fu_511  |    0    |    0    |    0    |
|          |  tmp_32_cast_fu_524  |    0    |    0    |    0    |
|          |     tmp_16_fu_619    |    0    |    0    |    0    |
|          |     p_shl_fu_686     |    0    |    0    |    0    |
|bitconcatenate|     tmp_21_fu_694    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_723  |    0    |    0    |    0    |
|          |     tmp_22_fu_731    |    0    |    0    |    0    |
|          |  tmp_39_cast_fu_774  |    0    |    0    |    0    |
|          |     lhs_V_fu_813     |    0    |    0    |    0    |
|          |  p_Result_25_fu_890  |    0    |    0    |    0    |
|          |     or_ln_fu_1016    |    0    |    0    |    0    |
|          |     tmp_2_fu_1127    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_15_fu_488    |    0    |    0    |    0    |
|          |    w_sum_V_fu_835    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_880  |    0    |    0    |    0    |
|          |     tmp_18_fu_922    |    0    |    0    |    0    |
|          |      m_5_fu_1086     |    0    |    0    |    0    |
|          |   trunc_ln4_fu_1151  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_637  |    0    |    0    |    0    |
|          | sext_ln1116_1_fu_802 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_fu_806  |    0    |    0    |    0    |
|          | sext_ln1118_1_fu_810 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_845  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_682 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_912  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_938  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_1030 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_24_fu_861  |    0    |    0    |    0    |
| bitselect|     tmp_19_fu_976    |    0    |    0    |    0    |
|          |  p_Result_22_fu_996  |    0    |    0    |    0    |
|          |    tmp_20_fu_1100    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_26_fu_1134 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   170   |   1686  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln11_reg_1208      |    9   |
|    bitcast_ln729_reg_1391   |   64   |
|         c_0_reg_304         |    4   |
|          c_reg_1216         |    4   |
|         ch_0_reg_408        |    3   |
|         ch_reg_1323         |    3   |
| conv_2_bias_V_addr_reg_1297 |    4   |
|conv_2_weights_V_add_reg_1328|   10   |
|  conv_out_0_V_addr_reg_1249 |   10   |
|  conv_out_1_V_addr_reg_1254 |    9   |
|  conv_out_2_V_addr_reg_1259 |    9   |
|  conv_out_3_V_addr_reg_1264 |    9   |
|  conv_out_4_V_addr_reg_1269 |    9   |
|         f_0_reg_339         |    5   |
|          f_reg_1234         |    5   |
|     icmp_ln885_reg_1355     |    1   |
|     icmp_ln908_reg_1381     |    1   |
|    icmp_ln924_1_reg_1401    |    1   |
|     icmp_ln924_reg_1396     |    1   |
|    input_V_addr_reg_1333    |   10   |
|     mul_ln1117_reg_1292     |    8   |
|        or_ln_reg_1376       |   32   |
|     p_Result_24_reg_1359    |    1   |
|      p_Val2_19_reg_396      |   14   |
|       p_Val2_s_reg_350      |   14   |
|       phi_mul_reg_316       |    9   |
|       phi_urem_reg_327      |    4   |
|         r_0_reg_292         |    4   |
|          r_reg_1193         |    4   |
|     select_ln39_reg_1274    |    4   |
|     sext_ln1116_reg_1287    |    6   |
|    sub_ln1116_1_reg_1310    |    7   |
|     sub_ln1117_reg_1315     |   11   |
|      sub_ln203_reg_1198     |    7   |
|      sub_ln894_reg_1370     |   32   |
|     tmp_30_cast_reg_1221    |   11   |
|     tmp_32_cast_reg_1226    |   10   |
|       tmp_V_4_reg_1343      |   14   |
|       tmp_V_5_reg_1364      |   14   |
|     trunc_ln893_reg_1386    |   11   |
|       w_sum_1_reg_373       |   14   |
|       w_sum_V_reg_1338      |   14   |
|         wc_0_reg_385        |    2   |
|         wc_reg_1305         |    2   |
|         wr_0_reg_362        |    2   |
|         wr_reg_1282         |    2   |
|      zext_ln11_reg_1203     |    6   |
|    zext_ln203_15_reg_1244   |   11   |
|      zext_ln26_reg_1239     |   64   |
+-----------------------------+--------+
|            Total            |   505  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_230 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_250 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_262 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_267 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_272 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_277 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_282 |  p1  |   2  |  14  |   28   ||    9    |
|    r_0_reg_292    |  p0  |   2  |   4  |    8   ||    9    |
|    c_0_reg_304    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_urem_reg_327 |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_350 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_419    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   368  ||  22.997 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   170  |  1686  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   117  |
|  Register |    -   |    -   |   505  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   22   |   675  |  1803  |
+-----------+--------+--------+--------+--------+
