<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIRegisterInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIRegisterInfo.cpp - SI Register Information ---------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief SI implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a115ac9ec310fa1ba5cb1b7ea635b6a8e">   28</a></span>&#160;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ac9ec310fa1ba5cb1b7ea635b6a8e">SIRegisterInfo::SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;: <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a>(st)</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  { }</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">   32</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">SIRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::EXEC);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="comment">// EXEC_LO and EXEC_HI could be allocated and used as regular register,</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="comment">// but this seems likely to result in bugs, so I&#39;m marking them as reserved.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::EXEC_LO);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::EXEC_HI);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::INDIRECT_BASE_ADDR);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::FLAT_SCR);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::FLAT_SCR_LO);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::FLAT_SCR_HI);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">// Reserve some VGPRs to use as temp registers in case we have to spill VGPRs</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VGPR255);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VGPR254);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a78aaacf7e144413dd24d6ba681de79f8">   53</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a78aaacf7e144413dd24d6ba681de79f8">SIRegisterInfo::getRegPressureSetLimit</a>(<span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// FIXME: We should adjust the max number of waves based on LDS size.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">unsigned</span> SGPRLimit = <a class="code" href="structllvm_1_1SIRegisterInfo.html#ade3a23019db0710ad7732f0715181615">getNumSGPRsAllowed</a>(<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a33a1f0248cb395a004f6ca08f0ab77a9">getMaxWavesPerCU</a>());</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">unsigned</span> VGPRLimit = <a class="code" href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">getNumVGPRsAllowed</a>(<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a33a1f0248cb395a004f6ca08f0ab77a9">getMaxWavesPerCU</a>());</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">for</span> (regclass_iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = regclass_begin(), E = regclass_end();</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordtype">unsigned</span> NumSubRegs = std::max((<span class="keywordtype">int</span>)(*I)-&gt;getSize() / 4, 1);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordtype">unsigned</span> Limit;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">isSGPRClass</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      Limit = SGPRLimit / NumSubRegs;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      Limit = VGPRLimit / NumSubRegs;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    }</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> *Sets = getRegClassPressureSets(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Sets);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; Sets[i] != -1; ++i) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <span class="keywordflow">if</span> (Sets[i] == (<span class="keywordtype">int</span>)Idx)</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keywordflow">return</span> Limit;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    }</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">return</span> 256;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">   81</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">SIRegisterInfo::requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">return</span> Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>()-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#af3ff0e4de58fa083458d9336b9c92699">hasStackObjects</a>();</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">   85</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<span class="keywordtype">unsigned</span> Op) {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">switch</span> (Op) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid spill opcode&quot;</span>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keywordtype">void</span> SIRegisterInfo::buildScratchLoadStore(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                           <span class="keywordtype">unsigned</span> LoadStoreOp,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                           <span class="keywordtype">unsigned</span> ScratchRsrcReg,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                           <span class="keywordtype">unsigned</span> ScratchOffset,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                           int64_t Offset,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af06d68ac98775c7fb39da9add95284db">getInstrInfo</a>());</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>();</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = MI-&gt;getDebugLoc();</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">bool</span> IsLoad = TII-&gt;get(LoadStoreOp).mayLoad();</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">bool</span> RanOutOfSGPRs = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">unsigned</span> SOffset = ScratchOffset;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(MI-&gt;getOpcode());</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">unsigned</span> Size = NumSubRegs * 4;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">if</span> (!isUInt&lt;12&gt;(Offset + Size)) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    SOffset = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">scavengeRegister</a>(&amp;AMDGPU::SGPR_32RegClass, MI, 0);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">if</span> (SOffset == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      RanOutOfSGPRs = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      SOffset = AMDGPU::SGPR0;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_ADD_U32), SOffset)</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            .addReg(ScratchOffset)</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    Offset = 0;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">if</span> (RanOutOfSGPRs)</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;Ran out of SGPRs for spilling VGPRS&quot;</span>);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i != e; ++i, Offset += 4) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordtype">unsigned</span> SubReg = NumSubRegs &gt; 1 ?</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(Value, &amp;AMDGPU::VGPR_32RegClass, i) :</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        Value;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordtype">bool</span> IsKill = (i == e - 1);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(LoadStoreOp))</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            .addReg(SubReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(IsLoad))</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            .addReg(ScratchRsrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill))</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            .addImm(Offset)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SOffset)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0) <span class="comment">// glc</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0) <span class="comment">// slc</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0) <span class="comment">// tfe</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Value, <a class="code" href="namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(IsLoad));</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  }</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">  174</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">SIRegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                        <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                        <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#af06d68ac98775c7fb39da9add95284db">getInstrInfo</a>());</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;getDebugLoc();</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FIOp = MI-&gt;getOperand(FIOperandNum);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">int</span> Index = MI-&gt;getOperand(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">getIndex</a>();</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;getOpcode()) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// SGPR register spill</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE: {</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(MI-&gt;getOpcode());</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i &lt; e; ++i) {</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordtype">unsigned</span> SubReg = <a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(MI-&gt;getOperand(0).getReg(),</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                           &amp;AMDGPU::SGPR_32RegClass, i);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill =</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">getSpilledReg</a>(MF, Index, i);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">if</span> (Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a> == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;           <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>();</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;           Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;Ran out of VGPRs for spilling SGPR&quot;</span>);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        }</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_WRITELANE_B32), Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>)</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                .addReg(SubReg)</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      }</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// SGPR register restore</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE: {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(MI-&gt;getOpcode());</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i &lt; e; ++i) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="keywordtype">unsigned</span> SubReg = <a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(MI-&gt;getOperand(0).getReg(),</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                           &amp;AMDGPU::SGPR_32RegClass, i);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keywordtype">bool</span> isM0 = SubReg == AMDGPU::M0;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill =</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">getSpilledReg</a>(MF, Index, i);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">if</span> (Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a> == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;           <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>();</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;           Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;Ran out of VGPRs for spilling SGPR&quot;</span>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        }</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">if</span> (isM0)</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;          SubReg = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">scavengeRegister</a>(&amp;AMDGPU::SGPR_32RegClass, MI, 0);</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_READLANE_B32), SubReg)</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                .addReg(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>)</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>)</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(MI-&gt;getOperand(0).getReg(), <a class="code" href="namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">if</span> (isM0) {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;          <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_MOV_B32), AMDGPU::M0)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                  .addReg(SubReg);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">insertNOPs</a>(MI, 3);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      MI-&gt;eraseFromParent();</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    }</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// VGPR register spill</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      buildScratchLoadStore(MI, AMDGPU::BUFFER_STORE_DWORD_OFFSET,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(*MI, AMDGPU::OpName::src)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(*MI, AMDGPU::OpName::scratch_rsrc)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(*MI, AMDGPU::OpName::scratch_offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;             FrameInfo-&gt;getObjectOffset(Index), RS);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      MI-&gt;eraseFromParent();</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE: {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      buildScratchLoadStore(MI, AMDGPU::BUFFER_LOAD_DWORD_OFFSET,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(*MI, AMDGPU::OpName::dst)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(*MI, AMDGPU::OpName::scratch_rsrc)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(*MI, AMDGPU::OpName::scratch_offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            FrameInfo-&gt;getObjectOffset(Index), RS);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      MI-&gt;eraseFromParent();</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">default</span>: {</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      int64_t Offset = FrameInfo-&gt;getObjectOffset(Index);</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Offset);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">isImmOperandLegal</a>(MI, FIOperandNum, FIOp)) {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="keywordtype">unsigned</span> TmpReg = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, MI, SPAdj);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, MI-&gt;getDebugLoc(),</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                TII-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                .addImm(Offset);</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(TmpReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      }</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    }</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  }</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">  296</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="code" href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">SIRegisterInfo::getCFGStructurizerRegClass</a>(</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                                                   <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">switch</span>(VT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>: <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">  304</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">SIRegisterInfo::getHWRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">return</span> getEncodingValue(Reg) &amp; 0xff;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;}</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">  308</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">SIRegisterInfo::getPhysRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg));</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BaseClasses[] = {</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    &amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    &amp;AMDGPU::SReg_32RegClass,</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    &amp;AMDGPU::VReg_64RegClass,</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    &amp;AMDGPU::SReg_64RegClass,</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    &amp;AMDGPU::VReg_96RegClass,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    &amp;AMDGPU::VReg_128RegClass,</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    &amp;AMDGPU::SReg_128RegClass,</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    &amp;AMDGPU::VReg_256RegClass,</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    &amp;AMDGPU::SReg_256RegClass,</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    &amp;AMDGPU::VReg_512RegClass</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  };</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BaseClass : BaseClasses) {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">if</span> (BaseClass-&gt;contains(Reg)) {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">return</span> BaseClass;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  }</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;}</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">  332</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">SIRegisterInfo::hasVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VGPR_32RegClass, RC) ||</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_64RegClass, RC) ||</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_96RegClass, RC) ||</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_128RegClass, RC) ||</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_256RegClass, RC) ||</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;         getCommonSubClass(&amp;AMDGPU::VReg_512RegClass, RC);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;}</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">  341</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">SIRegisterInfo::getEquivalentVGPRClass</a>(</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(SRC)) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">return</span> SRC;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SRC == &amp;AMDGPU::SCCRegRegClass) {</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VCCRegRegClass;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SGPR_32RegClass)) {</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SGPR_64RegClass)) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SReg_128RegClass)) {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SReg_256RegClass)) {</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (getCommonSubClass(SRC, &amp;AMDGPU::SReg_512RegClass)) {</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    }</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">  361</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">SIRegisterInfo::getSubRegClass</a>(</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">if</span> (SubIdx == AMDGPU::NoSubRegister)</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">// If this register has a sub-register, we can safely assume it is a 32-bit</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// register, because all of SI&#39;s sub-registers are 32-bit.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">isSGPRClass</a>(RC)) {</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  }</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">  375</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">SIRegisterInfo::getPhysRegSubReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC,</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                          <span class="keywordtype">unsigned</span> Channel)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VCC:</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">switch</span>(Channel) {</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> AMDGPU::VCC_LO;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> AMDGPU::VCC_HI;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid SubIdx for VCC&quot;</span>);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      }</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FLAT_SCR:</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">switch</span> (Channel) {</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">case</span> 0:</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keywordflow">return</span> AMDGPU::FLAT_SCR_LO;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <span class="keywordflow">return</span> AMDGPU::FLAT_SCR_HI;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid SubIdx for FLAT_SCR&quot;</span>);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    }</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">case</span> AMDGPU::EXEC:</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">switch</span> (Channel) {</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">case</span> 0:</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="keywordflow">return</span> AMDGPU::EXEC_LO;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">return</span> AMDGPU::EXEC_HI;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid SubIdx for EXEC&quot;</span>);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    }</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  }</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a>(Reg);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">// 32-bit registers don&#39;t have sub-registers, so we can just return the</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="comment">// Reg.  We need to have this check here, because the calculation below</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">// using getHWRegIndex() will fail with special 32-bit registers like</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="comment">// VCC_LO, VCC_HI, EXEC_LO, EXEC_HI and M0.</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() == 4) {</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Channel == 0);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordtype">unsigned</span> Index = <a class="code" href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">getHWRegIndex</a>(Reg);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">return</span> SubRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(Index + Channel);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">  424</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">SIRegisterInfo::opCanUseLiteralConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">return</span> OpType == <a class="code" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c">AMDGPU::OPERAND_REG_IMM32</a>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">  428</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">SIRegisterInfo::opCanUseInlineConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">opCanUseLiteralConstant</a>(OpType))</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordflow">return</span> OpType == <a class="code" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69">AMDGPU::OPERAND_REG_INLINE_C</a>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;}</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">  435</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">SIRegisterInfo::getPreloadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                           <span class="keyword">enum</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> Value)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">switch</span> (Value) {</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">SIRegisterInfo::TGID_X</a>:</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 0);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">SIRegisterInfo::TGID_Y</a>:</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 1);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">SIRegisterInfo::TGID_Z</a>:</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 2);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">SIRegisterInfo::SCRATCH_WAVE_OFFSET</a>:</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() != <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a>)</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="keywordflow">return</span> MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a732a94069b5602827f4868d5ea300105">ScratchOffsetReg</a>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.getRegister(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> + 4);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SIRegisterInfo::SCRATCH_PTR</a>:</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SGPR2_SGPR3;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">SIRegisterInfo::INPUT_PTR</a>:</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SGPR0_SGPR1;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">SIRegisterInfo::TIDIG_X</a>:</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> AMDGPU::VGPR0;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">SIRegisterInfo::TIDIG_Y</a>:</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">return</span> AMDGPU::VGPR1;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">SIRegisterInfo::TIDIG_Z</a>:</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> AMDGPU::VGPR2;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected preloaded value type&quot;</span>);</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;}</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/// \brief Returns a register that is not used at any point in the function.</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">///        If all registers are used, then this function will return</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span><span class="comment">//         AMDGPU::NoRegister.</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">  467</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">SIRegisterInfo::findUnusedRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">TargetRegisterClass::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">begin</a>(), E = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">end</a>();</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">isPhysRegUsed</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      <span class="keywordflow">return</span> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  }</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">  478</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">SIRegisterInfo::getNumVGPRsAllowed</a>(<span class="keywordtype">unsigned</span> WaveCount)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">switch</span>(WaveCount) {</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">case</span> 10: <span class="keywordflow">return</span> 24;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">case</span> 9:  <span class="keywordflow">return</span> 28;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">case</span> 8:  <span class="keywordflow">return</span> 32;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">case</span> 7:  <span class="keywordflow">return</span> 36;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">case</span> 6:  <span class="keywordflow">return</span> 40;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">case</span> 5:  <span class="keywordflow">return</span> 48;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">case</span> 4:  <span class="keywordflow">return</span> 64;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">case</span> 3:  <span class="keywordflow">return</span> 84;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">case</span> 2:  <span class="keywordflow">return</span> 128;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 256;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  }</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;}</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ade3a23019db0710ad7732f0715181615">  493</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ade3a23019db0710ad7732f0715181615">SIRegisterInfo::getNumSGPRsAllowed</a>(<span class="keywordtype">unsigned</span> WaveCount)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">switch</span>(WaveCount) {</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordflow">case</span> 10: <span class="keywordflow">return</span> 48;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">case</span> 9:  <span class="keywordflow">return</span> 56;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">case</span> 8:  <span class="keywordflow">return</span> 64;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">case</span> 7:  <span class="keywordflow">return</span> 72;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">case</span> 6:  <span class="keywordflow">return</span> 80;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">case</span> 5:  <span class="keywordflow">return</span> 96;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 103;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  }</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">llvm::SIRegisterInfo::TIDIG_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00099">SIRegisterInfo.h:99</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a78aaacf7e144413dd24d6ba681de79f8"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a78aaacf7e144413dd24d6ba681de79f8">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00053">SIRegisterInfo.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a3bd2a893a1f0d4aaf7304dbaf635b72c"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00428">SIRegisterInfo.cpp:428</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a54e4a4ce6cbdb33ffcc22f2679676a42"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">llvm::SIRegisterInfo::getPhysRegSubReg</a></div><div class="ttdeci">unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC, unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00375">SIRegisterInfo.cpp:375</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a2da53ac53516a3f16191f4c8a8eaa3e5"><div class="ttname"><a href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00214">Function.cpp:214</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">llvm::SIRegisterInfo::SCRATCH_WAVE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00096">SIRegisterInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a39c785261a4ae01068d801a8b62c6b52"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00147">MachineInstr.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00097">AMDGPU.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00291">TargetRegisterInfo.h:291</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ade3a23019db0710ad7732f0715181615"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ade3a23019db0710ad7732f0715181615">llvm::SIRegisterInfo::getNumSGPRsAllowed</a></div><div class="ttdeci">unsigned getNumSGPRsAllowed(unsigned WaveCount) const </div><div class="ttdoc">Give the maximum number of SGPRs that can be used by WaveCount concurrent waves. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00493">SIRegisterInfo.cpp:493</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00332">SIRegisterInfo.cpp:332</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00030">DebugLoc.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00160">MachineFunction.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a5919eff14f47c663b6dcf33f32777b21"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">llvm::TargetRegisterClass::iterator</a></div><div class="ttdeci">const MCPhysReg * iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00038">TargetRegisterInfo.h:38</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a999c78fd2b7e94a4831025beed90e47d"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a></div><div class="ttdeci">static unsigned getNumSubRegsForSpillOp(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00085">SIRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_aae11cbd7196aeff4a4b2a12be9835f28"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">llvm::SIRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00032">SIRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_afe9c61c3b0d699c9ce89369bfd1c915c"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">llvm::AMDGPURegisterInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00033">AMDGPURegisterInfo.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a5fa18f4613005bbaf3e0889806fb7fe4"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a></div><div class="ttdeci">unsigned VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00037">SIMachineFunctionInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00084">TargetRegisterInfo.h:84</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a07f70d3003a988a239a6b578becbc95b"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">llvm::SIRegisterInfo::getCFGStructurizerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override</div><div class="ttdoc">get the register class of the specified type to use in the CFGStructurizer </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00296">SIRegisterInfo.cpp:296</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ad071cd66db5f856033d50ecc7215a337"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">llvm::AMDGPUMachineFunction::getShaderType</a></div><div class="ttdeci">unsigned getShaderType() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00036">AMDGPUMachineFunction.h:36</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00915">MachineInstr.cpp:915</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aac7fce51c010f8cd8b29eb393e1a7561"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const </div><div class="ttdoc">Returns the operand named Op. If MI does not have an operand named Op, this function returns nullptr...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02523">SIInstrInfo.cpp:2523</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_acb7e8ecd5e11ece2b366b52496e227aa"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00049">SIRegisterInfo.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a51f91c5b6b101d60eee19dc54ce129b0"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">llvm::TargetRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00058">TargetRegisterInfo.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_af06d68ac98775c7fb39da9add95284db"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#af06d68ac98775c7fb39da9add95284db">llvm::AMDGPUSubtarget::getInstrInfo</a></div><div class="ttdeci">const AMDGPUInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00084">AMDGPUSubtarget.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00081">SIRegisterInfo.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00158">MachineValueType.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00087">MachineInstrBuilder.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_acff246b19234d38be83663af581f05ac"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">llvm::LLVMContext::emitError</a></div><div class="ttdeci">void emitError(unsigned LocCookie, const Twine &amp;ErrorStr)</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00224">LLVMContext.cpp:224</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="GlobalMerge_8cpp_source.html#l00147">GlobalMerge.cpp:147</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a15c1a295ddbde837c8cca82c2dcfc47f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00304">SIRegisterInfo.cpp:304</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_af3ff0e4de58fa083458d9336b9c92699"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#af3ff0e4de58fa083458d9336b9c92699">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00277">MachineFrameInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6ac08c887175fb87df138bbe5ac96f86"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr *MI, unsigned OpNo, const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01003">SIInstrInfo.cpp:1003</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69">llvm::AMDGPU::OPERAND_REG_INLINE_C</a></div><div class="ttdoc">Operand with register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00401">MachineInstrBuilder.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00126">MachineInstr.cpp:126</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">llvm::SIRegisterInfo::TGID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00095">SIRegisterInfo.h:95</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00395">MachineInstrBuilder.h:395</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">llvm::SIRegisterInfo::TIDIG_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00101">SIRegisterInfo.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00031">AMDGPURegisterInfo.h:31</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00041">LLVMContext.h:41</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a0822c92792471bf10e15350f3a094876"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">llvm::SIRegisterInfo::getNumVGPRsAllowed</a></div><div class="ttdeci">unsigned getNumVGPRsAllowed(unsigned WaveCount) const </div><div class="ttdoc">Give the maximum number of VGPRs that can be used by WaveCount concurrent waves. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00478">SIRegisterInfo.cpp:478</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a33a1f0248cb395a004f6ca08f0ab77a9"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a33a1f0248cb395a004f6ca08f0ab77a9">llvm::AMDGPUSubtarget::getMaxWavesPerCU</a></div><div class="ttdeci">unsigned getMaxWavesPerCU() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00236">AMDGPUSubtarget.h:236</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a82656e7bc60f0666651b1887d9d28c1f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">llvm::SIRegisterInfo::getPreloadedValue</a></div><div class="ttdeci">unsigned getPreloadedValue(const MachineFunction &amp;MF, enum PreloadedValue Value) const </div><div class="ttdoc">Returns the physical register that Value is stored in. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00435">SIRegisterInfo.cpp:435</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ac9ec310fa1ba5cb1b7ea635b6a8e"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a115ac9ec310fa1ba5cb1b7ea635b6a8e">llvm::SIRegisterInfo::SIRegisterInfo</a></div><div class="ttdeci">SIRegisterInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00028">SIRegisterInfo.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00249">MachineFunction.h:249</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">llvm::SIRegisterInfo::INPUT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00098">SIRegisterInfo.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a373f26570ddfaa3f8d3dcd835704f345"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">unsigned findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC) const </div><div class="ttdoc">Returns a register that is not used at any point in the function. If all registers are used...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00467">SIRegisterInfo.cpp:467</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00234">MachineInstrBuilder.h:234</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a712453168212ed17dd05eab158dcaa17"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00038">SIMachineFunctionInfo.h:38</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a0b6ef6ad6f8278143c1665ce34f79da2"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00341">SIRegisterInfo.cpp:341</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">llvm::SIRegisterInfo::TGID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00093">SIRegisterInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00025">SIInstrInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a3f96cd02f2b89996660241331664e553"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">llvm::TargetRegisterClass::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00059">TargetRegisterInfo.h:59</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00036">SIMachineFunctionInfo.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a99c51b0dc1c950808c39343e36cdab6c"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00424">SIRegisterInfo.cpp:424</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2419ab1918f08ed5f75199be9440c57c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">llvm::SIMachineFunctionInfo::getSpilledReg</a></div><div class="ttdeci">SpilledReg getSpilledReg(MachineFunction *MF, unsigned FrameIndex, unsigned SubIdx)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00037">SIMachineFunctionInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00188">MachineFunction.h:188</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">llvm::SIRegisterInfo::SCRATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00097">SIRegisterInfo.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acd9afaf24f3a59010e6da0eacb0d9e55"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">llvm::SIMachineFunctionInfo::NumUserSGPRs</a></div><div class="ttdeci">unsigned NumUserSGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00050">SIMachineFunctionInfo.h:50</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_af20f050ef31d80ad33c98bdbc05ce691"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00361">SIRegisterInfo.cpp:361</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a519c631a1eee03f772cedaecd57241f6"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const </div><div class="ttdoc">Return the &#39;base&#39; register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00308">SIRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00028">SIMachineFunctionInfo.h:28</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac9485ae7d6fedd71ad4460f72c799c98"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00427">MachineOperand.h:427</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a732a94069b5602827f4868d5ea300105"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a732a94069b5602827f4868d5ea300105">llvm::SIMachineFunctionInfo::ScratchOffsetReg</a></div><div class="ttdeci">unsigned ScratchOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00053">SIMachineFunctionInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c">llvm::AMDGPU::OPERAND_REG_IMM32</a></div><div class="ttdoc">Operand with register or 32-bit immediate. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00046">SIDefines.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">llvm::SIRegisterInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00092">SIRegisterInfo.h:92</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00068">Value.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a45b8d8b2c16c95d360a6ee74d8227b5b"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00174">SIRegisterInfo.cpp:174</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abe3c98b9803fa6a21eca279173c27b12"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00647">MachineRegisterInfo.h:647</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">llvm::SIRegisterInfo::TGID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00094">SIRegisterInfo.h:94</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">llvm::SIRegisterInfo::TIDIG_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00100">SIRegisterInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00068">MachineInstrBuilder.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af13c9b5f58c45331e0763fec117e089f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">llvm::SIInstrInfo::insertNOPs</a></div><div class="ttdeci">void insertNOPs(MachineBasicBlock::iterator MI, int Count) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00632">SIInstrInfo.cpp:632</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a2134bf85be7643db8d1f65d6c9cdbe91"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">unsigned scavengeRegister(const TargetRegisterClass *RegClass, MachineBasicBlock::iterator I, int SPAdj)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00367">RegisterScavenging.cpp:367</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:56:10 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
