<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p240" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_240{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_240{left:336px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t3_240{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_240{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_240{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.56px;}
#t6_240{left:96px;bottom:1003px;letter-spacing:0.11px;word-spacing:-0.63px;}
#t7_240{left:96px;bottom:982px;letter-spacing:0.14px;word-spacing:-0.54px;}
#t8_240{left:96px;bottom:960px;letter-spacing:0.11px;word-spacing:-0.42px;}
#t9_240{left:96px;bottom:939px;letter-spacing:0.11px;word-spacing:-0.35px;}
#ta_240{left:96px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.29px;}
#tb_240{left:96px;bottom:882px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tc_240{left:96px;bottom:861px;letter-spacing:0.12px;word-spacing:-0.99px;}
#td_240{left:96px;bottom:840px;letter-spacing:0.11px;word-spacing:-1.06px;}
#te_240{left:96px;bottom:818px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tf_240{left:96px;bottom:797px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tg_240{left:96px;bottom:762px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_240{left:96px;bottom:740px;letter-spacing:0.12px;word-spacing:-0.43px;}
#ti_240{left:96px;bottom:701px;letter-spacing:0.14px;}
#tj_240{left:173px;bottom:701px;letter-spacing:0.16px;word-spacing:0.04px;}
#tk_240{left:96px;bottom:675px;}
#tl_240{left:124px;bottom:675px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tm_240{left:96px;bottom:647px;}
#tn_240{left:124px;bottom:647px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_240{left:96px;bottom:612px;letter-spacing:0.11px;word-spacing:-0.38px;}
#tp_240{left:96px;bottom:591px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tq_240{left:96px;bottom:569px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tr_240{left:96px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.53px;}
#ts_240{left:96px;bottom:513px;letter-spacing:0.11px;word-spacing:-0.98px;}
#tt_240{left:96px;bottom:491px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tu_240{left:96px;bottom:470px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tv_240{left:96px;bottom:448px;letter-spacing:0.12px;word-spacing:-0.39px;}
#tw_240{left:96px;bottom:427px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tx_240{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.5px;}
#ty_240{left:96px;bottom:371px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tz_240{left:96px;bottom:335px;letter-spacing:0.1px;word-spacing:-0.37px;}
#t10_240{left:96px;bottom:314px;}
#t11_240{left:105px;bottom:323px;letter-spacing:-0.17px;}
#t12_240{left:127px;bottom:314px;}
#t13_240{left:96px;bottom:274px;letter-spacing:-0.02px;}
#t14_240{left:172px;bottom:274px;letter-spacing:0.15px;word-spacing:0.05px;}
#t15_240{left:96px;bottom:248px;}
#t16_240{left:124px;bottom:248px;letter-spacing:0.14px;word-spacing:-0.42px;}
#t17_240{left:96px;bottom:221px;}
#t18_240{left:124px;bottom:221px;letter-spacing:0.15px;word-spacing:-0.55px;}
#t19_240{left:96px;bottom:186px;letter-spacing:0.14px;word-spacing:-0.91px;}
#t1a_240{left:96px;bottom:164px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t1b_240{left:96px;bottom:143px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t1c_240{left:96px;bottom:122px;letter-spacing:0.04px;word-spacing:-0.09px;}
#t1d_240{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_240{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_240{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_240{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_240{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_240{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s6_240{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts240" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg240Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg240" style="-webkit-user-select: none;"><object width="935" height="1210" data="240/240.svg" type="image/svg+xml" id="pdf240" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_240" class="t s1_240">204 </span><span id="t2_240" class="t s1_240">Streaming SIMD Extensions Media and Scientific Programming </span>
<span id="t3_240" class="t s1_240">AMD64 Technology </span><span id="t4_240" class="t s1_240">24592—Rev. 3.23—October 2020 </span>
<span id="t5_240" class="t s2_240">VSQRTSS and VSQRTSD have no 256-bit form. </span>
<span id="t6_240" class="t s2_240">The (V)SQRTSS instruction computes the square root of the low-order single-precision floating-point </span>
<span id="t7_240" class="t s2_240">value in the source operand (an XMM register or 32-bit memory location) and writes the result in the </span>
<span id="t8_240" class="t s2_240">low-order doubleword of the destination XMM register. SQRTSS leaves the three high-order </span>
<span id="t9_240" class="t s2_240">doublewords of the destination XMM register unmodified. VSQRTSS copies the three high-order </span>
<span id="ta_240" class="t s2_240">doublewords of the first source operand to the destination. </span>
<span id="tb_240" class="t s2_240">The (V)SQRTSD instruction computes the square root of the low-order double-precision floating- </span>
<span id="tc_240" class="t s2_240">point value in the source operand (an XMM register or 64-bit memory location) and writes the result in </span>
<span id="td_240" class="t s2_240">the low-order quadword of the destination XMM register. SQRTSD leaves the high-order quadword of </span>
<span id="te_240" class="t s2_240">the destination XMM register unmodified. VSQRTSD copies the upper quadword of the first source </span>
<span id="tf_240" class="t s2_240">operand to the destination. </span>
<span id="tg_240" class="t s2_240">For the legacy instructions, the first source XMM register is also the destination. For the extended </span>
<span id="th_240" class="t s2_240">instructions, a separate destination register is specified by the instruction encoding. </span>
<span id="ti_240" class="t s3_240">4.7.4.10 </span><span id="tj_240" class="t s3_240">Reciprocal Square Root </span>
<span id="tk_240" class="t s4_240">• </span><span id="tl_240" class="t s2_240">(V)RSQRTPS—Reciprocal Square Root Packed Single-Precision Floating-Point </span>
<span id="tm_240" class="t s4_240">• </span><span id="tn_240" class="t s2_240">(V)RSQRTSS—Reciprocal Square Root Scalar Single-Precision Floating-Point </span>
<span id="to_240" class="t s2_240">The (V)RSQRTPS instruction computes the approximate reciprocal of the square root of each of four </span>
<span id="tp_240" class="t s2_240">(eight for the 256-bit form) single-precision floating-point values in the source operand (an XMM </span>
<span id="tq_240" class="t s2_240">register or 128-bit memory location) and writes the result in the corresponding doubleword of the </span>
<span id="tr_240" class="t s2_240">destination XMM (YMM) register. </span>
<span id="ts_240" class="t s2_240">The (V)RSQRTSS instruction computes the approximate reciprocal of the square root of the low-order </span>
<span id="tt_240" class="t s2_240">single-precision floating-point value in the source operand (an XMM register or 32-bit memory </span>
<span id="tu_240" class="t s2_240">location) and writes the result in the low-order doubleword of the destination XMM register. </span>
<span id="tv_240" class="t s2_240">RSQRTSS leaves the three high-order doublewords in the destination XMM register unmodified. </span>
<span id="tw_240" class="t s2_240">VRSQRTSS copies the three high-order doublewords from the source operand to the destination. </span>
<span id="tx_240" class="t s2_240">For the legacy instructions, the first source register is also the destination. For the extended </span>
<span id="ty_240" class="t s2_240">instructions, a separate destination register is specified by the instruction encoding. </span>
<span id="tz_240" class="t s2_240">For both (V)RSQRTPS and (V)RSQRTSS, the maximum relative error is less than or equal to 1.5 * </span>
<span id="t10_240" class="t s2_240">2 </span>
<span id="t11_240" class="t s5_240">–12 </span>
<span id="t12_240" class="t s2_240">. </span>
<span id="t13_240" class="t s3_240">4.7.4.11 </span><span id="t14_240" class="t s3_240">Reciprocal Estimation </span>
<span id="t15_240" class="t s4_240">• </span><span id="t16_240" class="t s2_240">(V)RCPPS—Reciprocal Packed Single-Precision Floating-Point </span>
<span id="t17_240" class="t s4_240">• </span><span id="t18_240" class="t s2_240">(V)RCPSS—Reciprocal Scalar Single-Precision Floating-Point </span>
<span id="t19_240" class="t s2_240">The (V)RCPPS instruction computes the approximate reciprocal of each of the four (eight, for the 256- </span>
<span id="t1a_240" class="t s2_240">bit form) single-precision floating-point values in the source operand (an XMM register or 128-bit </span>
<span id="t1b_240" class="t s2_240">memory location) and writes the result in the corresponding doubleword of the destination XMM </span>
<span id="t1c_240" class="t s2_240">(YMM) register. </span>
<span id="t1d_240" class="t s6_240">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
