Fitter report for max10_hdmi_top
Sat Nov 15 23:23:31 2014
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sat Nov 15 23:23:31 2014      ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Web Edition ;
; Revision Name                      ; max10_hdmi_top                             ;
; Top-level Entity Name              ; max10_hdmi_top                             ;
; Family                             ; MAX 10 FPGA                                ;
; Device                             ; 10M08SAE144C8GES                           ;
; Timing Models                      ; Advance                                    ;
; Total logic elements               ; 728 / 8,064 ( 9 % )                        ;
;     Total combinational functions  ; 684 / 8,064 ( 8 % )                        ;
;     Dedicated logic registers      ; 237 / 8,064 ( 3 % )                        ;
; Total registers                    ; 253                                        ;
; Total pins                         ; 12 / 101 ( 12 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                             ;
; Total PLLs                         ; 1 / 1 ( 100 % )                            ;
; UFM blocks                         ; 0 / 1 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08SAE144C8GES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; FREQ_SEL     ; Missing drive strength ;
; LED          ; Missing drive strength ;
; TMDS_CLOCK_N ; Missing drive strength ;
; TMDS_CLOCK_P ; Missing drive strength ;
; TMDS_DATA0_N ; Missing drive strength ;
; TMDS_DATA0_P ; Missing drive strength ;
; TMDS_DATA1_N ; Missing drive strength ;
; TMDS_DATA1_P ; Missing drive strength ;
; TMDS_DATA2_N ; Missing drive strength ;
; TMDS_DATA2_P ; Missing drive strength ;
+--------------+------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; AUD_L      ; PIN_121       ; QSF Assignment ;
; Location ;                ;              ; AUD_R      ; PIN_120       ; QSF Assignment ;
; Location ;                ;              ; PIO[0]     ; PIN_28        ; QSF Assignment ;
; Location ;                ;              ; PIO[10]    ; PIN_50        ; QSF Assignment ;
; Location ;                ;              ; PIO[11]    ; PIN_52        ; QSF Assignment ;
; Location ;                ;              ; PIO[12]    ; PIN_55        ; QSF Assignment ;
; Location ;                ;              ; PIO[13]    ; PIN_56        ; QSF Assignment ;
; Location ;                ;              ; PIO[14]    ; PIN_57        ; QSF Assignment ;
; Location ;                ;              ; PIO[15]    ; PIN_58        ; QSF Assignment ;
; Location ;                ;              ; PIO[16]    ; PIN_59        ; QSF Assignment ;
; Location ;                ;              ; PIO[17]    ; PIN_60        ; QSF Assignment ;
; Location ;                ;              ; PIO[1]     ; PIN_29        ; QSF Assignment ;
; Location ;                ;              ; ROTENC_KEY ; PIN_122       ; QSF Assignment ;
; Location ;                ;              ; ROTENC_PA  ; PIN_127       ; QSF Assignment ;
; Location ;                ;              ; ROTENC_PB  ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; SDR_A[0]   ; PIN_77        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[10]  ; PIN_78        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[11]  ; PIN_61        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[12]  ; PIN_87        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[1]   ; PIN_76        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[2]   ; PIN_75        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[3]   ; PIN_74        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[4]   ; PIN_69        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[5]   ; PIN_70        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[6]   ; PIN_66        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[7]   ; PIN_65        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[8]   ; PIN_64        ; QSF Assignment ;
; Location ;                ;              ; SDR_A[9]   ; PIN_62        ; QSF Assignment ;
; Location ;                ;              ; SDR_BA[0]  ; PIN_80        ; QSF Assignment ;
; Location ;                ;              ; SDR_BA[1]  ; PIN_79        ; QSF Assignment ;
; Location ;                ;              ; SDR_CAS_N  ; PIN_85        ; QSF Assignment ;
; Location ;                ;              ; SDR_CKE    ; PIN_88        ; QSF Assignment ;
; Location ;                ;              ; SDR_CLK    ; PIN_89        ; QSF Assignment ;
; Location ;                ;              ; SDR_CS_N   ; PIN_81        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQM[0] ; PIN_96        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQM[1] ; PIN_90        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[0]  ; PIN_106       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[10] ; PIN_93        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[11] ; PIN_110       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[12] ; PIN_111       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[13] ; PIN_113       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[14] ; PIN_114       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[15] ; PIN_118       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[1]  ; PIN_105       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[2]  ; PIN_102       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[3]  ; PIN_101       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[4]  ; PIN_100       ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[5]  ; PIN_99        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[6]  ; PIN_98        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[7]  ; PIN_97        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[8]  ; PIN_91        ; QSF Assignment ;
; Location ;                ;              ; SDR_DQ[9]  ; PIN_92        ; QSF Assignment ;
; Location ;                ;              ; SDR_RAS_N  ; PIN_84        ; QSF Assignment ;
; Location ;                ;              ; SDR_WE_N   ; PIN_86        ; QSF Assignment ;
; Location ;                ;              ; SD_CLK     ; PIN_132       ; QSF Assignment ;
; Location ;                ;              ; SD_CMD     ; PIN_131       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT0    ; PIN_134       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3    ; PIN_130       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 971 ) ; 0.00 % ( 0 / 971 )         ; 0.00 % ( 0 / 971 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 971 ) ; 0.00 % ( 0 / 971 )         ; 0.00 % ( 0 / 971 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 954 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 17 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/c87_sodalite/fpga/max10_hdmi/output_files/max10_hdmi_top.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 728 / 8,064 ( 9 % ) ;
;     -- Combinational with no register       ; 491                 ;
;     -- Register only                        ; 44                  ;
;     -- Combinational with a register        ; 193                 ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 345                 ;
;     -- 3 input functions                    ; 173                 ;
;     -- <=2 input functions                  ; 166                 ;
;     -- Register only                        ; 44                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 586                 ;
;     -- arithmetic mode                      ; 98                  ;
;                                             ;                     ;
; Total registers*                            ; 253 / 8,542 ( 3 % ) ;
;     -- Dedicated logic registers            ; 237 / 8,064 ( 3 % ) ;
;     -- I/O registers                        ; 16 / 478 ( 3 % )    ;
;                                             ;                     ;
; Total LABs:  partially or completely used   ; 64 / 504 ( 13 % )   ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 12 / 101 ( 12 % )   ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )      ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )     ;
;                                             ;                     ;
; Global signals                              ; 3                   ;
; M9Ks                                        ; 0 / 42 ( 0 % )      ;
; UFM blocks                                  ; 0 / 1 ( 0 % )       ;
; Total block memory bits                     ; 0 / 387,072 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 387,072 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )      ;
; PLLs                                        ; 1 / 1 ( 100 % )     ;
; Global clocks                               ; 3 / 10 ( 30 % )     ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; Remote update blocks                        ; 0 / 1 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 1.2% / 1.0% / 1.5%  ;
; Peak interconnect usage (total/H/V)         ; 3.7% / 2.9% / 5.1%  ;
; Maximum fan-out                             ; 190                 ;
; Highest non-global fan-out                  ; 91                  ;
; Total fan-out                               ; 3059                ;
; Average fan-out                             ; 3.01                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 728 / 8064 ( 9 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 491                ; 0                              ;
;     -- Register only                        ; 44                 ; 0                              ;
;     -- Combinational with a register        ; 193                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 345                ; 0                              ;
;     -- 3 input functions                    ; 173                ; 0                              ;
;     -- <=2 input functions                  ; 166                ; 0                              ;
;     -- Register only                        ; 44                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 586                ; 0                              ;
;     -- arithmetic mode                      ; 98                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 253                ; 0                              ;
;     -- Dedicated logic registers            ; 237 / 8064 ( 3 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 32                 ; 0                              ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 64 / 504 ( 13 % )  ; 0 / 504 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 12                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 0                  ; 0                              ;
; Total RAM block bits                        ; 0                  ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )      ; 1 / 1 ( 100 % )                ;
; Clock control block                         ; 1 / 12 ( 8 % )     ; 2 / 12 ( 16 % )                ;
; Double Data Rate I/O output circuitry       ; 8 / 252 ( 3 % )    ; 0 / 252 ( 0 % )                ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 262                ; 2                              ;
;     -- Registered Input Connections         ; 237                ; 0                              ;
;     -- Output Connections                   ; 2                  ; 262                            ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 3065               ; 274                            ;
;     -- Registered Connections               ; 1218               ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 264                            ;
;     -- hard_block:auto_generated_inst       ; 264                ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 2                  ; 2                              ;
;     -- Output Ports                         ; 10                 ; 3                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_74 ; 27    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; RESET_N  ; 126   ; 8        ; 11           ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; FREQ_SEL     ; 26    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED          ; 135   ; 8        ; 3            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK_N ; 38    ; 3        ; 3            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK_P ; 39    ; 3        ; 3            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0_N ; 41    ; 3        ; 6            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA0_P ; 43    ; 3        ; 6            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1_N ; 44    ; 3        ; 9            ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA1_P ; 45    ; 3        ; 9            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2_N ; 46    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA2_P ; 47    ; 3        ; 11           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                        ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name   ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~       ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~       ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~       ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~       ; Dual Purpose Pin ;
; 126      ; BOOT_SEL, Low_Speed                                ; Use as regular IO              ; RESET_N            ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~   ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~   ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~ ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )   ; 3.3V          ; --           ;
; 1B       ; 4 / 10 ( 40 % ) ; 3.3V          ; --           ;
; 2        ; 2 / 7 ( 29 % )  ; 3.3V          ; --           ;
; 3        ; 8 / 18 ( 44 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 7 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 12 ( 0 % )  ; 3.3V          ; --           ;
; 6        ; 0 / 15 ( 0 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 7 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 5 / 17 ( 29 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                             ;
+----------+------------+----------+------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; --       ; VCCIO1A                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 20       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; --       ; VCCIO1B                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; FREQ_SEL                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 27       ; 38         ; 2        ; CLOCK_74                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; TMDS_CLOCK_N                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 62         ; 3        ; TMDS_CLOCK_P                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; TMDS_DATA0_N                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; TMDS_DATA0_P                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; TMDS_DATA1_N                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; TMDS_DATA1_P                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 72         ; 3        ; TMDS_DATA2_N                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; TMDS_DATA2_P                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 58       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 63       ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 79       ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 82       ;            ; 5        ; VCCIO5                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; RESET_N                                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ;            ; 8        ; VCCIO8                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 131      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 132      ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 135      ; 243        ; 8        ; LED                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------------+
; Name                          ; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------+
; SDC pin name                  ; hdvideopll_inst|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                                   ;
; Compensate clock              ; clock0                                                                                   ;
; Compensated input/output pins ; --                                                                                       ;
; Switchover type               ; --                                                                                       ;
; Input frequency 0             ; 74.25 MHz                                                                                ;
; Input frequency 1             ; --                                                                                       ;
; Nominal PFD frequency         ; 74.3 MHz                                                                                 ;
; Nominal VCO frequency         ; 371.3 MHz                                                                                ;
; VCO post scale K counter      ; 2                                                                                        ;
; VCO frequency control         ; Auto                                                                                     ;
; VCO phase shift step          ; 336 ps                                                                                   ;
; VCO multiply                  ; --                                                                                       ;
; VCO divide                    ; --                                                                                       ;
; Freq min lock                 ; 60.01 MHz                                                                                ;
; Freq max lock                 ; 130.04 MHz                                                                               ;
; M VCO Tap                     ; 0                                                                                        ;
; M Initial                     ; 1                                                                                        ;
; M value                       ; 5                                                                                        ;
; N value                       ; 1                                                                                        ;
; Charge pump current           ; setting 1                                                                                ;
; Loop filter resistance        ; setting 28                                                                               ;
; Loop filter capacitance       ; setting 0                                                                                ;
; Bandwidth                     ; 1.19 MHz to 1.7 MHz                                                                      ;
; Bandwidth type                ; Medium                                                                                   ;
; Real time reconfigurable      ; Off                                                                                      ;
; Scan chain MIF file           ; --                                                                                       ;
; Preserve PLL counter order    ; Off                                                                                      ;
; PLL location                  ; PLL_1                                                                                    ;
; Inclk0 signal                 ; CLOCK_74                                                                                 ;
; Inclk1 signal                 ; --                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                            ;
; Inclk1 signal type            ; --                                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 74.25 MHz        ; 0 (0 ps)    ; 9.00 (336 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; hdvideopll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 5    ; 1   ; 371.25 MHz       ; 0 (0 ps)    ; 45.00 (336 ps)   ; 50/50      ; C1      ; Bypass        ; --         ; --            ; 1       ; 0       ; hdvideopll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |max10_hdmi_top                                 ; 728 (0)     ; 237 (0)                   ; 16 (16)       ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 12   ; 0            ; 491 (0)      ; 44 (0)            ; 193 (0)          ; |max10_hdmi_top                                                                                                                                 ; work         ;
;    |dvi_tx_pdiff:U_TMDS|                        ; 383 (0)     ; 148 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 235 (0)      ; 44 (0)            ; 104 (0)          ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS                                                                                                             ; work         ;
;       |pdiff_transmitter:SER|                   ; 76 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 37 (37)          ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER                                                                                       ; work         ;
;          |ddio_out_cyclone3:TX0_N|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;          |ddio_out_cyclone3:TX0_P|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;          |ddio_out_cyclone3:TX1_N|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;          |ddio_out_cyclone3:TX1_P|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;          |ddio_out_cyclone3:TX2_N|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;          |ddio_out_cyclone3:TX2_P|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;          |ddio_out_cyclone3:TXC_N|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;          |ddio_out_cyclone3:TXC_P|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P                                                               ; work         ;
;             |altddio_out:altddio_out_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component                             ; work         ;
;                |ddio_out_0re:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ; work         ;
;       |tmds_encoder:TMDS_B|                     ; 105 (105)   ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 1 (1)             ; 24 (24)          ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B                                                                                         ; work         ;
;       |tmds_encoder:TMDS_G|                     ; 103 (103)   ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 2 (2)             ; 21 (21)          ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G                                                                                         ; work         ;
;       |tmds_encoder:TMDS_R|                     ; 99 (99)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 2 (2)             ; 22 (22)          ; |max10_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R                                                                                         ; work         ;
;    |hdvideopll:hdvideopll_inst|                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |max10_hdmi_top|hdvideopll:hdvideopll_inst                                                                                                      ; work         ;
;       |altpll:altpll_component|                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |max10_hdmi_top|hdvideopll:hdvideopll_inst|altpll:altpll_component                                                                              ; work         ;
;          |hdvideopll_altpll:auto_generated|     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |max10_hdmi_top|hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated                                             ; work         ;
;    |vga_syncgen:U_DVI|                          ; 344 (344)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (255)    ; 0 (0)             ; 89 (89)          ; |max10_hdmi_top|vga_syncgen:U_DVI                                                                                                               ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+
; FREQ_SEL     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LED          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; TMDS_CLOCK_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_CLOCK_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA0_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA0_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA1_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA1_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA2_N ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TMDS_DATA2_P ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; RESET_N      ; Input    ; --            ; (6) 833 ps    ; --                    ; --       ; --   ;
; CLOCK_74     ; Input    ; --            ; --            ; --                    ; --       ; --   ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                         ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+
; RESET_N                                                                                                  ;                   ;         ;
;      - hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|pll_lock_sync ; 1                 ; 6       ;
;      - hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|pll1          ; 1                 ; 6       ;
; CLOCK_74                                                                                                 ;                   ;         ;
+----------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                 ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_74                                                                                             ; PIN_27             ; 1       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; RESET_N                                                                                              ; PIN_126            ; 2       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|de_reg                                                       ; FF_X12_Y12_N19     ; 42      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|locked           ; LCCOMB_X1_Y2_N14   ; 92      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|locked           ; LCCOMB_X1_Y2_N14   ; 108     ; Async. clear            ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 190     ; Clock                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 54      ; Clock                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_locked ; PLL_1              ; 2       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|Equal10~1                                                                          ; LCCOMB_X18_Y14_N22 ; 14      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|Equal2~2                                                                           ; LCCOMB_X17_Y15_N30 ; 42      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND2                                                               ; FF_X16_Y13_N11     ; 20      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND3                                                               ; FF_X14_Y12_N1      ; 21      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~29                                                                  ; LCCOMB_X14_Y13_N26 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~37                                                                  ; LCCOMB_X14_Y13_N0  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~40                                                                  ; LCCOMB_X16_Y13_N6  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~30                                                                  ; LCCOMB_X17_Y14_N4  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~33                                                                  ; LCCOMB_X16_Y13_N0  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~25                                                                  ; LCCOMB_X13_Y13_N28 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                 ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|locked           ; LCCOMB_X1_Y2_N14 ; 108     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1            ; 190     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1            ; 54      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                    ;
+----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------+---------+
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|locked               ; 91      ;
; vga_syncgen:U_DVI|Equal18~6                                                                              ; 49      ;
; vga_syncgen:U_DVI|Equal2~2                                                                               ; 42      ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|de_reg                                                           ; 42      ;
; vga_syncgen:U_DVI|vblank_reg                                                                             ; 30      ;
; vga_syncgen:U_DVI|hblank_reg                                                                             ; 30      ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                   ; 28      ;
; vga_syncgen:U_DVI|Equal11~0                                                                              ; 22      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND3                                                                   ; 21      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND1                                                                   ; 21      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND2                                                                   ; 20      ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~4                                                            ; 19      ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND6                                                                   ; 17      ;
; vga_syncgen:U_DVI|areastate.GREENLAMP                                                                    ; 17      ;
; vga_syncgen:U_DVI|areastate.GRAY                                                                         ; 17      ;
; vga_syncgen:U_DVI|areastate.WHITELAMP                                                                    ; 17      ;
; vga_syncgen:U_DVI|areastate.LEFTBAND2                                                                    ; 17      ;
; vga_syncgen:U_DVI|areastate.REDLAMP                                                                      ; 15      ;
; vga_syncgen:U_DVI|areastate.BLUELAMP                                                                     ; 15      ;
; vga_syncgen:U_DVI|hcount[0]                                                                              ; 15      ;
; vga_syncgen:U_DVI|Equal10~1                                                                              ; 14      ;
; vga_syncgen:U_DVI|areastate.YELLOW                                                                       ; 14      ;
; vga_syncgen:U_DVI|areastate.RED                                                                          ; 13      ;
; vga_syncgen:U_DVI|hcount[3]                                                                              ; 13      ;
; vga_syncgen:U_DVI|Equal21~0                                                                              ; 12      ;
; vga_syncgen:U_DVI|areastate.MAGENTA                                                                      ; 12      ;
; vga_syncgen:U_DVI|areastate.GREEN                                                                        ; 12      ;
; vga_syncgen:U_DVI|areastate.CYAN                                                                         ; 12      ;
; vga_syncgen:U_DVI|areastate.BLUE                                                                         ; 11      ;
; vga_syncgen:U_DVI|Equal6~0                                                                               ; 10      ;
; vga_syncgen:U_DVI|hcount[9]                                                                              ; 10      ;
; vga_syncgen:U_DVI|areastate.FULLWHITE                                                                    ; 9       ;
; vga_syncgen:U_DVI|vcount[6]                                                                              ; 9       ;
; vga_syncgen:U_DVI|hcount[7]                                                                              ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0]~0                                                    ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~4                                                      ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~1                                                      ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3]~0                                                    ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~4                                                      ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~1                                                      ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1]~0                                                    ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~4                                                      ; 9       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~1                                                      ; 9       ;
; vga_syncgen:U_DVI|Equal3~3                                                                               ; 8       ;
; vga_syncgen:U_DVI|Equal12~3                                                                              ; 8       ;
; vga_syncgen:U_DVI|Equal17~2                                                                              ; 8       ;
; vga_syncgen:U_DVI|areastate.WHITE                                                                        ; 8       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~1                                                            ; 8       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]                                                         ; 8       ;
; vga_syncgen:U_DVI|Equal7~2                                                                               ; 7       ;
; vga_syncgen:U_DVI|Selector7~6                                                                            ; 7       ;
; vga_syncgen:U_DVI|Equal19~0                                                                              ; 7       ;
; vga_syncgen:U_DVI|Equal14~0                                                                              ; 7       ;
; vga_syncgen:U_DVI|Equal13~0                                                                              ; 7       ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND5                                                                   ; 7       ;
; vga_syncgen:U_DVI|areastate.RIGHTBAND4                                                                   ; 7       ;
; vga_syncgen:U_DVI|vcount[0]                                                                              ; 7       ;
; vga_syncgen:U_DVI|hcount[8]                                                                              ; 7       ;
; vga_syncgen:U_DVI|hcount[5]                                                                              ; 7       ;
; vga_syncgen:U_DVI|hcount[6]                                                                              ; 7       ;
; vga_syncgen:U_DVI|hcount[4]                                                                              ; 7       ;
; vga_syncgen:U_DVI|hcount[1]                                                                              ; 7       ;
; vga_syncgen:U_DVI|hcount[10]                                                                             ; 7       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~5                                                      ; 7       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~5                                                      ; 7       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~5                                                      ; 7       ;
; vga_syncgen:U_DVI|Equal15~2                                                                              ; 6       ;
; vga_syncgen:U_DVI|Selector7~3                                                                            ; 6       ;
; vga_syncgen:U_DVI|Equal20~1                                                                              ; 6       ;
; vga_syncgen:U_DVI|vcount[4]                                                                              ; 6       ;
; vga_syncgen:U_DVI|vcount[2]                                                                              ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[3]~0                                                         ; 6       ;
; vga_syncgen:U_DVI|cb_rout_reg[3]                                                                         ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[4]~0                                                         ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3]~0                                                         ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~0                                                         ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add17~1                                                          ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add17~1                                                          ; 6       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add17~1                                                          ; 6       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]                                                                         ; 6       ;
; vga_syncgen:U_DVI|cb_gout_reg[0]                                                                         ; 6       ;
; vga_syncgen:U_DVI|cb_bout_reg[0]                                                                         ; 6       ;
; vga_syncgen:U_DVI|Selector7~7                                                                            ; 5       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~31                                                                      ; 5       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~30                                                                      ; 5       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~16                                                                      ; 5       ;
; vga_syncgen:U_DVI|Selector7~5                                                                            ; 5       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~16                                                                      ; 5       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND1                                                                    ; 5       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~11                                                                      ; 5       ;
; vga_syncgen:U_DVI|vcount[3]                                                                              ; 5       ;
; vga_syncgen:U_DVI|hcount[2]                                                                              ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~3                                                      ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~6                                                      ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~5                                                            ; 5       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]                                                                         ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~8                                                            ; 5       ;
; vga_syncgen:U_DVI|cb_bout[3]~1                                                                           ; 5       ;
; vga_syncgen:U_DVI|cb_bout[2]~0                                                                           ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[8]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~3                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~2                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~1                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~3                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~2                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~1                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[4]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[5]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[4]                                                           ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[8]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~3                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~2                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~1                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~3                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~2                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~1                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[3]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[4]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[5]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[4]                                                           ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[8]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~3                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~2                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~1                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~3                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~2                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~1                                                          ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]                                                        ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[4]                                                           ; 5       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[1]                                                        ; 5       ;
; vga_syncgen:U_DVI|lampcount[9]                                                                           ; 5       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~41                                                                      ; 4       ;
; vga_syncgen:U_DVI|Selector7~14                                                                           ; 4       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~16                                                                      ; 4       ;
; vga_syncgen:U_DVI|Selector32~0                                                                           ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~35                                                                      ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~31                                                                      ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~20                                                                      ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~17                                                                      ; 4       ;
; vga_syncgen:U_DVI|Selector7~4                                                                            ; 4       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~12                                                                      ; 4       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~15                                                                      ; 4       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~10                                                                      ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~15                                                                      ; 4       ;
; vga_syncgen:U_DVI|Equal18~4                                                                              ; 4       ;
; vga_syncgen:U_DVI|Equal5~0                                                                               ; 4       ;
; vga_syncgen:U_DVI|vcount[1]                                                                              ; 4       ;
; vga_syncgen:U_DVI|vcount[5]                                                                              ; 4       ;
; vga_syncgen:U_DVI|vcount[7]                                                                              ; 4       ;
; vga_syncgen:U_DVI|vcount[8]                                                                              ; 4       ;
; vga_syncgen:U_DVI|vcount[9]                                                                              ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~8                                                            ; 4       ;
; vga_syncgen:U_DVI|cb_rout[0]~0                                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~11                                                           ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[2]                                                                         ; 4       ;
; vga_syncgen:U_DVI|cb_bout[7]~5                                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[3]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add15~0                                                          ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[0]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[2]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add15~0                                                          ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[1]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[4]                                                        ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[5]                                                        ; 4       ;
; vga_syncgen:U_DVI|lampcount[15]                                                                          ; 4       ;
; vga_syncgen:U_DVI|lampcount[14]                                                                          ; 4       ;
; vga_syncgen:U_DVI|lampcount[13]                                                                          ; 4       ;
; vga_syncgen:U_DVI|lampcount[10]                                                                          ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[1]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[2]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[1]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[2]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[1]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[2]                                                           ; 4       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]~_wirecell                                               ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~37                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~44                                                                      ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~14                                                           ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add11~4                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add18~4                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add11~4                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add18~4                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add18~4                                                          ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~33                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~26                                                                      ; 3       ;
; vga_syncgen:U_DVI|Selector32~1                                                                           ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~25                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~17                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~40                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~30                                                                      ; 3       ;
; vga_syncgen:U_DVI|Selector41~3                                                                           ; 3       ;
; vga_syncgen:U_DVI|Selector42~3                                                                           ; 3       ;
; vga_syncgen:U_DVI|Selector0~0                                                                            ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg~14                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg~13                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~37                                                                      ; 3       ;
; vga_syncgen:U_DVI|Selector47~1                                                                           ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~29                                                                      ; 3       ;
; vga_syncgen:U_DVI|Equal4~1                                                                               ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~20                                                                      ; 3       ;
; vga_syncgen:U_DVI|Equal10~0                                                                              ; 3       ;
; vga_syncgen:U_DVI|Equal7~1                                                                               ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND6                                                                    ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND5                                                                    ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND4                                                                    ; 3       ;
; vga_syncgen:U_DVI|areastate.LEFTBAND3                                                                    ; 3       ;
; vga_syncgen:U_DVI|Equal20~0                                                                              ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~13                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~12                                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg~11                                                                         ; 3       ;
; vga_syncgen:U_DVI|Equal3~2                                                                               ; 3       ;
; vga_syncgen:U_DVI|Equal1~2                                                                               ; 3       ;
; vga_syncgen:U_DVI|Equal1~1                                                                               ; 3       ;
; vga_syncgen:U_DVI|Equal2~0                                                                               ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~6                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[6]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[4]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]                                                                         ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~6                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[6]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[7]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_gout[0]~0                                                                           ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~5                                                      ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~6                                                      ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~4                                                      ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~1                                                      ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[7]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_bout[6]~4                                                                           ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[2]                                                                         ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[1]                                                                         ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add8~0                                                           ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add12~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add15~1                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add19~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[6]                                                        ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7]                                                        ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add8~0                                                           ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add12~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add15~1                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add19~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[6]                                                        ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[7]                                                        ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add8~0                                                           ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add11~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add12~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add15~1                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add19~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6]                                                        ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[7]                                                        ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add15~0                                                          ; 3       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add17~0                                                          ; 3       ;
; vga_syncgen:U_DVI|lampcount[12]                                                                          ; 3       ;
; vga_syncgen:U_DVI|lampcount[11]                                                                          ; 3       ;
; vga_syncgen:U_DVI|lampcount[8]                                                                           ; 3       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]                                                                         ; 3       ;
; RESET_N~input                                                                                            ; 2       ;
; vga_syncgen:U_DVI|Equal16~3                                                                              ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~13                                                           ; 2       ;
; vga_syncgen:U_DVI|vsync_reg                                                                              ; 2       ;
; vga_syncgen:U_DVI|Equal23~0                                                                              ; 2       ;
; vga_syncgen:U_DVI|Equal22~1                                                                              ; 2       ;
; vga_syncgen:U_DVI|Selector26~8                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector26~7                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector7~8                                                                            ; 2       ;
; vga_syncgen:U_DVI|Selector26~5                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector25~0                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~24                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~22                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~20                                                                      ; 2       ;
; vga_syncgen:U_DVI|Selector34~9                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector34~5                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector26~0                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector34~3                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector34~1                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~38                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~28                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~19                                                                      ; 2       ;
; vga_syncgen:U_DVI|Selector42~15                                                                          ; 2       ;
; vga_syncgen:U_DVI|Selector9~1                                                                            ; 2       ;
; vga_syncgen:U_DVI|Selector42~13                                                                          ; 2       ;
; vga_syncgen:U_DVI|Selector9~0                                                                            ; 2       ;
; vga_syncgen:U_DVI|Selector41~1                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector42~11                                                                          ; 2       ;
; vga_syncgen:U_DVI|Selector42~9                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector42~7                                                                           ; 2       ;
; vga_syncgen:U_DVI|Selector42~5                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg~15                                                                         ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg~18                                                                         ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~35                                                                      ; 2       ;
; vga_syncgen:U_DVI|Selector47~0                                                                           ; 2       ;
; vga_syncgen:U_DVI|Equal22~0                                                                              ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~28                                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~26                                                                      ; 2       ;
; vga_syncgen:U_DVI|Selector41~0                                                                           ; 2       ;
; vga_syncgen:U_DVI|Equal15~1                                                                              ; 2       ;
; vga_syncgen:U_DVI|Equal12~2                                                                              ; 2       ;
; vga_syncgen:U_DVI|Equal12~0                                                                              ; 2       ;
; vga_syncgen:U_DVI|Selector7~2                                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~14                                                                      ; 2       ;
; vga_syncgen:U_DVI|Equal16~2                                                                              ; 2       ;
; vga_syncgen:U_DVI|Equal4~0                                                                               ; 2       ;
; vga_syncgen:U_DVI|Equal3~1                                                                               ; 2       ;
; vga_syncgen:U_DVI|Equal3~0                                                                               ; 2       ;
; vga_syncgen:U_DVI|Equal2~1                                                                               ; 2       ;
; vga_syncgen:U_DVI|Equal1~0                                                                               ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~2                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_rout[7]~5                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[7]                                                                         ; 2       ;
; vga_syncgen:U_DVI|cb_rout[6]~4                                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~4                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_rout[4]~3                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_rout[3]~2                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_rout[5]~1                                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~3                                                            ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~2                                                            ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~0                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]                                                                         ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~2                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_gout[6]~5                                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~6                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_gout[4]~4                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_gout[3]~3                                                                           ; 2       ;
; vga_syncgen:U_DVI|cb_gout[5]~2                                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~4                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_gout[7]~1                                                                           ; 2       ;
; vga_syncgen:U_DVI|hsync_reg                                                                              ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~2                                                            ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~2                                                      ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[6]                                                                         ; 2       ;
; vga_syncgen:U_DVI|cb_bout[5]~3                                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~7                                                            ; 2       ;
; vga_syncgen:U_DVI|cb_bout[4]~2                                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~6                                                            ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~5                                                            ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add17~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add17~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                               ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                   ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~6                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~4                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~2                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~6                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~4                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~2                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~6                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~4                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~2                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~0                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~6                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~4                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~2                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~6                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~4                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~2                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~6                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~4                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~2                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~0                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~6                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~4                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~2                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~6                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~4                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~2                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~0                                                          ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~8                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~6                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~4                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~2                                                           ; 2       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add5~0                                                           ; 2       ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_locked     ; 2       ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|pll_lock_sync~feeder ; 1       ;
; CLOCK_74~input                                                                                           ; 1       ;
; vga_syncgen:U_DVI|vcount[0]~8                                                                            ; 1       ;
; vga_syncgen:U_DVI|hcount[0]~10                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]~1                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]~2                                             ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg~0                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg~0                                                 ; 1       ;
; vga_syncgen:U_DVI|Selector47~3                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector47~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector6~2                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector12~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~36                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~35                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~34                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector35~3                                                                           ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~46                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~45                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~43                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~42                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector39~3                                                                           ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~41                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~40                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~39                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~38                                                                      ; 1       ;
; vga_syncgen:U_DVI|Equal18~7                                                                              ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~6                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~6                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~7                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~13                                                           ; 1       ;
; vga_syncgen:U_DVI|vsync_reg~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|Equal4~2                                                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~9                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~9                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~10                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~9                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[1]                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~8                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~7                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~8                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~7                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~8                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8]                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector2~1                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector2~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector17~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector15~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector1~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector10~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector5~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector4~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector3~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector7~13                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector7~12                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector7~11                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector7~10                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector22~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector22~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector19~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector19~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector16~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector16~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector13~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector0~2                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector0~1                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector24~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector7~9                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector20~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector11~5                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector23~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector21~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector18~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector14~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector9~2                                                                            ; 1       ;
; vga_syncgen:U_DVI|Selector8~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|vcount~6                                                                               ; 1       ;
; vga_syncgen:U_DVI|vcount~5                                                                               ; 1       ;
; vga_syncgen:U_DVI|vcount~4                                                                               ; 1       ;
; vga_syncgen:U_DVI|vcount~3                                                                               ; 1       ;
; vga_syncgen:U_DVI|vcount~2                                                                               ; 1       ;
; vga_syncgen:U_DVI|vcount~1                                                                               ; 1       ;
; vga_syncgen:U_DVI|vcount~0                                                                               ; 1       ;
; vga_syncgen:U_DVI|hcount~5                                                                               ; 1       ;
; vga_syncgen:U_DVI|hcount~4                                                                               ; 1       ;
; vga_syncgen:U_DVI|hcount~3                                                                               ; 1       ;
; vga_syncgen:U_DVI|hcount~2                                                                               ; 1       ;
; vga_syncgen:U_DVI|hcount~1                                                                               ; 1       ;
; vga_syncgen:U_DVI|hcount~0                                                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~7                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~6                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                                ; 1       ;
; vga_syncgen:U_DVI|Selector25~3                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector25~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector25~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector26~9                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector26~6                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector26~4                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector26~3                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector26~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector26~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector27~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector27~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector28                                                                             ; 1       ;
; vga_syncgen:U_DVI|Selector28~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector29                                                                             ; 1       ;
; vga_syncgen:U_DVI|Selector29~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector30~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector30~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~32                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~31                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~30                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~29                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~28                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[0]~27                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector32                                                                             ; 1       ;
; vga_syncgen:U_DVI|Selector32~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~23                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~21                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~19                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]~18                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector31~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector31~0                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~5                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~6                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                                ; 1       ;
; vga_syncgen:U_DVI|Selector34~10                                                                          ; 1       ;
; vga_syncgen:U_DVI|Selector34~8                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector34~7                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector34~6                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector35~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector38~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector38~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector33~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector34~4                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector33~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector34~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector34~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector33~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~39                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~37                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~36                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~34                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~33                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~32                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~29                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~27                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~26                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~25                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~24                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~23                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~22                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]~21                                                                      ; 1       ;
; vga_syncgen:U_DVI|Selector39~2                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~5                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~6                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                                ; 1       ;
; vga_syncgen:U_DVI|hsync_reg~0                                                                            ; 1       ;
; vga_syncgen:U_DVI|Equal9~0                                                                               ; 1       ;
; vga_syncgen:U_DVI|Selector41~6                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector41~5                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector41~4                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector41~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector42~16                                                                          ; 1       ;
; vga_syncgen:U_DVI|Selector42~14                                                                          ; 1       ;
; vga_syncgen:U_DVI|Selector42~12                                                                          ; 1       ;
; vga_syncgen:U_DVI|Selector42~10                                                                          ; 1       ;
; vga_syncgen:U_DVI|Selector42~8                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector42~6                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector42~4                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector42~2                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector42~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector42~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector43~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector43~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector46~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|Selector46~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~36                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~34                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~33                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]~32                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg~27                                                                         ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~25                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~24                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~23                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~22                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~21                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~19                                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~18                                                                      ; 1       ;
; vga_syncgen:U_DVI|Equal17~1                                                                              ; 1       ;
; vga_syncgen:U_DVI|Equal17~0                                                                              ; 1       ;
; vga_syncgen:U_DVI|Equal7~0                                                                               ; 1       ;
; vga_syncgen:U_DVI|Equal15~0                                                                              ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~17                                                                      ; 1       ;
; vga_syncgen:U_DVI|Equal12~1                                                                              ; 1       ;
; vga_syncgen:U_DVI|Equal18~5                                                                              ; 1       ;
; vga_syncgen:U_DVI|vblank_reg~0                                                                           ; 1       ;
; vga_syncgen:U_DVI|Equal5~1                                                                               ; 1       ;
; vga_syncgen:U_DVI|hblank_reg~1                                                                           ; 1       ;
; vga_syncgen:U_DVI|hblank_reg~0                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~5                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~4                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~7                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~16                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~15                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~14                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~13                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~5                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~4                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~5                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~4                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~9                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~3                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~3                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt~1                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg~2                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~2                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~1                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_0~0                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~7                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~6                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|num~5                                                            ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[5]                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~3                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~6                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~4                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~7                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~16                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~15                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~14                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~13                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~5                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~4                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~5                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~4                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~12                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~3                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~3                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt~1                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg~2                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~5                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~4                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~3                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_0~2                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~10                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~9                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~8                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~7                                                            ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]                                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~3                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|num~2                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~3                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~6                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~4                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~7                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~16                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~15                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~14                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~13                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~5                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~4                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~5                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~4                                                         ; 1       ;
; vga_syncgen:U_DVI|cb_bout[0]~6                                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~12                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~3                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~2                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~3                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt~1                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg~1                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~3                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_0~0                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~11                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~10                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|num~9                                                            ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~3                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~6                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~2                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~5                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg~1                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Equal2~0                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Equal1~0                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~3                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~2                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|process_1~0                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~4                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~2                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~5                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg~1                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Equal2~0                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Equal1~0                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~3                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~2                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|process_1~0                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~4                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~2                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~5                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg~1                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Equal2~0                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Equal1~0                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~3                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~2                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|process_1~0                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~4                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~3                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~2                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~3                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~2                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~3                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~2                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                   ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~1                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg~0                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~1                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg~0                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~1                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg~0                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg~1                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg~0                                                ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                               ; 1       ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                               ; 1       ;
; hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|pll_lock_sync        ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9]                                                      ; 1       ;
; vga_syncgen:U_DVI|lampcount[15]~40                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[14]~39                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[14]~38                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[13]~37                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[13]~36                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[12]~35                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[12]~34                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[11]~33                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[11]~32                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[10]~31                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[10]~30                                                                       ; 1       ;
; vga_syncgen:U_DVI|lampcount[9]~29                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[9]~28                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[8]~27                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[8]~26                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[7]~25                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[7]~24                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[6]~23                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[6]~22                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[5]~21                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[5]~20                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[4]~19                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[4]~18                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[3]~17                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[3]~16                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[2]~15                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[2]~14                                                                        ; 1       ;
; vga_syncgen:U_DVI|lampcount[2]                                                                           ; 1       ;
; vga_syncgen:U_DVI|lampcount[3]                                                                           ; 1       ;
; vga_syncgen:U_DVI|lampcount[4]                                                                           ; 1       ;
; vga_syncgen:U_DVI|lampcount[5]                                                                           ; 1       ;
; vga_syncgen:U_DVI|lampcount[6]                                                                           ; 1       ;
; vga_syncgen:U_DVI|lampcount[7]                                                                           ; 1       ;
; vga_syncgen:U_DVI|Add1~18                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~17                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~16                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~15                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~14                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~13                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~12                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~11                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~10                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add1~9                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~8                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~7                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~6                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~5                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~4                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~3                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~2                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add1~1                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~20                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~19                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~18                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~17                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~16                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~15                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~14                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~13                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~12                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~11                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~10                                                                                ; 1       ;
; vga_syncgen:U_DVI|Add0~9                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~8                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~7                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~6                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~5                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~4                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~3                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~2                                                                                 ; 1       ;
; vga_syncgen:U_DVI|Add0~1                                                                                 ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6]                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[4]~2                                                                       ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[3]~1                                                                       ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[0]~0                                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6]                                                      ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[4]~2                                                                       ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[3]~1                                                                       ; 1       ;
; vga_syncgen:U_DVI|cb_bout_reg[0]~0                                                                       ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~11                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~10                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~9                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~8                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~7                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add23~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add22~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add21~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add25~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add24~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~8                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~7                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~6                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~5                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~4                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~3                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~2                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~1                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add6~0                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~5                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~3                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|Add5~1                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~11                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~10                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~9                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~8                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~7                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add23~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add22~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add21~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add25~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add24~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~8                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~7                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~6                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~5                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~4                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~3                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~2                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~1                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add6~0                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~5                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~3                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|Add5~1                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4]                                                      ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~11                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~10                                                         ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~9                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~8                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~7                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add23~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add22~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add21~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add25~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~6                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~5                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~4                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~3                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~2                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~1                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add24~0                                                          ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~7                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~6                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~5                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~4                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~3                                                           ; 1       ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|Add6~2                                                           ; 1       ;
+----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 880 / 27,275 ( 3 % )   ;
; C16 interconnects     ; 2 / 1,240 ( < 1 % )    ;
; C4 interconnects      ; 322 / 20,832 ( 2 % )   ;
; Direct links          ; 246 / 27,275 ( < 1 % ) ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 391 / 8,064 ( 5 % )    ;
; R24 interconnects     ; 2 / 1,320 ( < 1 % )    ;
; R4 interconnects      ; 309 / 28,560 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.38) ; Number of LABs  (Total = 64) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 7                            ;
; 2                                           ; 6                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 3                            ;
; 13                                          ; 6                            ;
; 14                                          ; 3                            ;
; 15                                          ; 6                            ;
; 16                                          ; 26                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.91) ; Number of LABs  (Total = 64) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 29                           ;
; 1 Clock                            ; 48                           ;
; 1 Clock enable                     ; 28                           ;
; 1 Sync. clear                      ; 5                            ;
; 1 Sync. load                       ; 6                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.05) ; Number of LABs  (Total = 64) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 5                            ;
; 3                                            ; 1                            ;
; 4                                            ; 5                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 3                            ;
; 14                                           ; 3                            ;
; 15                                           ; 2                            ;
; 16                                           ; 4                            ;
; 17                                           ; 2                            ;
; 18                                           ; 6                            ;
; 19                                           ; 4                            ;
; 20                                           ; 7                            ;
; 21                                           ; 4                            ;
; 22                                           ; 2                            ;
; 23                                           ; 3                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.59) ; Number of LABs  (Total = 64) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 8                            ;
; 2                                               ; 6                            ;
; 3                                               ; 4                            ;
; 4                                               ; 4                            ;
; 5                                               ; 5                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 3                            ;
; 9                                               ; 6                            ;
; 10                                              ; 2                            ;
; 11                                              ; 7                            ;
; 12                                              ; 4                            ;
; 13                                              ; 5                            ;
; 14                                              ; 4                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.08) ; Number of LABs  (Total = 64) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 3                            ;
; 3                                            ; 5                            ;
; 4                                            ; 4                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 5                            ;
; 11                                           ; 1                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 2                            ;
; 15                                           ; 5                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 4                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 3                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 0                            ;
; 34                                           ; 0                            ;
; 35                                           ; 0                            ;
; 36                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 12        ; 8            ; 12        ; 0            ; 0            ; 12        ; 12        ; 0            ; 12        ; 12        ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 4            ; 0         ; 12           ; 12           ; 0         ; 0         ; 12           ; 0         ; 0         ; 12           ; 12           ; 12           ; 12           ; 10           ; 12           ; 12           ; 10           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FREQ_SEL           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA0_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA1_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2_N       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA2_P       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_74           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Internal Configuration   ;
; Enable Error Detection CRC_ERROR pin                             ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                       ;
; Enable JTAG pin sharing                                          ; Off                      ;
; Enable nCE pin                                                   ; Off                      ;
; Enable BOOT_SEL pin                                              ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; On                       ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                               ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Register                                            ; Destination Register                                       ; Delay Added in ns ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
; vga_syncgen:U_DVI|areastate.LEFTBAND3                      ; vga_syncgen:U_DVI|areastate.WHITELAMP                      ; 0.110             ;
; vga_syncgen:U_DVI|areastate.FULLWHITE                      ; vga_syncgen:U_DVI|areastate.GRAY                           ; 0.110             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; 0.081             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2] ; 0.054             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0] ; 0.054             ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
Note: This table only shows the top 19 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 10M08SAE144C8GES for design "max10_hdmi_top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '1.2V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|pll1" as MAX 10 FPGA PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (169124): Fitter converted 7 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'max10_hdmi_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {hdvideopll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {hdvideopll_inst|altpll_component|auto_generated|pll1|clk[0]} {hdvideopll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {hdvideopll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {hdvideopll_inst|altpll_component|auto_generated|pll1|clk[1]} {hdvideopll_inst|altpll_component|auto_generated|pll1|clk[1]}
Warning (332174): Ignored filter at max10_hdmi_top.sdc(13): CLOCK_50 could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at max10_hdmi_top.sdc(13): Argument <targets> is not an object ID
    Info (332050): create_clock -period "20.000 ns" -name {CLOCK_50} {CLOCK_50}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From hdvideopll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to hdvideopll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From hdvideopll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to hdvideopll_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From hdvideopll_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to hdvideopll_inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   13.468     CLOCK_74
    Info (332111):   13.468 hdvideopll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    2.693 hdvideopll_inst|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node hdvideopll:hdvideopll_inst|altpll:altpll_component|hdvideopll_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3]
        Info (176357): Destination node dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_L" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_R" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ROTENC_KEY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ROTENC_PA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ROTENC_PB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.42 seconds.
Info (334003): Started post-fitting delay annotation
Warning (12535): Advance timing characteristics for device 10M08SAE144C8GES
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (12535): Advance timing characteristics for device 10M08SAE144C8GES
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 FPGA Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at 126
    Info (169178): Pin CLOCK_74 uses I/O standard 3.3-V LVTTL at 27
Warning (14579): Pin LED uses I/O standard 3.3-V LVTTL located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RESET_N uses I/O standard 3.3-V LVTTL located at 126 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Info (144001): Generated suppressed messages file C:/PROJECT/c87_sodalite/fpga/max10_hdmi/output_files/max10_hdmi_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 1226 megabytes
    Info: Processing ended: Sat Nov 15 23:23:32 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/c87_sodalite/fpga/max10_hdmi/output_files/max10_hdmi_top.fit.smsg.


