{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557232723771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557232723802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 15:38:43 2019 " "Processing started: Tue May 07 15:38:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557232723802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232723802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232723802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557232724677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557232724677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "makeaors.bdf 1 1 " "Found 1 design units, including 1 entities, in source file makeaors.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 makeAorS " "Found entity 1: makeAorS" {  } { { "makeAorS.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/makeAorS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232742975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232742975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "inv.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232742990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232742990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_bit " "Found entity 1: add_bit" {  } { { "add_bit.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/add_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232742990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232742990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "makep.bdf 1 1 " "Found 1 design units, including 1 entities, in source file makep.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 makeP " "Found entity 1: makeP" {  } { { "makeP.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/makeP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232742990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232742990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andwithres.bdf 1 1 " "Found 1 design units, including 1 entities, in source file andwithres.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 andWithRes " "Found entity 1: andWithRes" {  } { { "andWithRes.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/andWithRes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232742990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232742990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rightshift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rightShift " "Found entity 1: rightShift" {  } { { "rightShift.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/rightShift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232743006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232743006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "withoutlastbit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file withoutlastbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 withoutLastBit " "Found entity 1: withoutLastBit" {  } { { "withoutLastBit.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/withoutLastBit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232743006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232743006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger9 " "Found entity 1: trigger9" {  } { { "trigger9.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/trigger9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232743006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232743006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232743006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232743006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232743021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232743021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bit9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_bit9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_bit9 " "Found entity 1: add_bit9" {  } { { "add_bit9.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/add_bit9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557232743021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232743021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557232743099 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "R " "Found inconsistent dimensions for element \"R\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 624 1168 1185 704 "R\[2\]" "" } { 688 1120 1184 705 "R\[8..0\]" "" } { 616 1216 1392 632 "R" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743099 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[2\] R2 " "Converted element name(s) from \"R\[2\]\" to \"R2\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 624 1168 1185 704 "R\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557232743115 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[8..0\] R8..0 " "Converted element name(s) from \"R\[8..0\]\" to \"R8..0\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 688 1120 1184 705 "R\[8..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557232743115 ""}  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 624 1168 1185 704 "R\[2\]" "" } { 688 1120 1184 705 "R\[8..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557232743115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_bit9 add_bit9:inst544 " "Elaborating entity \"add_bit9\" for hierarchy \"add_bit9:inst544\"" {  } { { "lab2.bdf" "inst544" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 672 992 1120 768 "inst544" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA add_bit9:inst544\|HA:inst15 " "Elaborating entity \"HA\" for hierarchy \"add_bit9:inst544\|HA:inst15\"" {  } { { "add_bit9.bdf" "inst15" { Schematic "C:/intelFPGA_lite/18.1/lab2/add_bit9.bdf" { { 296 1480 1576 392 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger9 trigger9:inst22 " "Elaborating entity \"trigger9\" for hierarchy \"trigger9:inst22\"" {  } { { "lab2.bdf" "inst22" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 672 800 928 768 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:inst11 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:inst11\"" {  } { { "lab2.bdf" "inst11" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 672 544 704 840 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:inst11 " "Elaborated megafunction instantiation \"LPM_ADD_SUB:inst11\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 672 544 704 840 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:inst11 " "Instantiated megafunction \"LPM_ADD_SUB:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557232743224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557232743224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557232743224 ""}  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 672 544 704 840 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557232743224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub LPM_ADD_SUB:inst11\|alt_stratix_add_sub:stratix_adder " "Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"LPM_ADD_SUB:inst11\|alt_stratix_add_sub:stratix_adder\"" {  } { { "lpm_add_sub.tdf" "stratix_adder" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ADD_SUB:inst11\|alt_stratix_add_sub:stratix_adder LPM_ADD_SUB:inst11 " "Elaborated megafunction instantiation \"LPM_ADD_SUB:inst11\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"LPM_ADD_SUB:inst11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } } { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 672 544 704 840 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andWithRes andWithRes:inst45 " "Elaborating entity \"andWithRes\" for hierarchy \"andWithRes:inst45\"" {  } { { "lab2.bdf" "inst45" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 704 320 464 800 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "withoutLastBit withoutLastBit:inst15 " "Elaborating entity \"withoutLastBit\" for hierarchy \"withoutLastBit:inst15\"" {  } { { "lab2.bdf" "inst15" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 200 2168 2296 296 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShift rightShift:inst14 " "Elaborating entity \"rightShift\" for hierarchy \"rightShift:inst14\"" {  } { { "lab2.bdf" "inst14" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 200 1912 2040 296 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makeP makeP:inst4 " "Elaborating entity \"makeP\" for hierarchy \"makeP:inst4\"" {  } { { "lab2.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 408 248 376 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makeAorS makeAorS:inst456 " "Elaborating entity \"makeAorS\" for hierarchy \"makeAorS:inst456\"" {  } { { "lab2.bdf" "inst456" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 0 616 744 96 "inst456" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_bit add_bit:inst3 " "Elaborating entity \"add_bit\" for hierarchy \"add_bit:inst3\"" {  } { { "lab2.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 128 448 592 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv inv:inst2 " "Elaborating entity \"inv\" for hierarchy \"inv:inst2\"" {  } { { "lab2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 128 272 424 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557232743334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557232743724 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[4\] " "Logic cell \"lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[4\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[4\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743724 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[3\] " "Logic cell \"lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[3\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[3\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743724 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[2\] " "Logic cell \"lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[2\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[2\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743724 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_add_sub:inst10\|alt_stratix_add_sub:stratix_adder\|result\[0\] " "Logic cell \"lpm_add_sub:inst10\|alt_stratix_add_sub:stratix_adder\|result\[0\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[0\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743724 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[1\] " "Logic cell \"lpm_add_sub:inst1488\|alt_stratix_add_sub:stratix_adder\|result\[1\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[1\]" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743724 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1557232743724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COSTIL\[8\] " "No output dependent on input pin \"COSTIL\[8\]\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 720 88 256 736 "COSTIL\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743740 "|lab2|COSTIL[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COSTIL\[7\] " "No output dependent on input pin \"COSTIL\[7\]\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 720 88 256 736 "COSTIL\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743740 "|lab2|COSTIL[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COSTIL\[6\] " "No output dependent on input pin \"COSTIL\[6\]\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 720 88 256 736 "COSTIL\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743740 "|lab2|COSTIL[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COSTIL\[5\] " "No output dependent on input pin \"COSTIL\[5\]\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 720 88 256 736 "COSTIL\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743740 "|lab2|COSTIL[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COSTIL\[4\] " "No output dependent on input pin \"COSTIL\[4\]\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 720 88 256 736 "COSTIL\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743740 "|lab2|COSTIL[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COSTIL\[3\] " "No output dependent on input pin \"COSTIL\[3\]\"" {  } { { "lab2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab2/lab2.bdf" { { 720 88 256 736 "COSTIL\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557232743740 "|lab2|COSTIL[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557232743740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557232743740 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557232743740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557232743740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557232743740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557232743912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 15:39:03 2019 " "Processing ended: Tue May 07 15:39:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557232743912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557232743912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557232743912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557232743912 ""}
