[{"DBLP title": "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"], "year": 2016, "MAG papers": [{"PaperId": 2331737637, "PaperTitle": "memristive boltzmann machine a hardware accelerator for combinatorial optimization and deep learning", "Year": 2016, "CitationCount": 133, "EstimatedCitation": 201, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "TABLA: A unified template-based framework for accelerating statistical machine learning.", "DBLP authors": ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2261808795, "PaperTitle": "tabla a unified template based framework for accelerating statistical machine learning", "Year": 2016, "CitationCount": 109, "EstimatedCitation": 154, "Affiliations": {"georgia institute of technology": 7.0}}], "source": "ES"}, {"DBLP title": "Pushing the limits of accelerator efficiency while retaining programmability.", "DBLP authors": ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "year": 2016, "MAG papers": [{"PaperId": 2334795732, "PaperTitle": "pushing the limits of accelerator efficiency while retaining programmability", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 59, "Affiliations": {"university of wisconsin madison": 3.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "A low power software-defined-radio baseband processor for the Internet of Things.", "DBLP authors": ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2016, "MAG papers": [{"PaperId": 2326639763, "PaperTitle": "a low power software defined radio baseband processor for the internet of things", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee.", "DBLP authors": ["Benjamin Gaudette", "Carole-Jean Wu", "Sarma B. K. Vrudhula"], "year": 2016, "MAG papers": [{"PaperId": 2323475465, "PaperTitle": "improving smartphone user experience by balancing performance and energy with probabilistic qos guarantee", "Year": 2016, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction.", "DBLP authors": ["Matthew Halpern", "Yuhao Zhu", "Vijay Janapa Reddi"], "year": 2016, "MAG papers": [{"PaperId": 2316607014, "PaperTitle": "mobile cpu s rise to power quantifying the impact of generational mobile cpu design trends on performance energy and user satisfaction", "Year": 2016, "CitationCount": 96, "EstimatedCitation": 151, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Atomic persistence for SCM with a non-intrusive backend controller.", "DBLP authors": ["Kshitij A. Doshi", "Ellis Giles", "Peter J. Varman"], "year": 2016, "MAG papers": [{"PaperId": 2316501305, "PaperTitle": "atomic persistence for scm with a non intrusive backend controller", "Year": 2016, "CitationCount": 48, "EstimatedCitation": 62, "Affiliations": {"intel": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM.", "DBLP authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2016, "MAG papers": [{"PaperId": 2329141363, "PaperTitle": "compex compression expansion coding for energy latency and lifetime improvements in mlc tlc nvm", "Year": 2016, "CitationCount": 45, "EstimatedCitation": 71, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "A low-power hybrid reconfigurable architecture for resistive random-access memories.", "DBLP authors": ["Miguel Angel Lastras-Monta\u00f1o", "Amirali Ghofrani", "Kwang-Ting Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2332554909, "PaperTitle": "a low power hybrid reconfigurable architecture for resistive random access memories", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "A performance analysis framework for optimizing OpenCL applications on FPGAs.", "DBLP authors": ["Ze-ke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"], "year": 2016, "MAG papers": [{"PaperId": 2317369144, "PaperTitle": "a performance analysis framework for optimizing opencl applications on fpgas", "Year": 2016, "CitationCount": 70, "EstimatedCitation": 86, "Affiliations": {"hong kong university of science and technology": 1.0, "cornell university": 1.0, "nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "HRL: Efficient and flexible reconfigurable logic for near-data processing.", "DBLP authors": ["Mingyu Gao", "Christos Kozyrakis"], "year": 2016, "MAG papers": [{"PaperId": 2335240678, "PaperTitle": "hrl efficient and flexible reconfigurable logic for near data processing", "Year": 2016, "CitationCount": 111, "EstimatedCitation": 167, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Software transparent dynamic binary translation for coarse-grain reconfigurable architectures.", "DBLP authors": ["Matthew A. Watkins", "Tony Nowatzki", "Anthony Carno"], "year": 2016, "MAG papers": [{"PaperId": 2315410490, "PaperTitle": "software transparent dynamic binary translation for coarse grain reconfigurable architectures", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"virginia tech": 1.0, "lafayette college": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Core tunneling: Variation-aware voltage noise mitigation in GPUs.", "DBLP authors": ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "year": 2016, "MAG papers": [{"PaperId": 2322662801, "PaperTitle": "core tunneling variation aware voltage noise mitigation in gpus", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ohio state university": 5.0}}], "source": "ES"}, {"DBLP title": "Warped-preexecution: A GPU pre-execution approach for improving latency hiding.", "DBLP authors": ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "MAG papers": [{"PaperId": 2315868086, "PaperTitle": "warped preexecution a gpu pre execution approach for improving latency hiding", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"yonsei university": 4.0, "university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Approximating warps with intra-warp operand value similarity.", "DBLP authors": ["Daniel Wong", "Nam Sung Kim", "Murali Annavaram"], "year": 2016, "MAG papers": [{"PaperId": 2322230929, "PaperTitle": "approximating warps with intra warp operand value similarity", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 52, "Affiliations": {"university of southern california": 1.0, "university of illinois at urbana champaign": 1.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "A case for toggle-aware compression for GPU systems.", "DBLP authors": ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "year": 2016, "MAG papers": [{"PaperId": 2325538041, "PaperTitle": "a case for toggle aware compression for gpu systems", "Year": 2016, "CitationCount": 59, "EstimatedCitation": 79, "Affiliations": {"carnegie mellon university": 4.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "Minimal disturbance placement and promotion.", "DBLP authors": ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel A. Jim\u00e9nez"], "year": 2016, "MAG papers": [{"PaperId": 2324933764, "PaperTitle": "minimal disturbance placement and promotion", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"texas a m university": 2.0, "advanced micro devices": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Revisiting virtual L1 caches: A practical design using dynamic synonym remapping.", "DBLP authors": ["Hongil Yoon", "Gurindar S. Sohi"], "year": 2016, "MAG papers": [{"PaperId": 2335115745, "PaperTitle": "revisiting virtual l1 caches a practical design using dynamic synonym remapping", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling cache performance beyond LRU.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2016, "MAG papers": [{"PaperId": 2328769609, "PaperTitle": "modeling cache performance beyond lru", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 54, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient footprint caching for Tagless DRAM Caches.", "DBLP authors": ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "year": 2016, "MAG papers": [{"PaperId": 2314529622, "PaperTitle": "efficient footprint caching for tagless dram caches", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"sungkyunkwan university": 5.0, "pohang university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "SCsafe: Logging sequential consistency violations continuously and precisely.", "DBLP authors": ["Yuelu Duan", "David A. Koufaty", "Josep Torrellas"], "year": 2016, "MAG papers": [{"PaperId": 2333000976, "PaperTitle": "scsafe logging sequential consistency violations continuously and precisely", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at urbana champaign": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "LASER: Light, Accurate Sharing dEtection and Repair.", "DBLP authors": ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "year": 2016, "MAG papers": [{"PaperId": 2333728936, "PaperTitle": "laser light accurate sharing detection and repair", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 3.0, "university of pennsylvania": 2.0, "university of washington": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient GPU hardware transactional memory through early conflict resolution.", "DBLP authors": ["Sui Chen", "Lu Peng"], "year": 2016, "MAG papers": [{"PaperId": 2335340700, "PaperTitle": "efficient gpu hardware transactional memory through early conflict resolution", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"louisiana state university": 2.0}}], "source": "ES"}, {"DBLP title": "PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory.", "DBLP authors": ["Sunjae Park", "Milos Prvulovic", "Christopher J. Hughes"], "year": 2016, "MAG papers": [{"PaperId": 2316531414, "PaperTitle": "pleasetm enabling transaction conflict management in requester wins hardware transactional memory", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient synthetic traffic models for large, complex SoCs.", "DBLP authors": ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "year": 2016, "MAG papers": [{"PaperId": 2333406110, "PaperTitle": "efficient synthetic traffic models for large complex socs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"advanced micro devices": 5.0}}], "source": "ES"}, {"DBLP title": "DVFS for NoCs in CMPs: A thread voting approach.", "DBLP authors": ["Yuan Yao", "Zhonghai Lu"], "year": 2016, "MAG papers": [{"PaperId": 2335091486, "PaperTitle": "dvfs for nocs in cmps a thread voting approach", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "SLaC: Stage laser control for a flattened butterfly network.", "DBLP authors": ["Yigit Demir", "Nikos Hardavellas"], "year": 2016, "MAG papers": [{"PaperId": 2332091857, "PaperTitle": "slac stage laser control for a flattened butterfly network", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"northwestern university": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "The runahead network-on-chip.", "DBLP authors": ["Zimo Li", "Joshua San Miguel", "Natalie D. Enright Jerger"], "year": 2016, "MAG papers": [{"PaperId": 2318422608, "PaperTitle": "the runahead network on chip", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of toronto": 3.0}}, {"PaperId": 2747246500, "PaperTitle": "the runahead network on chip", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Towards high performance paged memory for GPUs.", "DBLP authors": ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "year": 2016, "MAG papers": [{"PaperId": 2330672121, "PaperTitle": "towards high performance paged memory for gpus", "Year": 2016, "CitationCount": 77, "EstimatedCitation": 108, "Affiliations": {"nvidia": 5.0}}], "source": "ES"}, {"DBLP title": "Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing.", "DBLP authors": ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "year": 2016, "MAG papers": [{"PaperId": 2323693848, "PaperTitle": "simultaneous multikernel gpu multi tasking throughput processors via fine grained sharing", "Year": 2016, "CitationCount": 89, "EstimatedCitation": 132, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs.", "DBLP authors": ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "year": 2016, "MAG papers": [{"PaperId": 2328929289, "PaperTitle": "ipaws instruction issue pattern based adaptive warp scheduling for gpgpus", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"kaist": 3.0, "samsung": 3.0}}], "source": "ES"}, {"DBLP title": "Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller.", "DBLP authors": ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "year": 2016, "MAG papers": [{"PaperId": 2315828679, "PaperTitle": "lattice priority scheduling low overhead timing channel protection for a shared memory controller", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"cornell university": 4.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "A complete key recovery timing attack on a GPU.", "DBLP authors": ["Zhen Hang Jiang", "Yunsi Fei", "David R. Kaeli"], "year": 2016, "MAG papers": [{"PaperId": 2323777873, "PaperTitle": "a complete key recovery timing attack on a gpu", "Year": 2016, "CitationCount": 65, "EstimatedCitation": 87, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "CATalyst: Defeating last-level cache side channel attacks in cloud computing.", "DBLP authors": ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "year": 2016, "MAG papers": [{"PaperId": 2255548496, "PaperTitle": "catalyst defeating last level cache side channel attacks in cloud computing", "Year": 2016, "CitationCount": 241, "EstimatedCitation": 330, "Affiliations": {"nicta": 3.0, "princeton university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines.", "DBLP authors": ["Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2016, "MAG papers": [{"PaperId": 2312694346, "PaperTitle": "predicting the memory bandwidth and optimal core allocations for multi threaded applications on large scale numa machines", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "A market approach for handling power emergencies in multi-tenant data center.", "DBLP authors": ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "year": 2016, "MAG papers": [{"PaperId": 2313936714, "PaperTitle": "a market approach for handling power emergencies in multi tenant data center", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"california institute of technology": 2.0, "university of california riverside": 2.0, "ohio state university": 1.0}}], "source": "ES"}, {"DBLP title": "SizeCap: Efficiently handling power surges in fuel cell powered data centers.", "DBLP authors": ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "year": 2016, "MAG papers": [{"PaperId": 2320948277, "PaperTitle": "sizecap efficiently handling power surges in fuel cell powered data centers", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"microsoft": 6.0, "carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "MaPU: A novel mathematical computing architecture.", "DBLP authors": ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "year": 2016, "MAG papers": [{"PaperId": 2321708063, "PaperTitle": "mapu a novel mathematical computing architecture", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"huawei": 2.0}}], "source": "ES"}, {"DBLP title": "Best-offset hardware prefetching.", "DBLP authors": ["Pierre Michaud"], "year": 2016, "MAG papers": [{"PaperId": 2329976284, "PaperTitle": "best offset hardware prefetching", "Year": 2016, "CitationCount": 67, "EstimatedCitation": 98, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "DUANG: Fast and lightweight page migration in asymmetric memory systems.", "DBLP authors": ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2328679197, "PaperTitle": "duang fast and lightweight page migration in asymmetric memory systems", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of texas at dallas": 1.0, "university of wisconsin madison": 2.0, "yonsei university": 2.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Selective GPU caches to eliminate CPU-GPU HW cache coherence.", "DBLP authors": ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "year": 2016, "MAG papers": [{"PaperId": 2326078278, "PaperTitle": "selective gpu caches to eliminate cpu gpu hw cache coherence", "Year": 2016, "CitationCount": 38, "EstimatedCitation": 57, "Affiliations": {"nvidia": 4.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Venice: Exploring server architectures for effective resource sharing.", "DBLP authors": ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2289516938, "PaperTitle": "venice exploring server architectures for effective resource sharing", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of rochester": 1.0, "huawei": 2.0, "chalmers university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A large-scale study of soft-errors on GPUs in the field.", "DBLP authors": ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "year": 2016, "MAG papers": [{"PaperId": 2318507312, "PaperTitle": "a large scale study of soft errors on gpus in the field", "Year": 2016, "CitationCount": 47, "EstimatedCitation": 79, "Affiliations": {"college of william mary": 2.0, "oak ridge national laboratory": 3.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of a mobile storage leveraging the DRAM interface.", "DBLP authors": ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "year": 2016, "MAG papers": [{"PaperId": 2328205434, "PaperTitle": "design and implementation of a mobile storage leveraging the dram interface", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"samsung": 14.0}}], "source": "ES"}, {"DBLP title": "Restore truncation for performance improvement in future DRAM systems.", "DBLP authors": ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2016, "MAG papers": [{"PaperId": 2321746411, "PaperTitle": "restore truncation for performance improvement in future dram systems", "Year": 2016, "CitationCount": 44, "EstimatedCitation": 64, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems.", "DBLP authors": ["Xun Jian", "Vilas Sridharan", "Rakesh Kumar"], "year": 2016, "MAG papers": [{"PaperId": 2326201358, "PaperTitle": "parity helix efficient protection for single dimensional faults in multi dimensional memory systems", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of illinois at urbana champaign": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM.", "DBLP authors": ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "year": 2016, "MAG papers": [{"PaperId": 2332254524, "PaperTitle": "low cost inter linked subarrays lisa enabling fast inter subarray data movement in dram", "Year": 2016, "CitationCount": 131, "EstimatedCitation": 165, "Affiliations": {"carnegie mellon university": 4.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "ChargeCache: Reducing DRAM latency by exploiting row access locality.", "DBLP authors": ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "year": 2016, "MAG papers": [{"PaperId": 2331766458, "PaperTitle": "chargecache reducing dram latency by exploiting row access locality", "Year": 2016, "CitationCount": 135, "EstimatedCitation": 146, "Affiliations": {"carnegie mellon university": 6.0, "tobb university of economics and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors.", "DBLP authors": ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "year": 2016, "MAG papers": [{"PaperId": 2323020055, "PaperTitle": "amdahl s law for lifetime reliability scaling in heterogeneous multicore processors", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "LiveSim: Going live with microarchitecture simulation.", "DBLP authors": ["Sina Hassani", "Gabriel Southern", "Jose Renau"], "year": 2016, "MAG papers": [{"PaperId": 2321164527, "PaperTitle": "livesim going live with microarchitecture simulation", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california santa cruz": 3.0}}], "source": "ES"}, {"DBLP title": "McVerSi: A test generation framework for fast memory consistency verification in simulation.", "DBLP authors": ["Marco Elver", "Vijay Nagarajan"], "year": 2016, "MAG papers": [{"PaperId": 2325421623, "PaperTitle": "mcversi a test generation framework for fast memory consistency verification in simulation", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient address translation.", "DBLP authors": ["Vasileios Karakostas", "Jayneel Gandhi", "Adri\u00e1n Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "year": 2016, "MAG papers": [{"PaperId": 2318490588, "PaperTitle": "energy efficient address translation", "Year": 2016, "CitationCount": 38, "EstimatedCitation": 63, "Affiliations": {"barcelona supercomputing center": 4.0, "university of wisconsin madison": 3.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "RADAR: Runtime-assisted dead region management for last-level caches.", "DBLP authors": ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel Peric\u00e0s", "Per Stenstr\u00f6m"], "year": 2016, "MAG papers": [{"PaperId": 564090977, "PaperTitle": "radar runtime assisted dead region management for last level caches", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chalmers university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family.", "DBLP authors": ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi R. Iyer"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Symbiotic job scheduling on the IBM POWER8.", "DBLP authors": ["Josu\u00e9 Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"], "year": 2016, "MAG papers": [{"PaperId": 2335244831, "PaperTitle": "symbiotic job scheduling on the ibm power8", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of valencia": 3.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "ScalCore: Designing a core for voltage scalability.", "DBLP authors": ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "year": 2016, "MAG papers": [{"PaperId": 2327091000, "PaperTitle": "scalcore designing a core for voltage scalability", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"nvidia": 1.0, "intel": 1.0, "university of illinois at urbana champaign": 3.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Cost effective physical register sharing.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2016, "MAG papers": [{"PaperId": 2325153866, "PaperTitle": "cost effective physical register sharing", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}]