{"vcs1":{"timestamp_begin":1745912516.772036217, "rt":0.68, "ut":0.18, "st":0.04}}
{"vcselab":{"timestamp_begin":1745912517.502845595, "rt":0.44, "ut":0.18, "st":0.01}}
{"link":{"timestamp_begin":1745912517.996815297, "rt":0.52, "ut":0.17, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745912516.516648633}
{"VCS_COMP_START_TIME": 1745912516.516648633}
{"VCS_COMP_END_TIME": 1745912518.606133459}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263888}}
{"vcselab": {"peak_mem": 140056}}
