ADVANCE_RING,FUNC_0
BEGIN_RING,FUNC_1
CHIP_RV515,VAR_0
COMMIT_RING,FUNC_2
DRM_DEBUG,FUNC_3
DRM_ERROR,FUNC_4
EINVAL,VAR_1
OUT_RING,FUNC_5
R300_SIMULTANEOUS_CLIPRECTS,VAR_2
RADEON_CP_PACKET2,VAR_3
RADEON_DISPATCH_AGE,FUNC_6
RADEON_FAMILY_MASK,VAR_4
RING_LOCALS,VAR_5
drm_buffer_read_object,FUNC_7
drm_buffer_unprocessed,FUNC_8
r300_cmd_wait,FUNC_9
r300_discard_buffer,FUNC_10
r300_emit_cliprects,FUNC_11
r300_emit_packet0,FUNC_12
r300_emit_packet3,FUNC_13
r300_emit_r500fp,FUNC_14
r300_emit_vpu,FUNC_15
r300_pacify,FUNC_16
r300_scratch,FUNC_17
r300_do_cp_cmdbuf,FUNC_18
dev,VAR_6
file_priv,VAR_7
cmdbuf,VAR_8
dev_priv,VAR_9
master_priv,VAR_10
dma,VAR_11
buf,VAR_12
emit_dispatch_age,VAR_13
ret,VAR_14
idx,VAR_15
header,VAR_16
stack_header,VAR_17
i,VAR_18
