/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [37:0] _00_;
  reg [3:0] _01_;
  reg [4:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [9:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  reg [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_3z[0];
  assign celloutsig_1_11z = ~celloutsig_1_1z;
  assign celloutsig_0_20z = ~celloutsig_0_11z[0];
  assign celloutsig_1_4z = ~((celloutsig_1_0z[8] | celloutsig_1_3z) & celloutsig_1_1z);
  assign celloutsig_0_16z = ~((celloutsig_0_4z | celloutsig_0_12z[3]) & celloutsig_0_1z);
  assign celloutsig_1_7z = celloutsig_1_4z | celloutsig_1_2z;
  assign celloutsig_1_1z = in_data[156] ^ in_data[113];
  assign celloutsig_1_3z = in_data[146] ^ celloutsig_1_1z;
  assign celloutsig_0_47z = { celloutsig_0_24z[12], celloutsig_0_31z, celloutsig_0_33z } + celloutsig_0_3z;
  assign celloutsig_1_8z = { in_data[168:153], celloutsig_1_4z } + { in_data[109:96], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_19z = { in_data[62:52], celloutsig_0_3z } + in_data[70:57];
  assign celloutsig_0_24z = celloutsig_0_15z[18:5] + { celloutsig_0_23z[5:1], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_29z = celloutsig_0_19z[9:1] + { celloutsig_0_15z[6:3], celloutsig_0_2z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 38'h0000000000;
    else _00_ <= in_data[155:118];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= in_data[128:125];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_3z = celloutsig_0_2z[3:1] & { in_data[19], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_3z } & { celloutsig_0_3z[1:0], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_0z } & in_data[22:19];
  assign celloutsig_0_10z = { celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_5z } / { 1'h1, _02_[0], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[180:176], celloutsig_1_1z } >= celloutsig_1_0z[8:3];
  assign celloutsig_1_5z = { celloutsig_1_0z[9:2], celloutsig_1_3z, celloutsig_1_2z } >= { in_data[102:98], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_13z = { _02_[3:1], celloutsig_0_10z } >= in_data[75:65];
  assign celloutsig_0_6z = { in_data[95:82], celloutsig_0_3z } > { in_data[69:60], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_18z = _02_[4:2] > celloutsig_0_3z;
  assign celloutsig_0_31z = { celloutsig_0_3z[0], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_4z } <= { celloutsig_0_23z[8:7], celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_48z = celloutsig_0_29z[4:1] && { celloutsig_0_47z[1], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_9z = { in_data[39:37], celloutsig_0_5z } && { celloutsig_0_2z[1], celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_3z[2:1], celloutsig_0_16z } && { _02_[1:0], celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[95:88] < { in_data[50:49], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_33z = celloutsig_0_28z[2] & ~(celloutsig_0_12z[1]);
  assign celloutsig_0_5z = celloutsig_0_3z[0] & ~(celloutsig_0_2z[0]);
  assign celloutsig_0_17z = celloutsig_0_10z[1] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_9z = celloutsig_1_8z[5] ? { _00_[32:30], celloutsig_1_5z } : in_data[106:103];
  assign celloutsig_1_14z = celloutsig_1_7z ? celloutsig_1_0z[8:4] : celloutsig_1_8z[12:8];
  assign celloutsig_1_15z = celloutsig_1_0z[1] ? { _00_[23:19], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z } : celloutsig_1_8z[13:2];
  assign celloutsig_0_15z = celloutsig_0_10z[3] ? { in_data[58:56], celloutsig_0_10z[7:4], 1'h1, celloutsig_0_10z[2:0], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z[7:4], 1'h1, celloutsig_0_10z[2:0], celloutsig_0_3z } : { in_data[55:42], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z, _02_ };
  assign celloutsig_0_7z = | { celloutsig_0_6z, in_data[73:71] };
  assign celloutsig_0_14z = | { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[77:75] >> in_data[8:6];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >> in_data[16:12];
  assign celloutsig_1_16z = { celloutsig_1_9z[3], _01_, celloutsig_1_7z } <<< { celloutsig_1_11z, _01_, celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_15z[7:0] <<< { celloutsig_1_8z[7], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_28z = { celloutsig_0_19z[11], celloutsig_0_0z } <<< in_data[7:4];
  assign celloutsig_1_0z = in_data[176:164] >>> in_data[163:151];
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 6'h00;
    else if (!clkin_data[192]) celloutsig_1_19z = { celloutsig_1_9z[2], celloutsig_1_14z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_23z = 10'h000;
    else if (clkin_data[128]) celloutsig_0_23z = { celloutsig_0_10z[6:3], celloutsig_0_21z, _02_ };
  assign { out_data[135:128], out_data[101:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
