#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 17 14:18:28 2021
# Process ID: 2580
# Current directory: C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7444 C:\embedded\new_vivado_project\cortex_m3_6\cortex_m3_2a\hardware\m3_for_arty_a7\m3_for_arty_a7\m3_for_arty_a7.xpr
# Log file: C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/vivado.log
# Journal file: C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7'
INFO: [Project 1-313] Project file moved from 'C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/embedded/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 754.984 ; gain = 118.363
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/Micron_N25Q128A13E/code/N25Qxxx.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/Micron_N25Q128A13E/code/N25Qxxx.v
export_ip_user_files -of_objects  [get_files C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/S25fl128s/model/s25fl128s.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/S25fl128s/model/s25fl128s.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/embedded/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_m3_for_arty' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/bram_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_daplink.do'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_no_daplink.do'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_m3_for_arty_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_i_inv_dbgresetn_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_i_inv_sysresetn1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_m3_for_arty_a7_clk_wiz_0_0_en_clk, assumed default net type wire [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v:204]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/sim/m3_for_arty_a7_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xbar_0/sim/m3_for_arty_a7_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_1_0/sim/m3_for_arty_a7_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconstant_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap_slv
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap_mst
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap_sync
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_wic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_wic
INFO: [VRFC 10-311] analyzing module cm3_example_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_nvic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_nvic_int_state
INFO: [VRFC 10-311] analyzing module cm3_nvic_reg
INFO: [VRFC 10-311] analyzing module cm3_nvic_cell
INFO: [VRFC 10-311] analyzing module cm3_nvic_tree
INFO: [VRFC 10-311] analyzing module cm3_nvic_main
INFO: [VRFC 10-311] analyzing module cm3_nvic
INFO: [VRFC 10-311] analyzing module cm3_nvic_ppb_intf
INFO: [VRFC 10-311] analyzing module cm3_nvic_preempt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dwt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_dwt_packet_gen
INFO: [VRFC 10-311] analyzing module cm3_dwt_comp
INFO: [VRFC 10-311] analyzing module cm3_dwt_apb_if
INFO: [VRFC 10-311] analyzing module cm3_dwt
INFO: [VRFC 10-311] analyzing module cm3_dwt_packet_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/AhbToAxi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AhbMToAxi
INFO: [VRFC 10-311] analyzing module AhbToAxiIncrOverride
INFO: [VRFC 10-311] analyzing module AhbLiteMToAxi
INFO: [VRFC 10-311] analyzing module A11AhbLiteMToAxi
INFO: [VRFC 10-311] analyzing module AhbSToAxi
INFO: [VRFC 10-311] analyzing module AhbToAxiStrbGen
INFO: [VRFC 10-311] analyzing module AhbToAxiHtransSquelch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_mpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_mpu_align
INFO: [VRFC 10-311] analyzing module cm3_mpu_regions
INFO: [VRFC 10-311] analyzing module cm3_mpu_region
INFO: [VRFC 10-311] analyzing module cm3_mpu_maskgen
INFO: [VRFC 10-311] analyzing module cm3_mpu_ppb_intf
INFO: [VRFC 10-311] analyzing module cm3_mpu
INFO: [VRFC 10-311] analyzing module cm3_mpu_default
INFO: [VRFC 10-311] analyzing module cm3_mpu_ahb_ctl
INFO: [VRFC 10-311] analyzing module cm3_mpu_comp
INFO: [VRFC 10-311] analyzing module cm3_mpu_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_bus_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_mtx_decode_dcore
INFO: [VRFC 10-311] analyzing module cm3_mtx_decode_dap
INFO: [VRFC 10-311] analyzing module cm3_mtx_decode_icore
INFO: [VRFC 10-311] analyzing module cm3_mtx_input_stage_icore
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_icode
INFO: [VRFC 10-311] analyzing module cm3_mtx_input_stage_dcore
INFO: [VRFC 10-311] analyzing module cm3_mtx_input_stage_dap
INFO: [VRFC 10-311] analyzing module cm3_bus_matrix
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_sys
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_dcode
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_ppb
INFO: [VRFC 10-311] analyzing module cm3_mtx_bit_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/models.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_cdc_random
INFO: [VRFC 10-311] analyzing module cm3_sync
INFO: [VRFC 10-311] analyzing module cm3_etm_clk_gate
INFO: [VRFC 10-311] analyzing module cm3_cdc_capt_sync
INFO: [VRFC 10-311] analyzing module cm3_clk_gate
INFO: [VRFC 10-311] analyzing module cm3_cdc_connect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cmsdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_ahb_to_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_tpiu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_tpiu_apb_if
INFO: [VRFC 10-311] analyzing module cm3_tpiu
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_out
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_clk
INFO: [VRFC 10-311] analyzing module cm3_tpiu_formatter
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_sync
INFO: [VRFC 10-311] analyzing module cm3_tpiu_atb_fifo
INFO: [VRFC 10-311] analyzing module cm3_tpiu_atb_sync
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/dapswjdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAPDpClamp0
INFO: [VRFC 10-311] analyzing module DAPDpIMux
INFO: [VRFC 10-311] analyzing module DAPDpApbSync
INFO: [VRFC 10-311] analyzing module DAPSwDpProtocol
INFO: [VRFC 10-311] analyzing module DAPDpSync
INFO: [VRFC 10-311] analyzing module DAPSwjWatcher
INFO: [VRFC 10-311] analyzing module DAPDpApbIfClamp
INFO: [VRFC 10-311] analyzing module DAPDpEnSync
INFO: [VRFC 10-311] analyzing module DAPSwDpSync
INFO: [VRFC 10-311] analyzing module DAPSWJDP
INFO: [VRFC 10-311] analyzing module DAPJtagDpProtocol
INFO: [VRFC 10-311] analyzing module DAPSwDpApbIf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_fpb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_fpb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_dpu_regbank
INFO: [VRFC 10-311] analyzing module cm3_dpu_16bit_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_lsu_ctl
INFO: [VRFC 10-311] analyzing module cm3_dpu_exec
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_ctl
INFO: [VRFC 10-311] analyzing module cm3_dpu_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_status
INFO: [VRFC 10-311] analyzing module cm3_dpu_fetch_ahbintf
INFO: [VRFC 10-311] analyzing module cm3_dpu_lsu_ahbintf
INFO: [VRFC 10-311] analyzing module cm3_dpu_fetch
INFO: [VRFC 10-311] analyzing module cm3_dpu_32bit_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_bshift
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu
INFO: [VRFC 10-311] analyzing module cm3_dpu_etmintf
INFO: [VRFC 10-311] analyzing module cm3_dpu
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_dp
INFO: [VRFC 10-311] analyzing module cm3_dpu_br_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_lsu
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_srtdiv
INFO: [VRFC 10-311] analyzing module cm3_dpu_regfile
INFO: [VRFC 10-311] analyzing module cm3_dpu_fetch_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_itm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_itm_emit
INFO: [VRFC 10-311] analyzing module cm3_itm
INFO: [VRFC 10-311] analyzing module cm3_itm_if
INFO: [VRFC 10-311] analyzing module cm3_itm_fifo_byte
INFO: [VRFC 10-311] analyzing module cm3_itm_ts
INFO: [VRFC 10-311] analyzing module cm3_itm_arb
INFO: [VRFC 10-311] analyzing module cm3_itm_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_etm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CM3ETM
INFO: [VRFC 10-311] analyzing module cm3_etm_control_reg
INFO: [VRFC 10-311] analyzing module cm3_etm_res_control
INFO: [VRFC 10-311] analyzing module cm3_etm_trace_out
INFO: [VRFC 10-311] analyzing module cm3_etm_event_gen
INFO: [VRFC 10-311] analyzing module cm3_etm_fifo
INFO: [VRFC 10-311] analyzing module cm3_etm_trace
INFO: [VRFC 10-311] analyzing module cm3_etm_trc_en
INFO: [VRFC 10-311] analyzing module cm3_etm_trigger
INFO: [VRFC 10-311] analyzing module cm3_etm_gen
INFO: [VRFC 10-311] analyzing module cm3_etm_trig_gen
INFO: [VRFC 10-311] analyzing module cm3_etm_apb_if
INFO: [VRFC 10-311] analyzing module cm3_etm_sync_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_htm_port
INFO: [VRFC 10-311] analyzing module cm3_ppb_ahb_to_apb
INFO: [VRFC 10-311] analyzing module CORTEXM3
INFO: [VRFC 10-311] analyzing module cm3_ppb_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_code_mux
INFO: [VRFC 10-311] analyzing module cm3_rom_table
INFO: [VRFC 10-311] analyzing module cm3_tscnt_48
INFO: [VRFC 10-311] analyzing module cm3_flash_mux
INFO: [VRFC 10-311] analyzing module input_stage_t
INFO: [VRFC 10-311] analyzing module matrix_decode_t
INFO: [VRFC 10-311] analyzing module output_stage_t
INFO: [VRFC 10-311] analyzing module output_arb_t
INFO: [VRFC 10-311] analyzing module X_TCMDBG
INFO: [VRFC 10-311] analyzing module CortexM3DbgAXI
INFO: [VRFC 10-2458] undeclared symbol exrespc, assumed default net type wire [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3_integration.v:1836]
INFO: [VRFC 10-311] analyzing module CORTEXM3INTEGRATION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/sim/m3_for_arty_a7_Cortex_M3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_Cortex_M3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clocks_and_Resets_imp_1WLR2TP
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JNWG9E
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1JHKYGL
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11BAHIF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/sim/m3_for_arty_a7_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_0_0/sim/m3_for_arty_a7_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_0/sim/m3_for_arty_a7_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/hdl/m3_for_arty_a7_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/tb_m3_for_arty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_m3_for_arty
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_m3_for_arty_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/sim/m3_for_arty_a7_proc_sys_reset_base_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm3_for_arty_a7_proc_sys_reset_base_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/sim/m3_for_arty_a7_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm3_for_arty_a7_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_bram_ctrl_0_0/sim/m3_for_arty_a7_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm3_for_arty_a7_axi_bram_ctrl_0_0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 995.398 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xelab -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/embedded/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1175]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_dbgresetn_0
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_sysresetn1_...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture m3_for_arty_a7_proc_sys_reset_base_0_arch of entity xil_defaultlib.m3_for_arty_a7_proc_sys_reset_base_0 [m3_for_arty_a7_proc_sys_reset_ba...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_1_0
Compiling module xil_defaultlib.Clocks_and_Resets_imp_1WLR2TP
Compiling module xil_defaultlib.m3_for_arty_a7_Cortex_M3_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture m3_for_arty_a7_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.m3_for_arty_a7_axi_bram_ctrl_0_0 [m3_for_arty_a7_axi_bram_ctrl_0_0...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_21.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=4...]
Compiling architecture imp of entity axi_gpio_v2_0_21.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture m3_for_arty_a7_axi_gpio_0_0_arch of entity xil_defaultlib.m3_for_arty_a7_axi_gpio_0_0 [m3_for_arty_a7_axi_gpio_0_0_defa...]
Compiling module xil_defaultlib.m00_couplers_imp_JNWG9E
Compiling module xil_defaultlib.m01_couplers_imp_1JHKYGL
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.m3_for_arty_a7_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_11BAHIF
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.m3_for_arty_a7_xbar_0
Compiling module xil_defaultlib.m3_for_arty_a7_axi_interconnect_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.m3_for_arty_a7_blk_mem_gen_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat_default
Compiling module xil_defaultlib.m3_for_arty_a7_xlconcat_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconcat_1_0
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_1_1
Compiling module xil_defaultlib.m3_for_arty_a7
Compiling module xil_defaultlib.m3_for_arty_a7_wrapper
Compiling module xil_defaultlib.tb_m3_for_arty
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_m3_for_arty_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 995.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_m3_for_arty_behav -key {Behavioral:sim_1:Functional:tb_m3_for_arty} -tclbatch {tb_m3_for_arty.tcl} -protoinst "protoinst_files/m3_for_arty_a7.protoinst" -view {C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/m3_for_arty_a7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//Cortex_M3_0/CM3_SYS_AXI3
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg
source tb_m3_for_arty.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_m3_for_arty.DUT.m3_for_arty_a7_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_m3_for_arty_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 995.398 ; gain = 13.004
run all
run: Time (s): cpu = 00:00:31 ; elapsed = 00:08:22 . Memory (MB): peak = 995.398 ; gain = 0.000
open_bd_design {C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_base
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_dbgresetn
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_sysresetn1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- Arm.com:CortexM:CORTEXM3_AXI:1.1 - Cortex_M3_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <m3_for_arty_a7> from BD file <C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 995.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/embedded/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_m3_for_arty' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/bram_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_daplink.do'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_no_daplink.do'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_m3_for_arty_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_i_inv_dbgresetn_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_i_inv_sysresetn1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_m3_for_arty_a7_clk_wiz_0_0_en_clk, assumed default net type wire [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v:204]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/sim/m3_for_arty_a7_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xbar_0/sim/m3_for_arty_a7_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_1_0/sim/m3_for_arty_a7_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconstant_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap_slv
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap_mst
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap_sync
INFO: [VRFC 10-311] analyzing module cm3_dap_ahb_ap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_wic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_wic
INFO: [VRFC 10-311] analyzing module cm3_example_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_nvic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_nvic_int_state
INFO: [VRFC 10-311] analyzing module cm3_nvic_reg
INFO: [VRFC 10-311] analyzing module cm3_nvic_cell
INFO: [VRFC 10-311] analyzing module cm3_nvic_tree
INFO: [VRFC 10-311] analyzing module cm3_nvic_main
INFO: [VRFC 10-311] analyzing module cm3_nvic
INFO: [VRFC 10-311] analyzing module cm3_nvic_ppb_intf
INFO: [VRFC 10-311] analyzing module cm3_nvic_preempt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dwt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_dwt_packet_gen
INFO: [VRFC 10-311] analyzing module cm3_dwt_comp
INFO: [VRFC 10-311] analyzing module cm3_dwt_apb_if
INFO: [VRFC 10-311] analyzing module cm3_dwt
INFO: [VRFC 10-311] analyzing module cm3_dwt_packet_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/AhbToAxi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AhbMToAxi
INFO: [VRFC 10-311] analyzing module AhbToAxiIncrOverride
INFO: [VRFC 10-311] analyzing module AhbLiteMToAxi
INFO: [VRFC 10-311] analyzing module A11AhbLiteMToAxi
INFO: [VRFC 10-311] analyzing module AhbSToAxi
INFO: [VRFC 10-311] analyzing module AhbToAxiStrbGen
INFO: [VRFC 10-311] analyzing module AhbToAxiHtransSquelch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_mpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_mpu_align
INFO: [VRFC 10-311] analyzing module cm3_mpu_regions
INFO: [VRFC 10-311] analyzing module cm3_mpu_region
INFO: [VRFC 10-311] analyzing module cm3_mpu_maskgen
INFO: [VRFC 10-311] analyzing module cm3_mpu_ppb_intf
INFO: [VRFC 10-311] analyzing module cm3_mpu
INFO: [VRFC 10-311] analyzing module cm3_mpu_default
INFO: [VRFC 10-311] analyzing module cm3_mpu_ahb_ctl
INFO: [VRFC 10-311] analyzing module cm3_mpu_comp
INFO: [VRFC 10-311] analyzing module cm3_mpu_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_bus_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_mtx_decode_dcore
INFO: [VRFC 10-311] analyzing module cm3_mtx_decode_dap
INFO: [VRFC 10-311] analyzing module cm3_mtx_decode_icore
INFO: [VRFC 10-311] analyzing module cm3_mtx_input_stage_icore
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_icode
INFO: [VRFC 10-311] analyzing module cm3_mtx_input_stage_dcore
INFO: [VRFC 10-311] analyzing module cm3_mtx_input_stage_dap
INFO: [VRFC 10-311] analyzing module cm3_bus_matrix
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_sys
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_dcode
INFO: [VRFC 10-311] analyzing module cm3_mtx_output_stage_ppb
INFO: [VRFC 10-311] analyzing module cm3_mtx_bit_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/models.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_cdc_random
INFO: [VRFC 10-311] analyzing module cm3_sync
INFO: [VRFC 10-311] analyzing module cm3_etm_clk_gate
INFO: [VRFC 10-311] analyzing module cm3_cdc_capt_sync
INFO: [VRFC 10-311] analyzing module cm3_clk_gate
INFO: [VRFC 10-311] analyzing module cm3_cdc_connect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cmsdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_ahb_to_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_tpiu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_tpiu_apb_if
INFO: [VRFC 10-311] analyzing module cm3_tpiu
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_out
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_clk
INFO: [VRFC 10-311] analyzing module cm3_tpiu_formatter
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_sync
INFO: [VRFC 10-311] analyzing module cm3_tpiu_atb_fifo
INFO: [VRFC 10-311] analyzing module cm3_tpiu_atb_sync
INFO: [VRFC 10-311] analyzing module cm3_tpiu_trace_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/dapswjdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAPDpClamp0
INFO: [VRFC 10-311] analyzing module DAPDpIMux
INFO: [VRFC 10-311] analyzing module DAPDpApbSync
INFO: [VRFC 10-311] analyzing module DAPSwDpProtocol
INFO: [VRFC 10-311] analyzing module DAPDpSync
INFO: [VRFC 10-311] analyzing module DAPSwjWatcher
INFO: [VRFC 10-311] analyzing module DAPDpApbIfClamp
INFO: [VRFC 10-311] analyzing module DAPDpEnSync
INFO: [VRFC 10-311] analyzing module DAPSwDpSync
INFO: [VRFC 10-311] analyzing module DAPSWJDP
INFO: [VRFC 10-311] analyzing module DAPJtagDpProtocol
INFO: [VRFC 10-311] analyzing module DAPSwDpApbIf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_fpb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_fpb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_dpu_regbank
INFO: [VRFC 10-311] analyzing module cm3_dpu_16bit_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_lsu_ctl
INFO: [VRFC 10-311] analyzing module cm3_dpu_exec
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_ctl
INFO: [VRFC 10-311] analyzing module cm3_dpu_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_status
INFO: [VRFC 10-311] analyzing module cm3_dpu_fetch_ahbintf
INFO: [VRFC 10-311] analyzing module cm3_dpu_lsu_ahbintf
INFO: [VRFC 10-311] analyzing module cm3_dpu_fetch
INFO: [VRFC 10-311] analyzing module cm3_dpu_32bit_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_bshift
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu
INFO: [VRFC 10-311] analyzing module cm3_dpu_etmintf
INFO: [VRFC 10-311] analyzing module cm3_dpu
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_dp
INFO: [VRFC 10-311] analyzing module cm3_dpu_br_dec
INFO: [VRFC 10-311] analyzing module cm3_dpu_lsu
INFO: [VRFC 10-311] analyzing module cm3_dpu_alu_srtdiv
INFO: [VRFC 10-311] analyzing module cm3_dpu_regfile
INFO: [VRFC 10-311] analyzing module cm3_dpu_fetch_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_itm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_itm_emit
INFO: [VRFC 10-311] analyzing module cm3_itm
INFO: [VRFC 10-311] analyzing module cm3_itm_if
INFO: [VRFC 10-311] analyzing module cm3_itm_fifo_byte
INFO: [VRFC 10-311] analyzing module cm3_itm_ts
INFO: [VRFC 10-311] analyzing module cm3_itm_arb
INFO: [VRFC 10-311] analyzing module cm3_itm_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_etm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CM3ETM
INFO: [VRFC 10-311] analyzing module cm3_etm_control_reg
INFO: [VRFC 10-311] analyzing module cm3_etm_res_control
INFO: [VRFC 10-311] analyzing module cm3_etm_trace_out
INFO: [VRFC 10-311] analyzing module cm3_etm_event_gen
INFO: [VRFC 10-311] analyzing module cm3_etm_fifo
INFO: [VRFC 10-311] analyzing module cm3_etm_trace
INFO: [VRFC 10-311] analyzing module cm3_etm_trc_en
INFO: [VRFC 10-311] analyzing module cm3_etm_trigger
INFO: [VRFC 10-311] analyzing module cm3_etm_gen
INFO: [VRFC 10-311] analyzing module cm3_etm_trig_gen
INFO: [VRFC 10-311] analyzing module cm3_etm_apb_if
INFO: [VRFC 10-311] analyzing module cm3_etm_sync_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_htm_port
INFO: [VRFC 10-311] analyzing module cm3_ppb_ahb_to_apb
INFO: [VRFC 10-311] analyzing module CORTEXM3
INFO: [VRFC 10-311] analyzing module cm3_ppb_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm3_code_mux
INFO: [VRFC 10-311] analyzing module cm3_rom_table
INFO: [VRFC 10-311] analyzing module cm3_tscnt_48
INFO: [VRFC 10-311] analyzing module cm3_flash_mux
INFO: [VRFC 10-311] analyzing module input_stage_t
INFO: [VRFC 10-311] analyzing module matrix_decode_t
INFO: [VRFC 10-311] analyzing module output_stage_t
INFO: [VRFC 10-311] analyzing module output_arb_t
INFO: [VRFC 10-311] analyzing module X_TCMDBG
INFO: [VRFC 10-311] analyzing module CortexM3DbgAXI
INFO: [VRFC 10-2458] undeclared symbol exrespc, assumed default net type wire [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3_integration.v:1836]
INFO: [VRFC 10-311] analyzing module CORTEXM3INTEGRATION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/sim/m3_for_arty_a7_Cortex_M3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_Cortex_M3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clocks_and_Resets_imp_1WLR2TP
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_JNWG9E
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1JHKYGL
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11BAHIF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/sim/m3_for_arty_a7_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_0_0/sim/m3_for_arty_a7_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_0/sim/m3_for_arty_a7_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/hdl/m3_for_arty_a7_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m3_for_arty_a7_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/tb_m3_for_arty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_m3_for_arty
"xvhdl --incr --relax -prj tb_m3_for_arty_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 998.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xelab -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/embedded/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1175]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_dbgresetn_0
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_sysresetn1_...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture m3_for_arty_a7_proc_sys_reset_base_0_arch of entity xil_defaultlib.m3_for_arty_a7_proc_sys_reset_base_0 [m3_for_arty_a7_proc_sys_reset_ba...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_1_0
Compiling module xil_defaultlib.Clocks_and_Resets_imp_1WLR2TP
Compiling module xil_defaultlib.m3_for_arty_a7_Cortex_M3_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture m3_for_arty_a7_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.m3_for_arty_a7_axi_bram_ctrl_0_0 [m3_for_arty_a7_axi_bram_ctrl_0_0...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_21.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=4...]
Compiling architecture imp of entity axi_gpio_v2_0_21.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture m3_for_arty_a7_axi_gpio_0_0_arch of entity xil_defaultlib.m3_for_arty_a7_axi_gpio_0_0 [m3_for_arty_a7_axi_gpio_0_0_defa...]
Compiling module xil_defaultlib.m00_couplers_imp_JNWG9E
Compiling module xil_defaultlib.m01_couplers_imp_1JHKYGL
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.m3_for_arty_a7_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_11BAHIF
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.m3_for_arty_a7_xbar_0
Compiling module xil_defaultlib.m3_for_arty_a7_axi_interconnect_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.m3_for_arty_a7_blk_mem_gen_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat_default
Compiling module xil_defaultlib.m3_for_arty_a7_xlconcat_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconcat_1_0
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_1_1
Compiling module xil_defaultlib.m3_for_arty_a7
Compiling module xil_defaultlib.m3_for_arty_a7_wrapper
Compiling module xil_defaultlib.tb_m3_for_arty
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_m3_for_arty_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 998.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_m3_for_arty_behav -key {Behavioral:sim_1:Functional:tb_m3_for_arty} -tclbatch {tb_m3_for_arty.tcl} -protoinst "protoinst_files/m3_for_arty_a7.protoinst" -view {C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/m3_for_arty_a7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//Cortex_M3_0/CM3_SYS_AXI3
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg
WARNING: Simulation object /tb_m3_for_arty/clk_1m was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/clk_baud was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/baud_count was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_PERIOD_12M was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_PERIOD_100M was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_PERIOD_1M was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/BAUD_RATE was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_DIV_BAUD was not found in the design.
source tb_m3_for_arty.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_m3_for_arty.DUT.m3_for_arty_a7_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
start of simulation
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_m3_for_arty_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 998.898 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:56 ; elapsed = 00:07:26 . Memory (MB): peak = 1164.977 ; gain = 166.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/embedded/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_m3_for_arty' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/bram_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_daplink.do'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_no_daplink.do'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_m3_for_arty_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/tb_m3_for_arty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_m3_for_arty
"xvhdl --incr --relax -prj tb_m3_for_arty_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xelab -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/embedded/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1175]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0_clk_w...
Compiling module xil_defaultlib.m3_for_arty_a7_clk_wiz_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_dbgresetn_0
Compiling module xil_defaultlib.m3_for_arty_a7_i_inv_sysresetn1_...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture m3_for_arty_a7_proc_sys_reset_base_0_arch of entity xil_defaultlib.m3_for_arty_a7_proc_sys_reset_base_0 [m3_for_arty_a7_proc_sys_reset_ba...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_1_0
Compiling module xil_defaultlib.Clocks_and_Resets_imp_1WLR2TP
Compiling module xil_defaultlib.m3_for_arty_a7_Cortex_M3_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture m3_for_arty_a7_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.m3_for_arty_a7_axi_bram_ctrl_0_0 [m3_for_arty_a7_axi_bram_ctrl_0_0...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_21.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=4...]
Compiling architecture imp of entity axi_gpio_v2_0_21.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture m3_for_arty_a7_axi_gpio_0_0_arch of entity xil_defaultlib.m3_for_arty_a7_axi_gpio_0_0 [m3_for_arty_a7_axi_gpio_0_0_defa...]
Compiling module xil_defaultlib.m00_couplers_imp_JNWG9E
Compiling module xil_defaultlib.m01_couplers_imp_1JHKYGL
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.m3_for_arty_a7_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_11BAHIF
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.m3_for_arty_a7_xbar_0
Compiling module xil_defaultlib.m3_for_arty_a7_axi_interconnect_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.m3_for_arty_a7_blk_mem_gen_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat_default
Compiling module xil_defaultlib.m3_for_arty_a7_xlconcat_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconcat_1_0
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.m3_for_arty_a7_xlconstant_1_1
Compiling module xil_defaultlib.m3_for_arty_a7
Compiling module xil_defaultlib.m3_for_arty_a7_wrapper
Compiling module xil_defaultlib.tb_m3_for_arty
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_m3_for_arty_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1164.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_m3_for_arty_behav -key {Behavioral:sim_1:Functional:tb_m3_for_arty} -tclbatch {tb_m3_for_arty.tcl} -protoinst "protoinst_files/m3_for_arty_a7.protoinst" -view {C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/m3_for_arty_a7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//Cortex_M3_0/CM3_SYS_AXI3
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg
WARNING: Simulation object /tb_m3_for_arty/clk_1m was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/clk_baud was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/baud_count was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_PERIOD_12M was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_PERIOD_100M was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_PERIOD_1M was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/BAUD_RATE was not found in the design.
WARNING: Simulation object /tb_m3_for_arty/CLK_DIV_BAUD was not found in the design.
source tb_m3_for_arty.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_m3_for_arty.DUT.m3_for_arty_a7_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
start of simulation
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_m3_for_arty_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1164.977 ; gain = 0.000
run all
end of reset
end of ini
end of sim
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v: file does not exist.
run: Time (s): cpu = 00:02:50 ; elapsed = 00:35:56 . Memory (MB): peak = 1164.977 ; gain = 0.000
open_bd_design {C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
open_bd_design {C:/embedded/new_vivado_project/cortex_m3_6/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
