{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704282997431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704282997431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 19:56:37 2024 " "Processing started: Wed Jan 03 19:56:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704282997431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282997431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week15HW -c week15HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week15HW -c week15HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282997431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704282997769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704282997769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 dac_controller_new_1213.v(18) " "Verilog HDL Expression warning at dac_controller_new_1213.v(18): truncated literal to match 5 bits" {  } { { "task1/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week15/task1/dac_controller_new_1213.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1704283003680 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx_Nbyte_controller.v(29) " "Verilog HDL information at uart_rx_Nbyte_controller.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "task1/uart_rx_Nbyte_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_rx_Nbyte_controller.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704283003690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/task1_top.v 15 15 " "Found 15 design units, including 15 entities, in source file task1/task1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_data_tri " "Found entity 1: rom_data_tri" {  } { { "task1/rom_data_tri.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_data_tri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_base " "Found entity 2: rom_base" {  } { { "task1/rom_base.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "3 rom_harmony " "Found entity 3: rom_harmony" {  } { { "task1/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "4 dac_controller_new_1213 " "Found entity 4: dac_controller_new_1213" {  } { { "task1/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week15/task1/dac_controller_new_1213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "5 mypll2 " "Found entity 5: mypll2" {  } { { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "6 adc_controller_new_1213 " "Found entity 6: adc_controller_new_1213" {  } { { "task1/adc_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week15/task1/adc_controller_new_1213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "7 adc_data_ready_tri " "Found entity 7: adc_data_ready_tri" {  } { { "task1/adc_data_ready_tri.v" "" { Text "G:/software/FPGA/workplace/week15/task1/adc_data_ready_tri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_NbyteTran_3byteData_controller " "Found entity 8: uart_NbyteTran_3byteData_controller" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_tx_byte " "Found entity 9: uart_tx_byte" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_tx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_rx_byte " "Found entity 10: uart_rx_byte" {  } { { "task1/uart_rx_byte.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_rx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_rx_Nbyte_controller " "Found entity 11: uart_rx_Nbyte_controller" {  } { { "task1/uart_rx_Nbyte_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_rx_Nbyte_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_1byte_data_reg " "Found entity 12: uart_1byte_data_reg" {  } { { "task1/uart_1byte_data_reg.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_1byte_data_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux2 " "Found entity 13: mux2" {  } { { "task1/mux2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "14 mymult " "Found entity 14: mymult" {  } { { "task1/mymult.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""} { "Info" "ISGN_ENTITY_NAME" "15 task1_top " "Found entity 15: task1_top" {  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283003695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_top " "Elaborating entity \"task1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704283003747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_data_tri rom_data_tri:uut1 " "Elaborating entity \"rom_data_tri\" for hierarchy \"rom_data_tri:uut1\"" {  } { { "task1/task1_top.v" "uut1" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_base rom_base:uut2 " "Elaborating entity \"rom_base\" for hierarchy \"rom_base:uut2\"" {  } { { "task1/task1_top.v" "uut2" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_base:uut2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_base:uut2\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_base.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_base:uut2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_base:uut2\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_base.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_base:uut2\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_base:uut2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit_base.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit_base.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003814 ""}  } { { "task1/rom_base.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704283003814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91d1 " "Found entity 1: altsyncram_91d1" {  } { { "db/altsyncram_91d1.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/altsyncram_91d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283003851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91d1 rom_base:uut2\|altsyncram:altsyncram_component\|altsyncram_91d1:auto_generated " "Elaborating entity \"altsyncram_91d1\" for hierarchy \"rom_base:uut2\|altsyncram:altsyncram_component\|altsyncram_91d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_harmony rom_harmony:uut3 " "Elaborating entity \"rom_harmony\" for hierarchy \"rom_harmony:uut3\"" {  } { { "task1/task1_top.v" "uut3" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_harmony:uut3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_harmony:uut3\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_harmony.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_harmony:uut3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_harmony:uut3\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_harmony:uut3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_harmony:uut3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit_harmony.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit_harmony.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283003893 ""}  } { { "task1/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704283003893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ccd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ccd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ccd1 " "Found entity 1: altsyncram_ccd1" {  } { { "db/altsyncram_ccd1.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/altsyncram_ccd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283003931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283003931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ccd1 rom_harmony:uut3\|altsyncram:altsyncram_component\|altsyncram_ccd1:auto_generated " "Elaborating entity \"altsyncram_ccd1\" for hierarchy \"rom_harmony:uut3\|altsyncram:altsyncram_component\|altsyncram_ccd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_controller_new_1213 dac_controller_new_1213:uut4 " "Elaborating entity \"dac_controller_new_1213\" for hierarchy \"dac_controller_new_1213:uut4\"" {  } { { "task1/task1_top.v" "uut4" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller_new_1213 adc_controller_new_1213:uut6 " "Elaborating entity \"adc_controller_new_1213\" for hierarchy \"adc_controller_new_1213:uut6\"" {  } { { "task1/task1_top.v" "uut6" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll2 mypll2:uut5 " "Elaborating entity \"mypll2\" for hierarchy \"mypll2:uut5\"" {  } { { "task1/task1_top.v" "uut5" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283003969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mypll2:uut5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mypll2:uut5\|altpll:altpll_component\"" {  } { { "task1/mypll2.v" "altpll_component" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mypll2:uut5\|altpll:altpll_component " "Elaborated megafunction instantiation \"mypll2:uut5\|altpll:altpll_component\"" {  } { { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mypll2:uut5\|altpll:altpll_component " "Instantiated megafunction \"mypll2:uut5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4096 " "Parameter \"clk0_multiply_by\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 625 " "Parameter \"clk1_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004012 ""}  } { { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704283004012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll2_altpll " "Found entity 1: mypll2_altpll" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283004049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll2_altpll mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated " "Elaborating entity \"mypll2_altpll\" for hierarchy \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_ready_tri adc_data_ready_tri:uut7 " "Elaborating entity \"adc_data_ready_tri\" for hierarchy \"adc_data_ready_tri:uut7\"" {  } { { "task1/task1_top.v" "uut7" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_NbyteTran_3byteData_controller uart_NbyteTran_3byteData_controller:uut8 " "Elaborating entity \"uart_NbyteTran_3byteData_controller\" for hierarchy \"uart_NbyteTran_3byteData_controller:uut8\"" {  } { { "task1/task1_top.v" "uut8" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004059 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_d uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704283004061 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704283004061 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704283004061 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"send_done\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_en\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[0\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[0\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[1\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[1\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[2\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[2\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[3\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[3\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[4\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[4\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[5\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[5\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[6\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[6\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[7\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[7\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004062 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:uut9 " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:uut9\"" {  } { { "task1/task1_top.v" "uut9" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_byte uart_rx_byte:uut10 " "Elaborating entity \"uart_rx_byte\" for hierarchy \"uart_rx_byte:uut10\"" {  } { { "task1/task1_top.v" "uut10" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:uut12 " "Elaborating entity \"mux2\" for hierarchy \"mux2:uut12\"" {  } { { "task1/task1_top.v" "uut12" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult mymult:uut13 " "Elaborating entity \"mymult\" for hierarchy \"mymult:uut13\"" {  } { { "task1/task1_top.v" "uut13" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mymult:uut13\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mymult:uut13\|lpm_mult:lpm_mult_component\"" {  } { { "task1/mymult.v" "lpm_mult_component" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult:uut13\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mymult:uut13\|lpm_mult:lpm_mult_component\"" {  } { { "task1/mymult.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult:uut13\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mymult:uut13\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704283004121 ""}  } { { "task1/mymult.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704283004121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v6n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v6n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v6n " "Found entity 1: mult_v6n" {  } { { "db/mult_v6n.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/mult_v6n.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283004156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283004156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_v6n mymult:uut13\|lpm_mult:lpm_mult_component\|mult_v6n:auto_generated " "Elaborating entity \"mult_v6n\" for hierarchy \"mymult:uut13\|lpm_mult:lpm_mult_component\|mult_v6n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_Nbyte_controller uart_rx_Nbyte_controller:uut15 " "Elaborating entity \"uart_rx_Nbyte_controller\" for hierarchy \"uart_rx_Nbyte_controller:uut15\"" {  } { { "task1/task1_top.v" "uut15" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283004168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1b24 " "Found entity 1: altsyncram_1b24" {  } { { "db/altsyncram_1b24.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/altsyncram_1b24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283005589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283005589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ksc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ksc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ksc " "Found entity 1: mux_ksc" {  } { { "db/mux_ksc.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/mux_ksc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283005725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283005725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283005792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283005792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283005877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283005877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283005916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283005916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99j " "Found entity 1: cntr_99j" {  } { { "db/cntr_99j.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_99j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283005966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283005966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8gi " "Found entity 1: cntr_8gi" {  } { { "db/cntr_8gi.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_8gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283006034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283006034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283006091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283006091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283006129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283006129 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283006486 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704283006577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.03.19:56:48 Progress: Loading sld940eb7f4/alt_sld_fab_wrapper_hw.tcl " "2024.01.03.19:56:48 Progress: Loading sld940eb7f4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283008987 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283010929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283010998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283013445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283013524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283013608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283013707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283013711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283013712 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704283014377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld940eb7f4/alt_sld_fab.v" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283014553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283014553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283014619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283014619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283014621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283014621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283014675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283014675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283014745 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283014745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283014745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704283014801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283014801 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "100 " "Ignored 100 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "100 " "Ignored 100 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704283015568 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704283015568 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704283015902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[1\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015976 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015976 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015976 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[7\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015976 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[5\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015976 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[4\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015976 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[3\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015976 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[6\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015977 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_en " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704283015977 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704283015977 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_tx_byte.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704283015979 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704283015979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzz VCC " "Pin \"buzz\" is stuck at VCC" {  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704283016136 "|task1_top|buzz"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704283016136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283016209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week15/output_files/week15HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week15/output_files/week15HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283016871 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 91 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1704283017599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704283017623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704283017623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1671 " "Implemented 1671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704283017786 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704283017786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1520 " "Implemented 1520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704283017786 ""} { "Info" "ICUT_CUT_TM_RAMS" "77 " "Implemented 77 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704283017786 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1704283017786 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704283017786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704283017786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704283017814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 19:56:57 2024 " "Processing ended: Wed Jan 03 19:56:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704283017814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704283017814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704283017814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704283017814 ""}
