decode instruction
adda,addb,addc, 0 6 10
now we are here,IR[1].RA 0
decode instruction
adda,addb,addc, 0 31 2
now we are here,IR[1].RA 0
execute instruction 0 0
Value in RZ:  6
decode instruction
adda,addb,addc, 0 0 1
now we are here,IR[1].RA 0
execute instruction 0 0
Value in RZ:  255
decode instruction
adda,addb,addc, 0 0 0
now we are here,IR[1].RA 0
execute instruction 0 0
Value in RZ:  0
decode instruction
adda,addb,addc, 1 24 1
now we are here,IR[1].RA 0
execute instruction 0 0
Value in RZ:  0
inside 2 MtoE
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 255
execute instruction 8 0
Value in RZ:  96
decode instruction
adda,addb,addc, 2 1 4
now we are here,IR[1].RA 255
execute instruction 255 0
Value in RZ:  247
inside 3 MtoE
inside EtoE-2
decode instruction
adda,addb,addc, 2 10 0
now we are here,IR[1].RA 255
execute instruction 247 96
Value in RZ:  251
inside 2 MtoE
decode instruction
adda,addb,addc, 10 31 5
now we are here,IR[1].RA 6
execute instruction 247 6
Value in RZ:  247
decode instruction
adda,addb,addc, 0 1 7
now we are here,IR[1].RA 0
execute instruction 6 0
Value in RZ:  5
decode instruction
adda,addb,addc, 5 7 16
now we are here,IR[1].RA 0
execute instruction 0 96
Value in RZ:  1
inside 2 MtoE
inside EtoE- 3
decode instruction
adda,addb,addc, 0 1 10
now we are here,IR[1].RA 0
execute instruction 5 1
Value in RZ:  1
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 6
decode instruction
adda,addb,addc, 31 25 1
now we are here,IR[1].RA 0
execute instruction 6 0
Value in RZ:  5
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 6
execute instruction 0 0
Value in RZ:  0
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 247
decode instruction
adda,addb,addc, 2 1 4
now we are here,IR[1].RA 247
execute instruction 247 0
Value in RZ:  239
inside EtoE-2
decode instruction
adda,addb,addc, 2 10 0
now we are here,IR[1].RA 247
execute instruction 239 64
Value in RZ:  243
inside 2 MtoE
decode instruction
adda,addb,addc, 10 31 5
now we are here,IR[1].RA 5
execute instruction 239 5
Value in RZ:  239
Used branch target buffer
decode instruction
adda,addb,addc, 0 1 7
now we are here,IR[1].RA 0
execute instruction 5 0
Value in RZ:  4
decode instruction
adda,addb,addc, 5 7 16
now we are here,IR[1].RA 5
execute instruction 0 64
Value in RZ:  1
inside 2 MtoE
inside EtoE- 3
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 5
execute instruction 4 1
Value in RZ:  1
*************************
**flushed**
*************************
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 5
decode instruction
adda,addb,addc, 31 25 1
now we are here,IR[1].RA 0
execute instruction 5 0
Value in RZ:  4
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 239
execute instruction 0 0
Value in RZ:  0
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 239
decode instruction
adda,addb,addc, 2 1 4
now we are here,IR[1].RA 239
execute instruction 239 0
Value in RZ:  231
inside EtoE-2
decode instruction
adda,addb,addc, 2 10 0
now we are here,IR[1].RA 239
execute instruction 231 64
Value in RZ:  235
inside 2 MtoE
decode instruction
adda,addb,addc, 10 31 5
now we are here,IR[1].RA 4
execute instruction 231 4
Value in RZ:  231
Used branch target buffer
decode instruction
adda,addb,addc, 0 1 7
now we are here,IR[1].RA 0
execute instruction 4 0
Value in RZ:  3
decode instruction
adda,addb,addc, 5 7 16
now we are here,IR[1].RA 4
execute instruction 0 64
Value in RZ:  1
inside 2 MtoE
inside EtoE- 3
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 4
execute instruction 3 1
Value in RZ:  1
*************************
**flushed**
*************************
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 4
decode instruction
adda,addb,addc, 31 25 1
now we are here,IR[1].RA 0
execute instruction 4 0
Value in RZ:  3
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 231
execute instruction 0 0
Value in RZ:  0
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 231
decode instruction
adda,addb,addc, 2 1 4
now we are here,IR[1].RA 231
execute instruction 231 0
Value in RZ:  223
inside EtoE-2
decode instruction
adda,addb,addc, 2 10 0
now we are here,IR[1].RA 231
execute instruction 223 64
Value in RZ:  227
inside 2 MtoE
decode instruction
adda,addb,addc, 10 31 5
now we are here,IR[1].RA 3
execute instruction 223 3
Value in RZ:  223
Used branch target buffer
decode instruction
adda,addb,addc, 0 1 7
now we are here,IR[1].RA 0
execute instruction 3 0
Value in RZ:  2
decode instruction
adda,addb,addc, 5 7 16
now we are here,IR[1].RA 3
execute instruction 0 64
Value in RZ:  1
inside 2 MtoE
inside EtoE- 3
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 3
execute instruction 2 1
Value in RZ:  1
*************************
**flushed**
*************************
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 3
decode instruction
adda,addb,addc, 31 25 1
now we are here,IR[1].RA 0
execute instruction 3 0
Value in RZ:  2
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 223
execute instruction 0 0
Value in RZ:  0
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 223
decode instruction
adda,addb,addc, 2 1 4
now we are here,IR[1].RA 223
execute instruction 223 0
Value in RZ:  215
inside EtoE-2
decode instruction
adda,addb,addc, 2 10 0
now we are here,IR[1].RA 223
execute instruction 215 64
Value in RZ:  219
inside 2 MtoE
decode instruction
adda,addb,addc, 10 31 5
now we are here,IR[1].RA 2
execute instruction 215 2
Value in RZ:  215
Used branch target buffer
decode instruction
adda,addb,addc, 0 1 7
now we are here,IR[1].RA 0
execute instruction 2 0
Value in RZ:  1
decode instruction
adda,addb,addc, 5 7 16
now we are here,IR[1].RA 2
execute instruction 0 64
Value in RZ:  1
inside 2 MtoE
inside EtoE- 3
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 2
execute instruction 1 1
Value in RZ:  1
*************************
**flushed**
*************************
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 2
decode instruction
adda,addb,addc, 31 25 1
now we are here,IR[1].RA 0
execute instruction 2 0
Value in RZ:  1
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 215
execute instruction 0 0
Value in RZ:  0
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 2 24 2
now we are here,IR[1].RA 215
decode instruction
adda,addb,addc, 2 1 4
now we are here,IR[1].RA 215
execute instruction 215 0
Value in RZ:  207
inside EtoE-2
decode instruction
adda,addb,addc, 2 10 0
now we are here,IR[1].RA 215
execute instruction 207 64
Value in RZ:  211
inside 2 MtoE
decode instruction
adda,addb,addc, 10 31 5
now we are here,IR[1].RA 1
execute instruction 207 1
Value in RZ:  207
Used branch target buffer
decode instruction
adda,addb,addc, 0 1 7
now we are here,IR[1].RA 0
execute instruction 1 0
Value in RZ:  0
decode instruction
adda,addb,addc, 5 7 16
now we are here,IR[1].RA 1
execute instruction 0 64
Value in RZ:  1
inside 2 MtoE
inside EtoE- 3
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 1
execute instruction 0 1
Value in RZ:  0
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 0 1 10
now we are here,IR[1].RA 0
decode instruction
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 207
execute instruction 0 64
Value in RZ:  1
decode instruction
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
execute instruction 207 0
Value in RZ:  215
Used branch target buffer
decode instruction
adda,addb,addc, 10 31 10
now we are here,IR[1].RA 1
execute instruction 64 0
Value in RZ:  64
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 1
decode instruction
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 215
execute instruction 1 0
Value in RZ:  1
decode instruction
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 215
execute instruction 215 0
Value in RZ:  215
decode instruction
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 215
execute instruction 215 0
Value in RZ:  219
decode instruction
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 2
execute instruction 215 0
Value in RZ:  223
decode instruction
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
execute instruction 2 1
Value in RZ:  2
decode instruction
adda,addb,addc, 0 1 1
now we are here,IR[1].RA 0
execute instruction 64 0
Value in RZ:  64
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 2
decode instruction
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 223
execute instruction 2 0
Value in RZ:  2
decode instruction
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 223
execute instruction 223 0
Value in RZ:  223
decode instruction
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 223
execute instruction 223 0
Value in RZ:  227
Used branch target buffer
decode instruction
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 3
execute instruction 223 0
Value in RZ:  231
decode instruction
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
execute instruction 3 2
Value in RZ:  6
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 3
execute instruction 64 0
Value in RZ:  64
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 6
decode instruction
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 231
execute instruction 6 0
Value in RZ:  6
decode instruction
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 231
execute instruction 231 0
Value in RZ:  231
decode instruction
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 231
execute instruction 231 0
Value in RZ:  235
Used branch target buffer
decode instruction
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 4
execute instruction 231 0
Value in RZ:  239
decode instruction
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
execute instruction 4 6
Value in RZ:  24
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 4
execute instruction 64 0
Value in RZ:  64
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 24
decode instruction
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 239
execute instruction 24 0
Value in RZ:  24
decode instruction
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 239
execute instruction 239 0
Value in RZ:  239
decode instruction
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 239
execute instruction 239 0
Value in RZ:  243
Used branch target buffer
decode instruction
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 5
execute instruction 239 0
Value in RZ:  247
decode instruction
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
execute instruction 5 24
Value in RZ:  120
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 5
execute instruction 64 0
Value in RZ:  64
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 120
decode instruction
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 247
execute instruction 120 0
Value in RZ:  120
decode instruction
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 247
execute instruction 247 0
Value in RZ:  247
decode instruction
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 247
execute instruction 247 0
Value in RZ:  251
Used branch target buffer
decode instruction
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 6
execute instruction 247 0
Value in RZ:  255
decode instruction
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 96
execute instruction 6 120
Value in RZ:  720
decode instruction
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 6
execute instruction 96 0
Value in RZ:  96
*************************
**flushed**
*************************
decode instruction
adda,addb,addc, 0 0 0
now we are here,IR[1].RA 0
execute instruction 0 0
Value in RZ:  0
ize:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  1
Address  1 2 1 4 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 26
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 1 4 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 27
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 8
fetched instruction at pc:  8
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 10 0 Stall time:  0
Address  3 2 1 4 Stall time:  0
clock 28
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 9
fetched instruction at pc:  9
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 5 Stall time:  0
Address  3 2 10 0 Stall time:  0
clock 29
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 10
fetched instruction at pc:  10
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 0 1 7 Stall time:  0
Address  3 10 31 5 Stall time:  0
clock 30
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
inside EtoE- 3
inside 2 MtoE
size:  4
Adding buffer register  2
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0] at id 5
Address  0 -1 -1 -1 Stall time:  2
Address  1 5 7 16 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 0 1 7 Stall time:  0
clock 31
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 3 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 7
Address  0 -1 -1 -1 Stall time:  1
Address  1 5 7 16 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 32
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 5 7 16 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 33
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 5 7 16 Stall time:  0
clock 34
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 35
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 10 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 36
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 31 25 1 Stall time:  0
Address  3 10 31 10 Stall time:  0
clock 37
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 31 25 1 Stall time:  0
clock 38
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 39
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 24 2 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 40
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 7
fetched instruction at pc:  7
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
inside EtoE-2
size:  4
Adding buffer register  2
Address  0 -1 -1 -1 Stall time:  2
Address  1 2 1 4 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 2 24 2 Stall time:  0
clock 41
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 2 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  1
Address  1 2 1 4 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 42
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 1 4 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 43
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 8
fetched instruction at pc:  8
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 10 0 Stall time:  0
Address  3 2 1 4 Stall time:  0
clock 44
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 9
fetched instruction at pc:  9
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 5 Stall time:  0
Address  3 2 10 0 Stall time:  0
clock 45
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 10
fetched instruction at pc:  10
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 0 1 7 Stall time:  0
Address  3 10 31 5 Stall time:  0
clock 46
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
inside EtoE- 3
inside 2 MtoE
size:  4
Adding buffer register  2
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] at id 5
Address  0 -1 -1 -1 Stall time:  2
Address  1 5 7 16 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 0 1 7 Stall time:  0
clock 47
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 3 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 7
Address  0 -1 -1 -1 Stall time:  1
Address  1 5 7 16 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 48
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 5 7 16 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 49
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 5 7 16 Stall time:  0
clock 50
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 51
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 10 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 52
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 31 25 1 Stall time:  0
Address  3 10 31 10 Stall time:  0
clock 53
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 31 25 1 Stall time:  0
clock 54
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 55
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 24 2 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 56
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 7
fetched instruction at pc:  7
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
inside EtoE-2
size:  4
Adding buffer register  2
Address  0 -1 -1 -1 Stall time:  2
Address  1 2 1 4 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 2 24 2 Stall time:  0
clock 57
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 2 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  1
Address  1 2 1 4 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 58
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 1 4 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 59
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 8
fetched instruction at pc:  8
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 10 0 Stall time:  0
Address  3 2 1 4 Stall time:  0
clock 60
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 9
fetched instruction at pc:  9
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 5 Stall time:  0
Address  3 2 10 0 Stall time:  0
clock 61
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 10
fetched instruction at pc:  10
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 0 1 7 Stall time:  0
Address  3 10 31 5 Stall time:  0
clock 62
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
inside EtoE- 3
inside 2 MtoE
size:  4
Adding buffer register  2
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0] at id 5
Address  0 -1 -1 -1 Stall time:  2
Address  1 5 7 16 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 0 1 7 Stall time:  0
clock 63
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 3 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 7
Address  0 -1 -1 -1 Stall time:  1
Address  1 5 7 16 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 64
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 5 7 16 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 65
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 5 7 16 Stall time:  0
clock 66
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 67
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 10 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 68
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 31 25 1 Stall time:  0
Address  3 10 31 10 Stall time:  0
clock 69
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 31 25 1 Stall time:  0
clock 70
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 71
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 24 2 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 72
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 7
fetched instruction at pc:  7
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
inside EtoE-2
size:  4
Adding buffer register  2
Address  0 -1 -1 -1 Stall time:  2
Address  1 2 1 4 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 2 24 2 Stall time:  0
clock 73
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 2 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  1
Address  1 2 1 4 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 74
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 1 4 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 75
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 8
fetched instruction at pc:  8
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 10 0 Stall time:  0
Address  3 2 1 4 Stall time:  0
clock 76
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 9
fetched instruction at pc:  9
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 5 Stall time:  0
Address  3 2 10 0 Stall time:  0
clock 77
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 10
fetched instruction at pc:  10
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 0 1 7 Stall time:  0
Address  3 10 31 5 Stall time:  0
clock 78
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
inside EtoE- 3
inside 2 MtoE
size:  4
Adding buffer register  2
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 5
Address  0 -1 -1 -1 Stall time:  2
Address  1 5 7 16 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 0 1 7 Stall time:  0
clock 79
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 3 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 7
Address  0 -1 -1 -1 Stall time:  1
Address  1 5 7 16 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 80
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 5 7 16 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 81
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 5 7 16 Stall time:  0
clock 82
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 83
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 10 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 84
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 31 25 1 Stall time:  0
Address  3 10 31 10 Stall time:  0
clock 85
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 31 25 1 Stall time:  0
clock 86
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 5
fetched instruction at pc:  5
[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 87
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 6
fetched instruction at pc:  6
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 24 2 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 88
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 7
fetched instruction at pc:  7
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]
						decoding
inside EtoE-2
size:  4
Adding buffer register  2
Address  0 -1 -1 -1 Stall time:  2
Address  1 2 1 4 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 2 24 2 Stall time:  0
clock 89
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 2 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  1
Address  1 2 1 4 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 90
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 1 4 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 91
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 8
fetched instruction at pc:  8
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 10 0 Stall time:  0
Address  3 2 1 4 Stall time:  0
clock 92
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 9
fetched instruction at pc:  9
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 31 5 Stall time:  0
Address  3 2 10 0 Stall time:  0
clock 93
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 10
fetched instruction at pc:  10
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 0 1 7 Stall time:  0
Address  3 10 31 5 Stall time:  0
clock 94
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
inside EtoE- 3
inside 2 MtoE
size:  4
Adding buffer register  2
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] at id 5
Address  0 -1 -1 -1 Stall time:  2
Address  1 5 7 16 Stall time:  2
Address  2 -1 -1 -1 Stall time:  0
Address  3 0 1 7 Stall time:  0
clock 95
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
inside 3 MtoE
size:  4
Adding buffer register  3
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 7
Address  0 -1 -1 -1 Stall time:  1
Address  1 5 7 16 Stall time:  1
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 96
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 5 7 16 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 97
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 5 7 16 Stall time:  0
clock 98
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 11
fetched instruction at pc:  11
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 99
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 12
fetched instruction at pc:  12
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 0 1 10 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 100
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 13
fetched instruction at pc:  13
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 8 2 Stall time:  0
Address  3 0 1 10 Stall time:  0
clock 101
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 14
fetched instruction at pc:  14
[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 1 0 0 Stall time:  0
Address  3 2 8 2 Stall time:  0
clock 102
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 15
fetched instruction at pc:  15
[1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 1 0 0 Stall time:  0
clock 103
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 104
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 0 6 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 105
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 18
fetched instruction at pc:  18
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 0 10 Stall time:  0
Address  3 10 0 6 Stall time:  0
clock 106
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 19
fetched instruction at pc:  19
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1] at id 6
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 4 1 Stall time:  0
Address  3 2 0 10 Stall time:  0
clock 107
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 20
fetched instruction at pc:  20
[0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 8 2 Stall time:  0
Address  3 2 4 1 Stall time:  0
clock 108
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 21
fetched instruction at pc:  21
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 6 10 Stall time:  0
Address  3 2 8 2 Stall time:  0
clock 109
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 22
fetched instruction at pc:  22
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 1 0 0 Stall time:  0
Address  3 10 6 10 Stall time:  0
clock 110
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 23
fetched instruction at pc:  23
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 1 0 0 Stall time:  0
clock 111
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 112
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 0 6 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 113
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 18
fetched instruction at pc:  18
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 0 10 Stall time:  0
Address  3 10 0 6 Stall time:  0
clock 114
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 19
fetched instruction at pc:  19
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0] at id 6
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 4 1 Stall time:  0
Address  3 2 0 10 Stall time:  0
clock 115
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 20
fetched instruction at pc:  20
[0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 8 2 Stall time:  0
Address  3 2 4 1 Stall time:  0
clock 116
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 21
fetched instruction at pc:  21
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 6 10 Stall time:  0
Address  3 2 8 2 Stall time:  0
clock 117
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 1 0 0 Stall time:  0
Address  3 10 6 10 Stall time:  0
clock 118
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 1 0 0 Stall time:  0
clock 119
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 120
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 0 6 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 121
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 18
fetched instruction at pc:  18
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 0 10 Stall time:  0
Address  3 10 0 6 Stall time:  0
clock 122
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 19
fetched instruction at pc:  19
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0] at id 6
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 4 1 Stall time:  0
Address  3 2 0 10 Stall time:  0
clock 123
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 20
fetched instruction at pc:  20
[0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 8 2 Stall time:  0
Address  3 2 4 1 Stall time:  0
clock 124
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 21
fetched instruction at pc:  21
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 6 10 Stall time:  0
Address  3 2 8 2 Stall time:  0
clock 125
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 1 0 0 Stall time:  0
Address  3 10 6 10 Stall time:  0
clock 126
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 1 0 0 Stall time:  0
clock 127
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 128
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 0 6 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 129
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 18
fetched instruction at pc:  18
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 0 10 Stall time:  0
Address  3 10 0 6 Stall time:  0
clock 130
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 19
fetched instruction at pc:  19
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0] at id 6
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 4 1 Stall time:  0
Address  3 2 0 10 Stall time:  0
clock 131
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 20
fetched instruction at pc:  20
[0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 8 2 Stall time:  0
Address  3 2 4 1 Stall time:  0
clock 132
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 21
fetched instruction at pc:  21
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 6 10 Stall time:  0
Address  3 2 8 2 Stall time:  0
clock 133
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 1 0 0 Stall time:  0
Address  3 10 6 10 Stall time:  0
clock 134
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 1 0 0 Stall time:  0
clock 135
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 136
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 0 6 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 137
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 18
fetched instruction at pc:  18
[0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 0 10 Stall time:  0
Address  3 10 0 6 Stall time:  0
clock 138
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 19
fetched instruction at pc:  19
[0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0] at id 6
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 4 1 Stall time:  0
Address  3 2 0 10 Stall time:  0
clock 139
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 20
fetched instruction at pc:  20
[0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 2 8 2 Stall time:  0
Address  3 2 4 1 Stall time:  0
clock 140
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 21
fetched instruction at pc:  21
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]
Used branch target buffer
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0] at id 1
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 10 6 10 Stall time:  0
Address  3 2 8 2 Stall time:  0
clock 141
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 16
fetched instruction at pc:  16
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1] at id 2
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 1 0 0 Stall time:  0
Address  3 10 6 10 Stall time:  0
clock 142
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 17
fetched instruction at pc:  17
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]
						decoding
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0] at id 10
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 1 0 0 Stall time:  0
clock 143
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pc 24
fetched instruction at pc:  24
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 144
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
						decoding
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 0 0 0 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 145
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
size:  4
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 0 0 0 Stall time:  0
clock 146
*************************
*************************
r3:  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
size:  4
reg_write was done:value [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] at id 0
Address  0 -1 -1 -1 Stall time:  0
Address  1 -1 -1 -1 Stall time:  0
Address  2 -1 -1 -1 Stall time:  0
Address  3 -1 -1 -1 Stall time:  0
clock 147
*************************
*************************
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0]
h 18
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 215
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 1 alu_op 0
reg[8] after ALU, 0
Value in RZ:  1
here reg[8] is 0
2 0 10 17 xxxxxxxxxxxx
10 0 6 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 81
0   0
1   64
2   215
3   0
4   0
5   0
6   0
7   1
8   0
9   0
10   1
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  19 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 19
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 215
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 215 alu_op 0
reg[8] after ALU, 0
Value in RZ:  215
0   0
1   64
2   215
3   0
4   0
5   0
6   0
7   1
8   0
9   0
10   1
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 16
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 1
reg[8] after memwr 0
here reg[8] is 0
2 4 1 18 xxxxxxxxxxxx
2 0 10 yyyyyyyyyyyy
10 0 6 16 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 1 at id 6
and and here reg[8] is 0
clock 82
0   0
1   64
2   215
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   1
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  20 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 20
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 215
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 215 alu_op 0
reg[8] after ALU, 0
Value in RZ:  219
0   0
1   64
2   215
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   1
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 17
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 2
reg[8] after memwr 0
here reg[8] is 0
2 8 2 19 xxxxxxxxxxxx
2 4 1 yyyyyyyyyyyy
2 0 10 17 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 2 at id 10
and and here reg[8] is 0
clock 83
0   0
1   64
2   215
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  21 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 21
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 2
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] R
reg[8] before alu 0
before alu IR[2].RA 215 alu_op 0
reg[8] after ALU, 0
Value in RZ:  223
0   0
1   64
2   215
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 18
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 64
reg[8] after memwr 0
here reg[8] is 0
10 6 10 20 xxxxxxxxxxxx
2 8 2 yyyyyyyyyyyy
2 4 1 18 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 64 at id 1
and and here reg[8] is 0
clock 84
0   0
1   64
2   215
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  22 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 22
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] jalr
reg[8] before alu 0
before alu IR[2].RA 2 alu_op 9
reg[8] after ALU, 0
Value in RZ:  2
0   0
1   64
2   215
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 19
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 223
reg[8] after memwr 0
here reg[8] is 0
1 0 0 21 xxxxxxxxxxxx
10 6 10 yyyyyyyyyyyy
2 8 2 19 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 223 at id 2
and and here reg[8] is 0
clock 85
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  23 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 23
adda,addb,addc, 0 1 1
now we are here,IR[1].RA 0
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 64 alu_op 0
reg[8] after ALU, 0
Value in RZ:  64
**flushed**
pc updated in IR[2] condition to  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction R 0 0 20
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 2
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
1 0 0 yyyyyyyyyyyy
10 6 10 20 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 2 at id 10
and and here reg[8] is 0
clock 86
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction jalr 0 0 21
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 88
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
1 0 0 21 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 88 at id 0
and and here reg[8] is 0
clock 87
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 2
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
here reg[8] is 0
10 0 6 16 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 88
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  18 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 18
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 223
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 2 alu_op 0
reg[8] after ALU, 0
Value in RZ:  2
here reg[8] is 0
2 0 10 17 xxxxxxxxxxxx
10 0 6 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 89
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  19 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 19
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 223
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 223 alu_op 0
reg[8] after ALU, 0
Value in RZ:  223
0   0
1   64
2   223
3   0
4   0
5   0
6   1
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 16
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 2
reg[8] after memwr 0
here reg[8] is 0
2 4 1 18 xxxxxxxxxxxx
2 0 10 yyyyyyyyyyyy
10 0 6 16 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 2 at id 6
and and here reg[8] is 0
clock 90
0   0
1   64
2   223
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  20 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 20
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 223
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 223 alu_op 0
reg[8] after ALU, 0
Value in RZ:  227
0   0
1   64
2   223
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   2
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 17
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 3
reg[8] after memwr 0
here reg[8] is 0
2 8 2 19 xxxxxxxxxxxx
2 4 1 yyyyyyyyyyyy
2 0 10 17 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 3 at id 10
and and here reg[8] is 0
clock 91
0   0
1   64
2   223
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   3
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  21 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 21
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 3
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] R
reg[8] before alu 0
before alu IR[2].RA 223 alu_op 0
reg[8] after ALU, 0
Value in RZ:  231
0   0
1   64
2   223
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   3
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 18
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 64
reg[8] after memwr 0
here reg[8] is 0
10 6 10 20 xxxxxxxxxxxx
2 8 2 yyyyyyyyyyyy
2 4 1 18 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 64 at id 1
and and here reg[8] is 0
clock 92
0   0
1   64
2   223
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   3
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] jalr
reg[8] before alu 0
before alu IR[2].RA 3 alu_op 9
reg[8] after ALU, 0
Value in RZ:  6
0   0
1   64
2   223
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   3
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 19
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 231
reg[8] after memwr 0
here reg[8] is 0
1 0 0 21 xxxxxxxxxxxx
10 6 10 yyyyyyyyyyyy
2 8 2 19 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 231 at id 2
and and here reg[8] is 0
clock 93
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   3
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 3
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 64 alu_op 0
reg[8] after ALU, 0
Value in RZ:  64
**flushed**
pc updated in IR[2] condition to  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   3
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction R 0 0 20
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 6
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
1 0 0 yyyyyyyyyyyy
10 6 10 20 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 6 at id 10
and and here reg[8] is 0
clock 94
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction jalr 0 0 21
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 88
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
1 0 0 21 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 88 at id 0
and and here reg[8] is 0
clock 95
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 6
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
here reg[8] is 0
10 0 6 16 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 96
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  18 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 18
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 231
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 6 alu_op 0
reg[8] after ALU, 0
Value in RZ:  6
here reg[8] is 0
2 0 10 17 xxxxxxxxxxxx
10 0 6 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 97
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  19 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 19
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 231
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 231 alu_op 0
reg[8] after ALU, 0
Value in RZ:  231
0   0
1   64
2   231
3   0
4   0
5   0
6   2
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 16
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 6
reg[8] after memwr 0
here reg[8] is 0
2 4 1 18 xxxxxxxxxxxx
2 0 10 yyyyyyyyyyyy
10 0 6 16 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 6 at id 6
and and here reg[8] is 0
clock 98
0   0
1   64
2   231
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  20 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 20
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 231
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 231 alu_op 0
reg[8] after ALU, 0
Value in RZ:  235
0   0
1   64
2   231
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 17
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 4
reg[8] after memwr 0
here reg[8] is 0
2 8 2 19 xxxxxxxxxxxx
2 4 1 yyyyyyyyyyyy
2 0 10 17 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 4 at id 10
and and here reg[8] is 0
clock 99
0   0
1   64
2   231
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   4
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  21 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 21
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 4
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] R
reg[8] before alu 0
before alu IR[2].RA 231 alu_op 0
reg[8] after ALU, 0
Value in RZ:  239
0   0
1   64
2   231
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   4
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 18
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 64
reg[8] after memwr 0
here reg[8] is 0
10 6 10 20 xxxxxxxxxxxx
2 8 2 yyyyyyyyyyyy
2 4 1 18 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 64 at id 1
and and here reg[8] is 0
clock 100
0   0
1   64
2   231
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   4
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] jalr
reg[8] before alu 0
before alu IR[2].RA 4 alu_op 9
reg[8] after ALU, 0
Value in RZ:  24
0   0
1   64
2   231
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   4
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 19
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 239
reg[8] after memwr 0
here reg[8] is 0
1 0 0 21 xxxxxxxxxxxx
10 6 10 yyyyyyyyyyyy
2 8 2 19 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 239 at id 2
and and here reg[8] is 0
clock 101
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   4
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 4
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 64 alu_op 0
reg[8] after ALU, 0
Value in RZ:  64
**flushed**
pc updated in IR[2] condition to  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   4
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction R 0 0 20
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 24
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
1 0 0 yyyyyyyyyyyy
10 6 10 20 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 24 at id 10
and and here reg[8] is 0
clock 102
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction jalr 0 0 21
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 88
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
1 0 0 21 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 88 at id 0
and and here reg[8] is 0
clock 103
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 24
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
here reg[8] is 0
10 0 6 16 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 104
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  18 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 18
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 239
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 24 alu_op 0
reg[8] after ALU, 0
Value in RZ:  24
here reg[8] is 0
2 0 10 17 xxxxxxxxxxxx
10 0 6 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 105
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  19 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 19
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 239
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 239 alu_op 0
reg[8] after ALU, 0
Value in RZ:  239
0   0
1   64
2   239
3   0
4   0
5   0
6   6
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 16
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 24
reg[8] after memwr 0
here reg[8] is 0
2 4 1 18 xxxxxxxxxxxx
2 0 10 yyyyyyyyyyyy
10 0 6 16 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 24 at id 6
and and here reg[8] is 0
clock 106
0   0
1   64
2   239
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  20 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 20
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 239
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 239 alu_op 0
reg[8] after ALU, 0
Value in RZ:  243
0   0
1   64
2   239
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   24
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 17
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 5
reg[8] after memwr 0
here reg[8] is 0
2 8 2 19 xxxxxxxxxxxx
2 4 1 yyyyyyyyyyyy
2 0 10 17 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 5 at id 10
and and here reg[8] is 0
clock 107
0   0
1   64
2   239
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   5
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  21 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 21
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 5
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] R
reg[8] before alu 0
before alu IR[2].RA 239 alu_op 0
reg[8] after ALU, 0
Value in RZ:  247
0   0
1   64
2   239
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   5
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 18
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 64
reg[8] after memwr 0
here reg[8] is 0
10 6 10 20 xxxxxxxxxxxx
2 8 2 yyyyyyyyyyyy
2 4 1 18 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 64 at id 1
and and here reg[8] is 0
clock 108
0   0
1   64
2   239
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   5
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 64
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] jalr
reg[8] before alu 0
before alu IR[2].RA 5 alu_op 9
reg[8] after ALU, 0
Value in RZ:  120
0   0
1   64
2   239
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   5
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 19
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 247
reg[8] after memwr 0
here reg[8] is 0
1 0 0 21 xxxxxxxxxxxx
10 6 10 yyyyyyyyyyyy
2 8 2 19 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 247 at id 2
and and here reg[8] is 0
clock 109
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   5
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 5
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 64 alu_op 0
reg[8] after ALU, 0
Value in RZ:  64
**flushed**
pc updated in IR[2] condition to  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   5
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction R 0 0 20
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 120
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
1 0 0 yyyyyyyyyyyy
10 6 10 20 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 120 at id 10
and and here reg[8] is 0
clock 110
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction jalr 0 0 21
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 88
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
1 0 0 21 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 88 at id 0
and and here reg[8] is 0
clock 111
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 120
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
here reg[8] is 0
10 0 6 16 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 112
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  18 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 18
adda,addb,addc, 2 0 10
now we are here,IR[1].RA 247
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 120 alu_op 0
reg[8] after ALU, 0
Value in RZ:  120
here reg[8] is 0
2 0 10 17 xxxxxxxxxxxx
10 0 6 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 113
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  19 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 19
adda,addb,addc, 2 4 1
now we are here,IR[1].RA 247
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 247 alu_op 0
reg[8] after ALU, 0
Value in RZ:  247
0   0
1   64
2   247
3   0
4   0
5   0
6   24
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 16
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 120
reg[8] after memwr 0
here reg[8] is 0
2 4 1 18 xxxxxxxxxxxx
2 0 10 yyyyyyyyyyyy
10 0 6 16 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 120 at id 6
and and here reg[8] is 0
clock 114
0   0
1   64
2   247
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  20 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 20
adda,addb,addc, 2 8 2
now we are here,IR[1].RA 247
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 247 alu_op 0
reg[8] after ALU, 0
Value in RZ:  251
0   0
1   64
2   247
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   120
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 17
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 6
reg[8] after memwr 0
here reg[8] is 0
2 8 2 19 xxxxxxxxxxxx
2 4 1 yyyyyyyyyyyy
2 0 10 17 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 6 at id 10
and and here reg[8] is 0
clock 115
0   0
1   64
2   247
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  21 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 21
adda,addb,addc, 10 6 10
now we are here,IR[1].RA 6
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] R
reg[8] before alu 0
before alu IR[2].RA 247 alu_op 0
reg[8] after ALU, 0
Value in RZ:  255
0   0
1   64
2   247
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 1 18
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 96
reg[8] after memwr 0
here reg[8] is 0
10 6 10 20 xxxxxxxxxxxx
2 8 2 yyyyyyyyyyyy
2 4 1 18 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 96 at id 1
and and here reg[8] is 0
clock 116
0   0
1   96
2   247
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  16 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 16
adda,addb,addc, 1 0 0
now we are here,IR[1].RA 96
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] jalr
reg[8] before alu 0
before alu IR[2].RA 6 alu_op 9
reg[8] after ALU, 0
Value in RZ:  720
0   0
1   96
2   247
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 19
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 255
reg[8] after memwr 0
here reg[8] is 0
1 0 0 21 xxxxxxxxxxxx
10 6 10 yyyyyyyyyyyy
2 8 2 19 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 255 at id 2
and and here reg[8] is 0
clock 117
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  17 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh 17
adda,addb,addc, 10 0 6
now we are here,IR[1].RA 6
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] I
reg[8] before alu 0
before alu IR[2].RA 96 alu_op 0
reg[8] after ALU, 0
Value in RZ:  96
**flushed**
pc updated in IR[2] condition to  24 False False 0 hhhhhhhhhhhhhhhhhhhhhhhh
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   6
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction R 0 0 20
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 720
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
1 0 0 yyyyyyyyyyyy
10 6 10 20 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 720 at id 10
and and here reg[8] is 0
clock 118
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   720
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
fetched instruction at pc:  24 True True 0 hhhhhhhhhhhhhhhhhhhhhhhh 24
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   720
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction jalr 0 0 21
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 88
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
1 0 0 21 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 88 at id 0
and and here reg[8] is 0
clock 119
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   720
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
adda,addb,addc, 0 0 0
now we are here,IR[1].RA 0
 IR[1]  False 0 False [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] I
here reg[8] is 0
0 0 0 24 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 120
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   720
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
reg[8] before alu 0
before alu IR[2].RA 0 alu_op 0
reg[8] after ALU, 0
Value in RZ:  0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
0 0 0 yyyyyyyyyyyy
-1 -1 -1 0 ZZZZZZZZZZZZZ
and here reg[8] is 0
and and here reg[8] is 0
clock 121
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   720
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   720
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
Mem access instruction I 0 0 24
reg[8] before memwr 0
IR[3].RY in memwr -4294967295
IR[3].RY in memwr 0
reg[8] after memwr 0
here reg[8] is 0
-1 -1 -1 0 xxxxxxxxxxxx
-1 -1 -1 yyyyyyyyyyyy
0 0 0 24 ZZZZZZZZZZZZZ
and here reg[8] is 0
reg_write was done:value 0 at id 0
and and here reg[8] is 0
clock 122
0   0
1   96
2   255
3   0
4   0
5   0
6   120
7   1
8   0
9   0
10   720
11   0
12   0
13   0
14   0
15   0
16   0
17   0
18   0
19   0
20   0
21   0
22   0
23   0
24   0
25   0
26   0
27   0
28   0
29   0
30   0
31   0
