
i2s3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001471c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000796e0  080148ac  080148ac  000248ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0808df8c  0808df8c  000a00f4  2**0
                  CONTENTS
  4 .ARM          00000008  0808df8c  0808df8c  0009df8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0808df94  0808df94  000a00f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0808df94  0808df94  0009df94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0808df98  0808df98  0009df98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  0808df9c  000a0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000a00f4  2**0
                  CONTENTS
 10 .bss          0001cfd4  200000f4  200000f4  000a00f4  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  2001d0c8  2001d0c8  000a00f4  2**0
                  ALLOC
 12 .sram         00000000  68000000  68000000  000a00f4  2**0
                  CONTENTS
 13 .ARM.attributes 00000030  00000000  00000000  000a00f4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00039604  00000000  00000000  000a0124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000070cf  00000000  00000000  000d9728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b08  00000000  00000000  000e07f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001a10  00000000  00000000  000e2300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002fa67  00000000  00000000  000e3d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003013d  00000000  00000000  00113777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e4498  00000000  00000000  001438b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  00227d4c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007700  00000000  00000000  00227da0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f4 	.word	0x200000f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014894 	.word	0x08014894

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f8 	.word	0x200000f8
 80001cc:	08014894 	.word	0x08014894

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <WM8978_Read_Reg>:
	0X0100,0X0002,0X0001,0X0001,0X0039,0X0039,0X0039,0X0039,
	0X0001,0X0001
};

uint16_t WM8978_Read_Reg(uint8_t reg)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	return WM8978_REGVAL_TBL[reg];
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	4a04      	ldr	r2, [pc, #16]	; (8000588 <WM8978_Read_Reg+0x20>)
 8000576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000000 	.word	0x20000000

0800058c <WM8978_Register_Wirter2>:
HAL_StatusTypeDef WM8978_Register_Wirter2(uint8_t reg_addr, uint16_t data)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b088      	sub	sp, #32
 8000590:	af02      	add	r7, sp, #8
 8000592:	4603      	mov	r3, r0
 8000594:	460a      	mov	r2, r1
 8000596:	71fb      	strb	r3, [r7, #7]
 8000598:	4613      	mov	r3, r2
 800059a:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] =	{ 0 };
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	b25a      	sxtb	r2, r3
 80005b0:	88bb      	ldrh	r3, [r7, #4]
 80005b2:	0a1b      	lsrs	r3, r3, #8
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	b25b      	sxtb	r3, r3
 80005be:	4313      	orrs	r3, r2
 80005c0:	b25b      	sxtb	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 80005c6:	88bb      	ldrh	r3, [r7, #4]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	737b      	strb	r3, [r7, #13]
	WM8978_REGVAL_TBL[reg_addr]=data;	//保存寄存器值到本地
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	4909      	ldr	r1, [pc, #36]	; (80005f4 <WM8978_Register_Wirter2+0x68>)
 80005d0:	88ba      	ldrh	r2, [r7, #4]
 80005d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return HAL_I2C_Master_Transmit(&hi2c1, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 80005d6:	f107 020c 	add.w	r2, r7, #12
 80005da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2302      	movs	r3, #2
 80005e2:	2134      	movs	r1, #52	; 0x34
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <WM8978_Register_Wirter2+0x6c>)
 80005e6:	f005 fca3 	bl	8005f30 <HAL_I2C_Master_Transmit>
 80005ea:	4603      	mov	r3, r0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20000b74 	.word	0x20000b74

080005fc <WM8978_Register_Wirter>:
//	return HAL_I2C_Master_Transmit(&USEI2C, WM8978_WIRTE_ADDRESS, pData, 2,
//			1000);
//}

HAL_StatusTypeDef WM8978_Register_Wirter(I2C_HandleTypeDef *hi2c,uint8_t reg_addr, uint16_t data)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
 8000608:	4613      	mov	r3, r2
 800060a:	803b      	strh	r3, [r7, #0]
	uint8_t pData[10] =	{ 0 };
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 800061a:	78fb      	ldrb	r3, [r7, #3]
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	b25a      	sxtb	r2, r3
 8000620:	883b      	ldrh	r3, [r7, #0]
 8000622:	0a1b      	lsrs	r3, r3, #8
 8000624:	b29b      	uxth	r3, r3
 8000626:	b25b      	sxtb	r3, r3
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	b25b      	sxtb	r3, r3
 800062e:	4313      	orrs	r3, r2
 8000630:	b25b      	sxtb	r3, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 8000636:	883b      	ldrh	r3, [r7, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	737b      	strb	r3, [r7, #13]
	//WM8978_REGVAL_TBL[reg_addr]=data;	//卤拢麓忙录脛麓忙脝梅脰碌碌陆卤戮碌脴

	return HAL_I2C_Master_Transmit(hi2c,WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 800063c:	f107 020c 	add.w	r2, r7, #12
 8000640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2302      	movs	r3, #2
 8000648:	2134      	movs	r1, #52	; 0x34
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f005 fc70 	bl	8005f30 <HAL_I2C_Master_Transmit>
 8000650:	4603      	mov	r3, r0
}
 8000652:	4618      	mov	r0, r3
 8000654:	3718      	adds	r7, #24
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <WM8978_Output_Cfg>:
void WM8978_Output_Cfg(uint8_t dacen,uint8_t bpsen)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	b084      	sub	sp, #16
 800065e:	af00      	add	r7, sp, #0
 8000660:	4603      	mov	r3, r0
 8000662:	460a      	mov	r2, r1
 8000664:	71fb      	strb	r3, [r7, #7]
 8000666:	4613      	mov	r3, r2
 8000668:	71bb      	strb	r3, [r7, #6]
	uint16_t regval=0;
 800066a:	2300      	movs	r3, #0
 800066c:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=1<<0;	//DAC脢盲鲁枚脢鹿脛脺
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d003      	beq.n	800067c <WM8978_Output_Cfg+0x22>
 8000674:	89fb      	ldrh	r3, [r7, #14]
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	81fb      	strh	r3, [r7, #14]
	if(bpsen)
 800067c:	79bb      	ldrb	r3, [r7, #6]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <WM8978_Output_Cfg+0x38>
	{
		regval|=1<<1;		//BYPASS脢鹿脛脺
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	f043 0302 	orr.w	r3, r3, #2
 8000688:	81fb      	strh	r3, [r7, #14]
		regval|=5<<2;		//0dB脭枚脪忙
 800068a:	89fb      	ldrh	r3, [r7, #14]
 800068c:	f043 0314 	orr.w	r3, r3, #20
 8000690:	81fb      	strh	r3, [r7, #14]
	}
	WM8978_Register_Wirter2(50,regval);//R50脡猫脰脙
 8000692:	89fb      	ldrh	r3, [r7, #14]
 8000694:	4619      	mov	r1, r3
 8000696:	2032      	movs	r0, #50	; 0x32
 8000698:	f7ff ff78 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(51,regval);//R51脡猫脰脙
 800069c:	89fb      	ldrh	r3, [r7, #14]
 800069e:	4619      	mov	r1, r3
 80006a0:	2033      	movs	r0, #51	; 0x33
 80006a2:	f7ff ff73 	bl	800058c <WM8978_Register_Wirter2>
}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <WM8978_AUX_Gain>:

void WM8978_AUX_Gain(uint8_t gain)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);//读取R47
 80006c0:	202f      	movs	r0, #47	; 0x2f
 80006c2:	f7ff ff51 	bl	8000568 <WM8978_Read_Reg>
 80006c6:	4603      	mov	r3, r0
 80006c8:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	f023 0307 	bic.w	r3, r3, #7
 80006d0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<0);//设置R47
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	89fb      	ldrh	r3, [r7, #14]
 80006d8:	4313      	orrs	r3, r2
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4619      	mov	r1, r3
 80006de:	202f      	movs	r0, #47	; 0x2f
 80006e0:	f7ff ff54 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//读取R48
 80006e4:	2030      	movs	r0, #48	; 0x30
 80006e6:	f7ff ff3f 	bl	8000568 <WM8978_Read_Reg>
 80006ea:	4603      	mov	r3, r0
 80006ec:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ee:	89fb      	ldrh	r3, [r7, #14]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<0);//设置R48
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b29b      	uxth	r3, r3
 8000700:	4619      	mov	r1, r3
 8000702:	2030      	movs	r0, #48	; 0x30
 8000704:	f7ff ff42 	bl	800058c <WM8978_Register_Wirter2>
}
 8000708:	bf00      	nop
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <WAV_FileInit>:



void WAV_FileInit(void) {
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
	DataLength = sizeof(data) - 0x2c;
 8000714:	4b05      	ldr	r3, [pc, #20]	; (800072c <WAV_FileInit+0x1c>)
 8000716:	4a06      	ldr	r2, [pc, #24]	; (8000730 <WAV_FileInit+0x20>)
 8000718:	601a      	str	r2, [r3, #0]
	DataAddress = (uint8_t*) (data + 0x2c);
 800071a:	4a06      	ldr	r2, [pc, #24]	; (8000734 <WAV_FileInit+0x24>)
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <WAV_FileInit+0x28>)
 800071e:	601a      	str	r2, [r3, #0]
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	200008a8 	.word	0x200008a8
 8000730:	00076926 	.word	0x00076926
 8000734:	080173a4 	.word	0x080173a4
 8000738:	200008ac 	.word	0x200008ac

0800073c <WAV_FileRead2>:
}




uint32_t WAV_FileRead2(uint8_t *buf, uint32_t size) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]

	//printf("%d %d\n",server_index,wav_index);
//	wav_index=server_index-=1;
//	if(server_index==0)wav_index=999;
//
	memcpy(buf, recvsram+(wav_index*size), size);
 8000746:	4b11      	ldr	r3, [pc, #68]	; (800078c <WAV_FileRead2+0x50>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	461a      	mov	r2, r3
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	fb03 f302 	mul.w	r3, r3, r2
 8000752:	4a0f      	ldr	r2, [pc, #60]	; (8000790 <WAV_FileRead2+0x54>)
 8000754:	4413      	add	r3, r2
 8000756:	683a      	ldr	r2, [r7, #0]
 8000758:	4619      	mov	r1, r3
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f012 fff4 	bl	8013748 <memcpy>
	//printf("%d %d\n",server_index,wav_index);
	//memcpy(buf, recvsram+(wav_index*size), size);
			wav_index+=1;
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <WAV_FileRead2+0x50>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	3301      	adds	r3, #1
 8000766:	4a09      	ldr	r2, [pc, #36]	; (800078c <WAV_FileRead2+0x50>)
 8000768:	6013      	str	r3, [r2, #0]
			play_index+=1;
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <WAV_FileRead2+0x58>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	3301      	adds	r3, #1
 8000770:	4a08      	ldr	r2, [pc, #32]	; (8000794 <WAV_FileRead2+0x58>)
 8000772:	6013      	str	r3, [r2, #0]
			if(wav_index>=36)wav_index=0;
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <WAV_FileRead2+0x50>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b23      	cmp	r3, #35	; 0x23
 800077a:	dd02      	ble.n	8000782 <WAV_FileRead2+0x46>
 800077c:	4b03      	ldr	r3, [pc, #12]	; (800078c <WAV_FileRead2+0x50>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
			return 1;
 8000782:	2301      	movs	r3, #1
}
 8000784:	4618      	mov	r0, r3
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	200008b0 	.word	0x200008b0
 8000790:	20003b7c 	.word	0x20003b7c
 8000794:	200008e4 	.word	0x200008e4

08000798 <HAL_I2S_Transmit_DMAEx>:




HAL_StatusTypeDef HAL_I2S_Transmit_DMAEx(I2S_HandleTypeDef *hi2s,
		uint16_t *FirstBuffer, uint16_t *SecondBuffer, uint16_t Size) {
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b089      	sub	sp, #36	; 0x24
 800079c:	af02      	add	r7, sp, #8
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
 80007a4:	807b      	strh	r3, [r7, #2]
	uint32_t tmpreg_cfgr;
	if ((FirstBuffer == NULL) || (SecondBuffer == NULL) || (Size == 0U)) {
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d005      	beq.n	80007b8 <HAL_I2S_Transmit_DMAEx+0x20>
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d002      	beq.n	80007b8 <HAL_I2S_Transmit_DMAEx+0x20>
 80007b2:	887b      	ldrh	r3, [r7, #2]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d101      	bne.n	80007bc <HAL_I2S_Transmit_DMAEx+0x24>
		return HAL_ERROR;
 80007b8:	2301      	movs	r3, #1
 80007ba:	e09c      	b.n	80008f6 <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Process Locked */
	__HAL_LOCK(hi2s);
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d101      	bne.n	80007cc <HAL_I2S_Transmit_DMAEx+0x34>
 80007c8:	2302      	movs	r3, #2
 80007ca:	e094      	b.n	80008f6 <HAL_I2S_Transmit_DMAEx+0x15e>
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	2201      	movs	r2, #1
 80007d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (hi2s->State != HAL_I2S_STATE_READY) {
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d005      	beq.n	80007ec <HAL_I2S_Transmit_DMAEx+0x54>
		__HAL_UNLOCK(hi2s);
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2200      	movs	r2, #0
 80007e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_BUSY;
 80007e8:	2302      	movs	r3, #2
 80007ea:	e084      	b.n	80008f6 <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Set state and reset error code */
	hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2203      	movs	r2, #3
 80007f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	2200      	movs	r2, #0
 80007f8:	645a      	str	r2, [r3, #68]	; 0x44
	hi2s->pTxBuffPtr = FirstBuffer;
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	68ba      	ldr	r2, [r7, #8]
 80007fe:	625a      	str	r2, [r3, #36]	; 0x24

	tmpreg_cfgr = hi2s->Instance->I2SCFGR
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	69db      	ldr	r3, [r3, #28]
 8000806:	f003 0307 	and.w	r3, r3, #7
 800080a:	617b      	str	r3, [r7, #20]
			& (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);

	if ((tmpreg_cfgr == I2S_DATAFORMAT_24B)
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	2b03      	cmp	r3, #3
 8000810:	d002      	beq.n	8000818 <HAL_I2S_Transmit_DMAEx+0x80>
			|| (tmpreg_cfgr == I2S_DATAFORMAT_32B)) {
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	2b05      	cmp	r3, #5
 8000816:	d10a      	bne.n	800082e <HAL_I2S_Transmit_DMAEx+0x96>
		hi2s->TxXferSize = (Size << 1U);
 8000818:	887b      	ldrh	r3, [r7, #2]
 800081a:	005b      	lsls	r3, r3, #1
 800081c:	b29a      	uxth	r2, r3
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = (Size << 1U);
 8000822:	887b      	ldrh	r3, [r7, #2]
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	b29a      	uxth	r2, r3
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800082c:	e005      	b.n	800083a <HAL_I2S_Transmit_DMAEx+0xa2>
	} else {
		hi2s->TxXferSize = Size;
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	887a      	ldrh	r2, [r7, #2]
 8000832:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = Size;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	887a      	ldrh	r2, [r7, #2]
 8000838:	855a      	strh	r2, [r3, #42]	; 0x2a
	}

	/* Set the I2S Tx DMA Half transfer complete callback */
	hi2s->hdmatx->XferHalfCpltCallback = NULL;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800083e:	2200      	movs	r2, #0
 8000840:	641a      	str	r2, [r3, #64]	; 0x40
	hi2s->hdmatx->XferM1HalfCpltCallback = NULL;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000846:	2200      	movs	r2, #0
 8000848:	649a      	str	r2, [r3, #72]	; 0x48

	/* Set the I2S Tx DMA transfer complete callback */
	hi2s->hdmatx->XferCpltCallback = DMAEx_XferCpltCallback;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800084e:	4a2c      	ldr	r2, [pc, #176]	; (8000900 <HAL_I2S_Transmit_DMAEx+0x168>)
 8000850:	63da      	str	r2, [r3, #60]	; 0x3c
	hi2s->hdmatx->XferM1CpltCallback = DMAEx_XferM1CpltCallback;
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000856:	4a2b      	ldr	r2, [pc, #172]	; (8000904 <HAL_I2S_Transmit_DMAEx+0x16c>)
 8000858:	645a      	str	r2, [r3, #68]	; 0x44

	/* Set the DMA error callback */
	hi2s->hdmatx->XferErrorCallback = DMAEx_XferErrorCallback;
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800085e:	4a2a      	ldr	r2, [pc, #168]	; (8000908 <HAL_I2S_Transmit_DMAEx+0x170>)
 8000860:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Set the DMA abort callback */
	hi2s->hdmatx->XferAbortCallback = NULL;
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000866:	2200      	movs	r2, #0
 8000868:	651a      	str	r2, [r3, #80]	; 0x50

	/* Enable the Tx DMA Stream/Channel */
	if (HAL_OK
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800086e:	68b9      	ldr	r1, [r7, #8]
					(uint32_t) FirstBuffer, (uint32_t) &hi2s->Instance->DR,
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	330c      	adds	r3, #12
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 8000876:	461c      	mov	r4, r3
 8000878:	687a      	ldr	r2, [r7, #4]
					(uint32_t) SecondBuffer, hi2s->TxXferSize)) {
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800087e:	b29b      	uxth	r3, r3
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	4613      	mov	r3, r2
 8000884:	4622      	mov	r2, r4
 8000886:	f002 fd59 	bl	800333c <HAL_DMAEx_MultiBufferStart_IT>
 800088a:	4603      	mov	r3, r0
	if (HAL_OK
 800088c:	2b00      	cmp	r3, #0
 800088e:	d00f      	beq.n	80008b0 <HAL_I2S_Transmit_DMAEx+0x118>
		/* Update SPI error code */
		SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000894:	f043 0208 	orr.w	r2, r3, #8
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	645a      	str	r2, [r3, #68]	; 0x44
		hi2s->State = HAL_I2S_STATE_READY;
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	2201      	movs	r2, #1
 80008a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

		__HAL_UNLOCK(hi2s);
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2200      	movs	r2, #0
 80008a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_ERROR;
 80008ac:	2301      	movs	r3, #1
 80008ae:	e022      	b.n	80008f6 <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Check if the I2S is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) {
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	69db      	ldr	r3, [r3, #28]
 80008b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d107      	bne.n	80008ce <HAL_I2S_Transmit_DMAEx+0x136>
		/* Enable I2S peripheral */
		__HAL_I2S_ENABLE(hi2s);
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	69da      	ldr	r2, [r3, #28]
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80008cc:	61da      	str	r2, [r3, #28]
	}

	/* Check if the I2S Tx request is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN)) {
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	f003 0302 	and.w	r3, r3, #2
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d107      	bne.n	80008ec <HAL_I2S_Transmit_DMAEx+0x154>
		/* Enable Tx DMA Request */
		SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	685a      	ldr	r2, [r3, #4]
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f042 0202 	orr.w	r2, r2, #2
 80008ea:	605a      	str	r2, [r3, #4]
	}

	__HAL_UNLOCK(hi2s);
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	2200      	movs	r2, #0
 80008f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	return HAL_OK;
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	371c      	adds	r7, #28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd90      	pop	{r4, r7, pc}
 80008fe:	bf00      	nop
 8000900:	0800090d 	.word	0x0800090d
 8000904:	08000935 	.word	0x08000935
 8000908:	0800095d 	.word	0x0800095d

0800090c <DMAEx_XferCpltCallback>:





static void DMAEx_XferCpltCallback(struct __DMA_HandleTypeDef *hdma) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	//if (DMA1_Stream3->CR & (1 << 19)) {
	//if(DMA1_Stream4->CR&(1<<19)){
	if (WAV_FileRead2((uint8_t*) I2S_Buf0, sizeof(I2S_Buf0)) == 0) {
 8000914:	f240 31ca 	movw	r1, #970	; 0x3ca
 8000918:	4805      	ldr	r0, [pc, #20]	; (8000930 <DMAEx_XferCpltCallback+0x24>)
 800091a:	f7ff ff0f 	bl	800073c <WAV_FileRead2>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d101      	bne.n	8000928 <DMAEx_XferCpltCallback+0x1c>
		Audio_Player_Stop();
 8000924:	f000 f9d2 	bl	8000ccc <Audio_Player_Stop>
	}

	//}

}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000110 	.word	0x20000110

08000934 <DMAEx_XferM1CpltCallback>:

static void DMAEx_XferM1CpltCallback(struct __DMA_HandleTypeDef *hdma) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]

	if (WAV_FileRead2((uint8_t*) I2S_Buf1, sizeof(I2S_Buf1)) == 0) {
 800093c:	f240 31ca 	movw	r1, #970	; 0x3ca
 8000940:	4805      	ldr	r0, [pc, #20]	; (8000958 <DMAEx_XferM1CpltCallback+0x24>)
 8000942:	f7ff fefb 	bl	800073c <WAV_FileRead2>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d101      	bne.n	8000950 <DMAEx_XferM1CpltCallback+0x1c>
		Audio_Player_Stop();
 800094c:	f000 f9be 	bl	8000ccc <Audio_Player_Stop>
	}

}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	200004dc 	.word	0x200004dc

0800095c <DMAEx_XferErrorCallback>:

static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma) {
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]

}
 8000964:	bf00      	nop
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <Audio_Player_Init>:

void Audio_Player_Init(I2C_HandleTypeDef*hi2c) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
//loud
	WM8978_Register_Wirter(hi2c,0, 0);
 8000978:	2200      	movs	r2, #0
 800097a:	2100      	movs	r1, #0
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f7ff fe3d 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,1,0X1B);	//R1,MICEN脡猫脰脙脦陋1(MIC脢鹿脛脺),BIASEN脡猫脰脙脦陋1(脛拢脛芒脝梅鹿陇脳梅),VMIDSEL[1:0]脡猫脰脙脦陋:11(5K)
 8000982:	221b      	movs	r2, #27
 8000984:	2101      	movs	r1, #1
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff fe38 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,2,0X1B0);	//R2,ROUT1,LOUT1脢盲鲁枚脢鹿脛脺(露煤禄煤驴脡脪脭鹿陇脳梅),BOOSTENR,BOOSTENL脢鹿脛脺
 800098c:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8000990:	2102      	movs	r1, #2
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff fe32 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,3,0X6C);	//R3,LOUT2,ROUT2脢盲鲁枚脢鹿脛脺(脌庐掳脠鹿陇脳梅),RMIX,LMIX脢鹿脛脺
 8000998:	226c      	movs	r2, #108	; 0x6c
 800099a:	2103      	movs	r1, #3
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f7ff fe2d 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,3, 0x7F);
 80009a2:	227f      	movs	r2, #127	; 0x7f
 80009a4:	2103      	movs	r1, #3
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f7ff fe28 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,4, 0x10);
 80009ac:	2210      	movs	r2, #16
 80009ae:	2104      	movs	r1, #4
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f7ff fe23 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,6,0);		//R6,MCLK脫脡脥芒虏驴脤谩鹿漏
 80009b6:	2200      	movs	r2, #0
 80009b8:	2106      	movs	r1, #6
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f7ff fe1e 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,43,1<<4);	//R43,INVROUT2路麓脧貌,脟媒露炉脌庐掳脠
 80009c0:	2210      	movs	r2, #16
 80009c2:	212b      	movs	r1, #43	; 0x2b
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff fe19 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,47,1<<8);	//R47脡猫脰脙,PGABOOSTL,脳贸脥篓碌脌MIC禄帽碌脙20卤露脭枚脪忙
 80009ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009ce:	212f      	movs	r1, #47	; 0x2f
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f7ff fe13 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,48,1<<8);	//R48脡猫脰脙,PGABOOSTR,脫脪脥篓碌脌MIC禄帽碌脙20卤露脭枚脪忙
 80009d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009da:	2130      	movs	r1, #48	; 0x30
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff fe0d 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,49,1<<1);	//R49,TSDEN,驴陋脝么鹿媒脠脠卤拢禄陇
 80009e2:	2202      	movs	r2, #2
 80009e4:	2131      	movs	r1, #49	; 0x31
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f7ff fe08 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,10,1<<3);	//R10,SOFTMUTE鹿脴卤脮,128x虏脡脩霉,脳卯录脩SNR
 80009ec:	2208      	movs	r2, #8
 80009ee:	210a      	movs	r1, #10
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff fe03 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,14,1<<3);	//R14,AD
 80009f6:	2208      	movs	r2, #8
 80009f8:	210e      	movs	r1, #14
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f7ff fdfe 	bl	80005fc <WM8978_Register_Wirter>
//			WM8978_Register_Wirter(hi2c,54, 50);
//			WM8978_Register_Wirter(hi2c,55, 50 | (1 << 8));



}
 8000a00:	bf00      	nop
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}

08000a08 <Audio_Player_Start>:





void Audio_Player_Start() {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
	//WAV_FileRead3((uint8_t*) I2S_Buf2, sizeof(I2S_Buf0));
	//WAV_FileRead3((uint8_t*) I2S_Buf3, sizeof(I2S_Buf1));

	HAL_I2S_Transmit_DMAEx(&USEI2S, I2S_Buf0, I2S_Buf1, BUFFER_SIZE);
 8000a0c:	f240 13e5 	movw	r3, #485	; 0x1e5
 8000a10:	4a03      	ldr	r2, [pc, #12]	; (8000a20 <Audio_Player_Start+0x18>)
 8000a12:	4904      	ldr	r1, [pc, #16]	; (8000a24 <Audio_Player_Start+0x1c>)
 8000a14:	4804      	ldr	r0, [pc, #16]	; (8000a28 <Audio_Player_Start+0x20>)
 8000a16:	f7ff febf 	bl	8000798 <HAL_I2S_Transmit_DMAEx>


	//HAL_I2S_Transmit_DMAEx2(&hi2s2, I2S_Buf2, I2S_Buf3, BUFFER_SIZE);
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	200004dc 	.word	0x200004dc
 8000a24:	20000110 	.word	0x20000110
 8000a28:	20000dbc 	.word	0x20000dbc

08000a2c <WM8978_HPvol_Set>:


void WM8978_HPvol_Set(uint8_t voll,uint8_t volr)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	460a      	mov	r2, r1
 8000a36:	71fb      	strb	r3, [r7, #7]
 8000a38:	4613      	mov	r3, r2
 8000a3a:	71bb      	strb	r3, [r7, #6]
	voll&=0X3F;
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a42:	71fb      	strb	r3, [r7, #7]
	volr&=0X3F;//脧脼露篓路露脦搂
 8000a44:	79bb      	ldrb	r3, [r7, #6]
 8000a46:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a4a:	71bb      	strb	r3, [r7, #6]
	if(voll==0)voll|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d103      	bne.n	8000a5a <WM8978_HPvol_Set+0x2e>
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a58:	71fb      	strb	r3, [r7, #7]
	if(volr==0)volr|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000a5a:	79bb      	ldrb	r3, [r7, #6]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d103      	bne.n	8000a68 <WM8978_HPvol_Set+0x3c>
 8000a60:	79bb      	ldrb	r3, [r7, #6]
 8000a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a66:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(52,voll);			//R52,露煤禄煤脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	2034      	movs	r0, #52	; 0x34
 8000a70:	f7ff fd8c 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(53,volr|(1<<8));	//R53,露煤禄煤脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(HPVU=1)
 8000a74:	79bb      	ldrb	r3, [r7, #6]
 8000a76:	b21b      	sxth	r3, r3
 8000a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a7c:	b21b      	sxth	r3, r3
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	4619      	mov	r1, r3
 8000a82:	2035      	movs	r0, #53	; 0x35
 8000a84:	f7ff fd82 	bl	800058c <WM8978_Register_Wirter2>
}
 8000a88:	bf00      	nop
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <WM8978_SPKvol_Set>:



void WM8978_SPKvol_Set(uint8_t volx)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	71fb      	strb	r3, [r7, #7]
	volx&=0X3F;//脧脼露篓路露脦搂
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000aa0:	71fb      	strb	r3, [r7, #7]
	if(volx==0)volx|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d103      	bne.n	8000ab0 <WM8978_SPKvol_Set+0x20>
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aae:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(54,volx);			//R54,脌庐掳脠脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	2036      	movs	r0, #54	; 0x36
 8000ab8:	f7ff fd68 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(55,volx|(1<<8));	//R55,脌庐掳脠脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(SPKVU=1)
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	b21b      	sxth	r3, r3
 8000ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ac4:	b21b      	sxth	r3, r3
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	4619      	mov	r1, r3
 8000aca:	2037      	movs	r0, #55	; 0x37
 8000acc:	f7ff fd5e 	bl	800058c <WM8978_Register_Wirter2>
}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <WM8978_ADDA_Cfg>:

void WM8978_ADDA_Cfg(uint8_t dacen,uint8_t adcen)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	460a      	mov	r2, r1
 8000ae2:	71fb      	strb	r3, [r7, #7]
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	71bb      	strb	r3, [r7, #6]
	uint16_t regval;
	regval=WM8978_Read_Reg(3);	//读取R3
 8000ae8:	2003      	movs	r0, #3
 8000aea:	f7ff fd3d 	bl	8000568 <WM8978_Read_Reg>
 8000aee:	4603      	mov	r3, r0
 8000af0:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=3<<0;		//R3最低2个位设置为1,开启DACR&DACL
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d004      	beq.n	8000b02 <WM8978_ADDA_Cfg+0x2a>
 8000af8:	89fb      	ldrh	r3, [r7, #14]
 8000afa:	f043 0303 	orr.w	r3, r3, #3
 8000afe:	81fb      	strh	r3, [r7, #14]
 8000b00:	e003      	b.n	8000b0a <WM8978_ADDA_Cfg+0x32>
	else regval&=~(3<<0);		//R3最低2个位清零,关闭DACR&DACL.
 8000b02:	89fb      	ldrh	r3, [r7, #14]
 8000b04:	f023 0303 	bic.w	r3, r3, #3
 8000b08:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(3,regval);	//设置R3
 8000b0a:	89fb      	ldrh	r3, [r7, #14]
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	2003      	movs	r0, #3
 8000b10:	f7ff fd3c 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(2);	//读取R2
 8000b14:	2002      	movs	r0, #2
 8000b16:	f7ff fd27 	bl	8000568 <WM8978_Read_Reg>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	81fb      	strh	r3, [r7, #14]
	if(adcen)regval|=3<<0;		//R2最低2个位设置为1,开启ADCR&ADCL
 8000b1e:	79bb      	ldrb	r3, [r7, #6]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d004      	beq.n	8000b2e <WM8978_ADDA_Cfg+0x56>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f043 0303 	orr.w	r3, r3, #3
 8000b2a:	81fb      	strh	r3, [r7, #14]
 8000b2c:	e003      	b.n	8000b36 <WM8978_ADDA_Cfg+0x5e>
	else regval&=~(3<<0);		//R2最低2个位清零,关闭ADCR&ADCL.
 8000b2e:	89fb      	ldrh	r3, [r7, #14]
 8000b30:	f023 0303 	bic.w	r3, r3, #3
 8000b34:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000b36:	89fb      	ldrh	r3, [r7, #14]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	2002      	movs	r0, #2
 8000b3c:	f7ff fd26 	bl	800058c <WM8978_Register_Wirter2>
}
 8000b40:	bf00      	nop
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <WM8978_LINEIN_Gain>:

void WM8978_LINEIN_Gain(uint8_t gain)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	f003 0307 	and.w	r3, r3, #7
 8000b58:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//露脕脠隆R47
 8000b5a:	202f      	movs	r0, #47	; 0x2f
 8000b5c:	f7ff fd04 	bl	8000568 <WM8978_Read_Reg>
 8000b60:	4603      	mov	r3, r0
 8000b62:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000b64:	89fb      	ldrh	r3, [r7, #14]
 8000b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b6a:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<4);//脡猫脰脙R47
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	011b      	lsls	r3, r3, #4
 8000b70:	b21a      	sxth	r2, r3
 8000b72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	b21b      	sxth	r3, r3
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	202f      	movs	r0, #47	; 0x2f
 8000b80:	f7ff fd04 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//露脕脠隆R48
 8000b84:	2030      	movs	r0, #48	; 0x30
 8000b86:	f7ff fcef 	bl	8000568 <WM8978_Read_Reg>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000b8e:	89fb      	ldrh	r3, [r7, #14]
 8000b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b94:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<4);//脡猫脰脙R48
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	011b      	lsls	r3, r3, #4
 8000b9a:	b21a      	sxth	r2, r3
 8000b9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	b21b      	sxth	r3, r3
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	2030      	movs	r0, #48	; 0x30
 8000baa:	f7ff fcef 	bl	800058c <WM8978_Register_Wirter2>
}
 8000bae:	bf00      	nop
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <WM8978_Input_Cfg>:

void WM8978_Input_Cfg(uint8_t micen,uint8_t lineinen,uint8_t auxen)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b084      	sub	sp, #16
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	71bb      	strb	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	717b      	strb	r3, [r7, #5]
	uint16_t regval;
	regval=WM8978_Read_Reg(2);	//读取R2
 8000bc8:	2002      	movs	r0, #2
 8000bca:	f7ff fccd 	bl	8000568 <WM8978_Read_Reg>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<2;		//开启INPPGAENR,INPPGAENL(MIC的PGA放大)
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d004      	beq.n	8000be2 <WM8978_Input_Cfg+0x2c>
 8000bd8:	89fb      	ldrh	r3, [r7, #14]
 8000bda:	f043 030c 	orr.w	r3, r3, #12
 8000bde:	81fb      	strh	r3, [r7, #14]
 8000be0:	e003      	b.n	8000bea <WM8978_Input_Cfg+0x34>
	else regval&=~(3<<2);		//关闭INPPGAENR,INPPGAENL.
 8000be2:	89fb      	ldrh	r3, [r7, #14]
 8000be4:	f023 030c 	bic.w	r3, r3, #12
 8000be8:	81fb      	strh	r3, [r7, #14]
 	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000bea:	89fb      	ldrh	r3, [r7, #14]
 8000bec:	4619      	mov	r1, r3
 8000bee:	2002      	movs	r0, #2
 8000bf0:	f7ff fccc 	bl	800058c <WM8978_Register_Wirter2>

	regval=WM8978_Read_Reg(44);	//读取R44
 8000bf4:	202c      	movs	r0, #44	; 0x2c
 8000bf6:	f7ff fcb7 	bl	8000568 <WM8978_Read_Reg>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<4|3<<0;	//开启LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d004      	beq.n	8000c0e <WM8978_Input_Cfg+0x58>
 8000c04:	89fb      	ldrh	r3, [r7, #14]
 8000c06:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8000c0a:	81fb      	strh	r3, [r7, #14]
 8000c0c:	e003      	b.n	8000c16 <WM8978_Input_Cfg+0x60>
	else regval&=~(3<<4|3<<0);	//关闭LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000c0e:	89fb      	ldrh	r3, [r7, #14]
 8000c10:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8000c14:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(44,regval);//设置R44
 8000c16:	89fb      	ldrh	r3, [r7, #14]
 8000c18:	4619      	mov	r1, r3
 8000c1a:	202c      	movs	r0, #44	; 0x2c
 8000c1c:	f7ff fcb6 	bl	800058c <WM8978_Register_Wirter2>

	if(lineinen)WM8978_LINEIN_Gain(5);//LINE IN 0dB增益
 8000c20:	79bb      	ldrb	r3, [r7, #6]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d003      	beq.n	8000c2e <WM8978_Input_Cfg+0x78>
 8000c26:	2005      	movs	r0, #5
 8000c28:	f7ff ff8e 	bl	8000b48 <WM8978_LINEIN_Gain>
 8000c2c:	e002      	b.n	8000c34 <WM8978_Input_Cfg+0x7e>
	else WM8978_LINEIN_Gain(0);		//关闭LINE IN
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f7ff ff8a 	bl	8000b48 <WM8978_LINEIN_Gain>
	if(auxen)WM8978_AUX_Gain(7);//AUX 6dB增益
 8000c34:	797b      	ldrb	r3, [r7, #5]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d003      	beq.n	8000c42 <WM8978_Input_Cfg+0x8c>
 8000c3a:	2007      	movs	r0, #7
 8000c3c:	f7ff fd37 	bl	80006ae <WM8978_AUX_Gain>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
}
 8000c40:	e002      	b.n	8000c48 <WM8978_Input_Cfg+0x92>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
 8000c42:	2000      	movs	r0, #0
 8000c44:	f7ff fd33 	bl	80006ae <WM8978_AUX_Gain>
}
 8000c48:	bf00      	nop
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <WM8978_MIC_Gain>:

void WM8978_MIC_Gain(uint8_t gain)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	71fb      	strb	r3, [r7, #7]
	gain&=0X3F;
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000c60:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(45,gain);		//R45,脳贸脥篓碌脌PGA脡猫脰脙
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	4619      	mov	r1, r3
 8000c68:	202d      	movs	r0, #45	; 0x2d
 8000c6a:	f7ff fc8f 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(46,gain|1<<8);	//R46,脫脪脥篓碌脌PGA脡猫脰脙
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	b21b      	sxth	r3, r3
 8000c72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c76:	b21b      	sxth	r3, r3
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	202e      	movs	r0, #46	; 0x2e
 8000c7e:	f7ff fc85 	bl	800058c <WM8978_Register_Wirter2>
}
 8000c82:	bf00      	nop
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <WM8978_I2S_Cfg>:
void WM8978_I2S_Cfg(uint8_t fmt,uint8_t len)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	4603      	mov	r3, r0
 8000c92:	460a      	mov	r2, r1
 8000c94:	71fb      	strb	r3, [r7, #7]
 8000c96:	4613      	mov	r3, r2
 8000c98:	71bb      	strb	r3, [r7, #6]
	fmt&=0X03;
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	f003 0303 	and.w	r3, r3, #3
 8000ca0:	71fb      	strb	r3, [r7, #7]
	len&=0X03;//限定范围
 8000ca2:	79bb      	ldrb	r3, [r7, #6]
 8000ca4:	f003 0303 	and.w	r3, r3, #3
 8000ca8:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(4,(fmt<<3)|(len<<5));	//R4,WM8978工作模式设置
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	00db      	lsls	r3, r3, #3
 8000cae:	b21a      	sxth	r2, r3
 8000cb0:	79bb      	ldrb	r3, [r7, #6]
 8000cb2:	015b      	lsls	r3, r3, #5
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	b21b      	sxth	r3, r3
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	2004      	movs	r0, #4
 8000cc0:	f7ff fc64 	bl	800058c <WM8978_Register_Wirter2>
}
 8000cc4:	bf00      	nop
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <Audio_Player_Stop>:

void Audio_Player_Resume(void) {
	HAL_I2S_DMAResume(&USEI2S);
}

void Audio_Player_Stop(void) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	WAV_FileInit();
 8000cd0:	f7ff fd1e 	bl	8000710 <WAV_FileInit>
	HAL_I2S_DMAStop(&USEI2S);
 8000cd4:	4802      	ldr	r0, [pc, #8]	; (8000ce0 <Audio_Player_Stop+0x14>)
 8000cd6:	f005 fd73 	bl	80067c0 <HAL_I2S_DMAStop>
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000dbc 	.word	0x20000dbc

08000ce4 <delay_us>:

//ʱnus
//nusΪҪʱus.
//nus:0~190887435(ֵ2^32/fac_us@fac_us=22.5)
void delay_us(uint32_t nus)
{		
 8000ce4:	b480      	push	{r7}
 8000ce6:	b089      	sub	sp, #36	; 0x24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOADֵ
 8000cf0:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <delay_us+0x74>)
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//ҪĽ
 8000cf6:	4b19      	ldr	r3, [pc, #100]	; (8000d5c <delay_us+0x78>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	fb02 f303 	mul.w	r3, r2, r3
 8000d00:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//սʱļֵ
 8000d02:	4b15      	ldr	r3, [pc, #84]	; (8000d58 <delay_us+0x74>)
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8000d08:	4b13      	ldr	r3, [pc, #76]	; (8000d58 <delay_us+0x74>)
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d0f8      	beq.n	8000d08 <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//עһSYSTICKһݼļͿ.
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d206      	bcs.n	8000d2c <delay_us+0x48>
 8000d1e:	69fa      	ldr	r2, [r7, #28]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	4413      	add	r3, r2
 8000d28:	61bb      	str	r3, [r7, #24]
 8000d2a:	e007      	b.n	8000d3c <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8000d2c:	697a      	ldr	r2, [r7, #20]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	1ad2      	subs	r2, r2, r3
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	4413      	add	r3, r2
 8000d36:	69ba      	ldr	r2, [r7, #24]
 8000d38:	4413      	add	r3, r2
 8000d3a:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d200      	bcs.n	8000d4a <delay_us+0x66>
		tnow=SysTick->VAL;	
 8000d48:	e7de      	b.n	8000d08 <delay_us+0x24>
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000d4a:	bf00      	nop
		}  
	};
}
 8000d4c:	bf00      	nop
 8000d4e:	3724      	adds	r7, #36	; 0x24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	e000e010 	.word	0xe000e010
 8000d5c:	200008b4 	.word	0x200008b4

08000d60 <I2S2_Init>:
//				       I2S_STANDARD_LSB/I2S_STANDARD_PCM_SHORT/I2S_STANDARD_PCM_LONG
//I2S_Mode:I2S����ģʽ,�������ã�I2S_MODE_SLAVE_TX/I2S_MODE_SLAVE_RX/I2S_MODE_MASTER_TX/I2S_MODE_MASTER_RX
//I2S_Clock_Polarity:ʱ�ӵ�ƽ����������Ϊ:I2S_CPOL_LOW/I2S_CPOL_HIGH
//I2S_DataFormat:���ݳ���,�������ã�I2S_DATAFORMAT_16B/I2S_DATAFORMAT_16B_EXTENDED/I2S_DATAFORMAT_24B/I2S_DATAFORMAT_32B
void I2S2_Init(uint32_t I2S_Standard,uint32_t I2S_Mode,uint32_t I2S_Clock_Polarity,uint32_t I2S_DataFormat)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	60b9      	str	r1, [r7, #8]
 8000d6a:	607a      	str	r2, [r7, #4]
 8000d6c:	603b      	str	r3, [r7, #0]
	I2S2_Handler.Instance=SPI2;
 8000d6e:	4b26      	ldr	r3, [pc, #152]	; (8000e08 <I2S2_Init+0xa8>)
 8000d70:	4a26      	ldr	r2, [pc, #152]	; (8000e0c <I2S2_Init+0xac>)
 8000d72:	601a      	str	r2, [r3, #0]
	I2S2_Handler.Init.Mode=I2S_Mode;					//IISģʽ
 8000d74:	4a24      	ldr	r2, [pc, #144]	; (8000e08 <I2S2_Init+0xa8>)
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	6053      	str	r3, [r2, #4]
	I2S2_Handler.Init.Standard=I2S_Standard;			//IIS��׼
 8000d7a:	4a23      	ldr	r2, [pc, #140]	; (8000e08 <I2S2_Init+0xa8>)
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	6093      	str	r3, [r2, #8]
	I2S2_Handler.Init.DataFormat=I2S_DataFormat;		//IIS���ݳ���
 8000d80:	4a21      	ldr	r2, [pc, #132]	; (8000e08 <I2S2_Init+0xa8>)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	60d3      	str	r3, [r2, #12]
	I2S2_Handler.Init.MCLKOutput=I2S_MCLKOUTPUT_ENABLE;	//��ʱ�����ʹ��
 8000d86:	4b20      	ldr	r3, [pc, #128]	; (8000e08 <I2S2_Init+0xa8>)
 8000d88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d8c:	611a      	str	r2, [r3, #16]
	I2S2_Handler.Init.AudioFreq=I2S_AUDIOFREQ_DEFAULT;	//IISƵ������
 8000d8e:	4b1e      	ldr	r3, [pc, #120]	; (8000e08 <I2S2_Init+0xa8>)
 8000d90:	2202      	movs	r2, #2
 8000d92:	615a      	str	r2, [r3, #20]
	I2S2_Handler.Init.CPOL=I2S_Clock_Polarity;			//����״̬ʱ�ӵ�ƽ
 8000d94:	4a1c      	ldr	r2, [pc, #112]	; (8000e08 <I2S2_Init+0xa8>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6193      	str	r3, [r2, #24]
	I2S2_Handler.Init.ClockSource=I2S_CLOCK_PLL;		//IISʱ��ԴΪPLL
 8000d9a:	4b1b      	ldr	r3, [pc, #108]	; (8000e08 <I2S2_Init+0xa8>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	61da      	str	r2, [r3, #28]
	I2S2_Handler.Init.FullDuplexMode=I2S_FULLDUPLEXMODE_ENABLE;	//IISȫ˫��
 8000da0:	4b19      	ldr	r3, [pc, #100]	; (8000e08 <I2S2_Init+0xa8>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	621a      	str	r2, [r3, #32]
	HAL_I2S_Init(&I2S2_Handler);
 8000da6:	4818      	ldr	r0, [pc, #96]	; (8000e08 <I2S2_Init+0xa8>)
 8000da8:	f005 fbca 	bl	8006540 <HAL_I2S_Init>
	
	SPI2->CR2|=1<<1;									//SPI2 TX DMA����ʹ��.
 8000dac:	4b17      	ldr	r3, [pc, #92]	; (8000e0c <I2S2_Init+0xac>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	4a16      	ldr	r2, [pc, #88]	; (8000e0c <I2S2_Init+0xac>)
 8000db2:	f043 0302 	orr.w	r3, r3, #2
 8000db6:	6053      	str	r3, [r2, #4]
	I2S2ext->CR2|=1<<0;									//I2S2ext RX DMA����ʹ��.
 8000db8:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <I2S2_Init+0xb0>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	4a14      	ldr	r2, [pc, #80]	; (8000e10 <I2S2_Init+0xb0>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	6053      	str	r3, [r2, #4]
	__HAL_I2S_ENABLE(&I2S2_Handler);					//ʹ��I2S2
 8000dc4:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <I2S2_Init+0xa8>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	69da      	ldr	r2, [r3, #28]
 8000dca:	4b0f      	ldr	r3, [pc, #60]	; (8000e08 <I2S2_Init+0xa8>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dd2:	61da      	str	r2, [r3, #28]
	__HAL_I2SEXT_ENABLE(&I2S2_Handler);					//ʹ��I2S2ext
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	; (8000e08 <I2S2_Init+0xa8>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a0c      	ldr	r2, [pc, #48]	; (8000e0c <I2S2_Init+0xac>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d101      	bne.n	8000de2 <I2S2_Init+0x82>
 8000dde:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <I2S2_Init+0xb0>)
 8000de0:	e001      	b.n	8000de6 <I2S2_Init+0x86>
 8000de2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000de6:	69da      	ldr	r2, [r3, #28]
 8000de8:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <I2S2_Init+0xa8>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4907      	ldr	r1, [pc, #28]	; (8000e0c <I2S2_Init+0xac>)
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d101      	bne.n	8000df6 <I2S2_Init+0x96>
 8000df2:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <I2S2_Init+0xb0>)
 8000df4:	e001      	b.n	8000dfa <I2S2_Init+0x9a>
 8000df6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000dfa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dfe:	61da      	str	r2, [r3, #28]
}
 8000e00:	bf00      	nop
 8000e02:	3710      	adds	r7, #16
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000a60 	.word	0x20000a60
 8000e0c:	40003800 	.word	0x40003800
 8000e10:	40003400 	.word	0x40003400

08000e14 <I2S2_SampleRate_Set>:

//����SAIA�Ĳ�����(@MCKEN)
//samplerate:������,��λ:Hz
//����ֵ:0,���óɹ�;1,�޷�����.
uint8_t I2S2_SampleRate_Set(uint32_t samplerate)
{   
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
    uint8_t i=0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	77fb      	strb	r3, [r7, #31]
	uint32_t tempreg=0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitTypeDef RCCI2S2_ClkInitSture;  
	
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000e24:	2300      	movs	r3, #0
 8000e26:	77fb      	strb	r3, [r7, #31]
 8000e28:	e011      	b.n	8000e4e <I2S2_SampleRate_Set+0x3a>
	{
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a33      	ldr	r2, [pc, #204]	; (8000efc <I2S2_SampleRate_Set+0xe8>)
 8000e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e32:	08d9      	lsrs	r1, r3, #3
 8000e34:	7ffa      	ldrb	r2, [r7, #31]
 8000e36:	4832      	ldr	r0, [pc, #200]	; (8000f00 <I2S2_SampleRate_Set+0xec>)
 8000e38:	4613      	mov	r3, r2
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	4413      	add	r3, r2
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	4403      	add	r3, r0
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	4299      	cmp	r1, r3
 8000e46:	d006      	beq.n	8000e56 <I2S2_SampleRate_Set+0x42>
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000e48:	7ffb      	ldrb	r3, [r7, #31]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	77fb      	strb	r3, [r7, #31]
 8000e4e:	7ffb      	ldrb	r3, [r7, #31]
 8000e50:	2b0a      	cmp	r3, #10
 8000e52:	d9ea      	bls.n	8000e2a <I2S2_SampleRate_Set+0x16>
 8000e54:	e000      	b.n	8000e58 <I2S2_SampleRate_Set+0x44>
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000e56:	bf00      	nop
	}
    if(i==(sizeof(I2S_PSC_TBL)/10))return 1;//�ѱ���Ҳ�Ҳ���
 8000e58:	7ffb      	ldrb	r3, [r7, #31]
 8000e5a:	2b0b      	cmp	r3, #11
 8000e5c:	d101      	bne.n	8000e62 <I2S2_SampleRate_Set+0x4e>
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e047      	b.n	8000ef2 <I2S2_SampleRate_Set+0xde>
	
    RCCI2S2_ClkInitSture.PeriphClockSelection=RCC_PERIPHCLK_I2S;	//����ʱ��Դѡ��
 8000e62:	2301      	movs	r3, #1
 8000e64:	60bb      	str	r3, [r7, #8]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SN=(uint32_t)I2S_PSC_TBL[i][1];    	//����PLLI2SN
 8000e66:	7ffa      	ldrb	r2, [r7, #31]
 8000e68:	4925      	ldr	r1, [pc, #148]	; (8000f00 <I2S2_SampleRate_Set+0xec>)
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	4413      	add	r3, r2
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	440b      	add	r3, r1
 8000e74:	3302      	adds	r3, #2
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	60fb      	str	r3, [r7, #12]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SR=(uint32_t)I2S_PSC_TBL[i][2];    	//����PLLI2SR
 8000e7a:	7ffa      	ldrb	r2, [r7, #31]
 8000e7c:	4920      	ldr	r1, [pc, #128]	; (8000f00 <I2S2_SampleRate_Set+0xec>)
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	440b      	add	r3, r1
 8000e88:	3304      	adds	r3, #4
 8000e8a:	881b      	ldrh	r3, [r3, #0]
 8000e8c:	613b      	str	r3, [r7, #16]
    HAL_RCCEx_PeriphCLKConfig(&RCCI2S2_ClkInitSture);             	//����ʱ��
 8000e8e:	f107 0308 	add.w	r3, r7, #8
 8000e92:	4618      	mov	r0, r3
 8000e94:	f006 fe7a 	bl	8007b8c <HAL_RCCEx_PeriphCLKConfig>
	
	RCC->CR|=1<<26;					//����I2Sʱ��
 8000e98:	4b1a      	ldr	r3, [pc, #104]	; (8000f04 <I2S2_SampleRate_Set+0xf0>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a19      	ldr	r2, [pc, #100]	; (8000f04 <I2S2_SampleRate_Set+0xf0>)
 8000e9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000ea2:	6013      	str	r3, [r2, #0]
	while((RCC->CR&1<<27)==0);		//�ȴ�I2Sʱ�ӿ����ɹ�.
 8000ea4:	bf00      	nop
 8000ea6:	4b17      	ldr	r3, [pc, #92]	; (8000f04 <I2S2_SampleRate_Set+0xf0>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f9      	beq.n	8000ea6 <I2S2_SampleRate_Set+0x92>
	tempreg=I2S_PSC_TBL[i][3]<<0;	//����I2SDIV
 8000eb2:	7ffa      	ldrb	r2, [r7, #31]
 8000eb4:	4912      	ldr	r1, [pc, #72]	; (8000f00 <I2S2_SampleRate_Set+0xec>)
 8000eb6:	4613      	mov	r3, r2
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	4413      	add	r3, r2
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	440b      	add	r3, r1
 8000ec0:	3306      	adds	r3, #6
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	61bb      	str	r3, [r7, #24]
	tempreg|=I2S_PSC_TBL[i][4]<<8;	//����ODDλ
 8000ec6:	7ffa      	ldrb	r2, [r7, #31]
 8000ec8:	490d      	ldr	r1, [pc, #52]	; (8000f00 <I2S2_SampleRate_Set+0xec>)
 8000eca:	4613      	mov	r3, r2
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	4413      	add	r3, r2
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	440b      	add	r3, r1
 8000ed4:	3308      	adds	r3, #8
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	021b      	lsls	r3, r3, #8
 8000eda:	461a      	mov	r2, r3
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
	tempreg|=1<<9;					//ʹ��MCKOEλ,���MCK
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ee8:	61bb      	str	r3, [r7, #24]
	SPI2->I2SPR=tempreg;			//����I2SPR�Ĵ���
 8000eea:	4a07      	ldr	r2, [pc, #28]	; (8000f08 <I2S2_SampleRate_Set+0xf4>)
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	6213      	str	r3, [r2, #32]
	return 0;
 8000ef0:	2300      	movs	r3, #0
}  
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3720      	adds	r7, #32
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	cccccccd 	.word	0xcccccccd
 8000f00:	0808dccc 	.word	0x0808dccc
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40003800 	.word	0x40003800

08000f0c <I2S2_TX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2_TX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b088      	sub	sp, #32
 8000f10:	af02      	add	r7, sp, #8
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	4613      	mov	r3, r2
 8000f18:	80fb      	strh	r3, [r7, #6]
    __HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	4b45      	ldr	r3, [pc, #276]	; (8001034 <I2S2_TX_DMA_Init+0x128>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	4a44      	ldr	r2, [pc, #272]	; (8001034 <I2S2_TX_DMA_Init+0x128>)
 8000f24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f28:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2a:	4b42      	ldr	r3, [pc, #264]	; (8001034 <I2S2_TX_DMA_Init+0x128>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmatx,I2S2_TXDMA_Handler);         		//��DMA��I2S��ϵ����
 8000f36:	4b40      	ldr	r3, [pc, #256]	; (8001038 <I2S2_TX_DMA_Init+0x12c>)
 8000f38:	4a40      	ldr	r2, [pc, #256]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f3a:	639a      	str	r2, [r3, #56]	; 0x38
 8000f3c:	4b3f      	ldr	r3, [pc, #252]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f3e:	4a3e      	ldr	r2, [pc, #248]	; (8001038 <I2S2_TX_DMA_Init+0x12c>)
 8000f40:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_TXDMA_Handler.Instance=DMA1_Stream4;                       		//DMA1������4
 8000f42:	4b3e      	ldr	r3, [pc, #248]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f44:	4a3e      	ldr	r2, [pc, #248]	; (8001040 <I2S2_TX_DMA_Init+0x134>)
 8000f46:	601a      	str	r2, [r3, #0]
    I2S2_TXDMA_Handler.Init.Channel=DMA_CHANNEL_0;                  		//ͨ��0
 8000f48:	4b3c      	ldr	r3, [pc, #240]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	605a      	str	r2, [r3, #4]
    I2S2_TXDMA_Handler.Init.Direction=DMA_MEMORY_TO_PERIPH;         		//�洢��������ģʽ
 8000f4e:	4b3b      	ldr	r3, [pc, #236]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f50:	2240      	movs	r2, #64	; 0x40
 8000f52:	609a      	str	r2, [r3, #8]
    I2S2_TXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 8000f54:	4b39      	ldr	r3, [pc, #228]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
    I2S2_TXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 8000f5a:	4b38      	ldr	r3, [pc, #224]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f60:	611a      	str	r2, [r3, #16]
    I2S2_TXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 8000f62:	4b36      	ldr	r3, [pc, #216]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f68:	615a      	str	r2, [r3, #20]
    I2S2_TXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 8000f6a:	4b34      	ldr	r3, [pc, #208]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f6c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f70:	619a      	str	r2, [r3, #24]
    I2S2_TXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 8000f72:	4b32      	ldr	r3, [pc, #200]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f78:	61da      	str	r2, [r3, #28]
    I2S2_TXDMA_Handler.Init.Priority=DMA_PRIORITY_HIGH;             		//�����ȼ�
 8000f7a:	4b30      	ldr	r3, [pc, #192]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f7c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f80:	621a      	str	r2, [r3, #32]
    I2S2_TXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 8000f82:	4b2e      	ldr	r3, [pc, #184]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_TXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 8000f88:	4b2c      	ldr	r3, [pc, #176]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_TXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 8000f8e:	4b2b      	ldr	r3, [pc, #172]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_TXDMA_Handler);                            		//�������ǰ������
 8000f94:	4829      	ldr	r0, [pc, #164]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f96:	f001 fe7b 	bl	8002c90 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_TXDMA_Handler);	                            		//��ʼ��DMA
 8000f9a:	4828      	ldr	r0, [pc, #160]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000f9c:	f001 fdca 	bl	8002b34 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_TXDMA_Handler,(uint32_t)buf0,(uint32_t)&SPI2->DR,(uint32_t)buf1,num);//����˫����
 8000fa0:	68f9      	ldr	r1, [r7, #12]
 8000fa2:	68ba      	ldr	r2, [r7, #8]
 8000fa4:	88fb      	ldrh	r3, [r7, #6]
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	4a26      	ldr	r2, [pc, #152]	; (8001044 <I2S2_TX_DMA_Init+0x138>)
 8000fac:	4823      	ldr	r0, [pc, #140]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000fae:	f002 f979 	bl	80032a4 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);                         		//�ȹر�DMA
 8000fb2:	4b22      	ldr	r3, [pc, #136]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b20      	ldr	r3, [pc, #128]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f022 0201 	bic.w	r2, r2, #1
 8000fc0:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 8000fc2:	200a      	movs	r0, #10
 8000fc4:	f7ff fe8e 	bl	8000ce4 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_TXDMA_Handler,DMA_IT_TC);             		//������������ж�
 8000fc8:	4b1c      	ldr	r3, [pc, #112]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	4b1b      	ldr	r3, [pc, #108]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f042 0210 	orr.w	r2, r2, #16
 8000fd6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     		//���DMA��������жϱ�־λ
 8000fd8:	4b18      	ldr	r3, [pc, #96]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <I2S2_TX_DMA_Init+0x13c>)
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d903      	bls.n	8000fec <I2S2_TX_DMA_Init+0xe0>
 8000fe4:	4b19      	ldr	r3, [pc, #100]	; (800104c <I2S2_TX_DMA_Init+0x140>)
 8000fe6:	2220      	movs	r2, #32
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	e016      	b.n	800101a <I2S2_TX_DMA_Init+0x10e>
 8000fec:	4b13      	ldr	r3, [pc, #76]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b17      	ldr	r3, [pc, #92]	; (8001050 <I2S2_TX_DMA_Init+0x144>)
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d903      	bls.n	8001000 <I2S2_TX_DMA_Init+0xf4>
 8000ff8:	4a14      	ldr	r2, [pc, #80]	; (800104c <I2S2_TX_DMA_Init+0x140>)
 8000ffa:	2320      	movs	r3, #32
 8000ffc:	6093      	str	r3, [r2, #8]
 8000ffe:	e00c      	b.n	800101a <I2S2_TX_DMA_Init+0x10e>
 8001000:	4b0e      	ldr	r3, [pc, #56]	; (800103c <I2S2_TX_DMA_Init+0x130>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	4b13      	ldr	r3, [pc, #76]	; (8001054 <I2S2_TX_DMA_Init+0x148>)
 8001008:	429a      	cmp	r2, r3
 800100a:	d903      	bls.n	8001014 <I2S2_TX_DMA_Init+0x108>
 800100c:	4a12      	ldr	r2, [pc, #72]	; (8001058 <I2S2_TX_DMA_Init+0x14c>)
 800100e:	2320      	movs	r3, #32
 8001010:	60d3      	str	r3, [r2, #12]
 8001012:	e002      	b.n	800101a <I2S2_TX_DMA_Init+0x10e>
 8001014:	4a10      	ldr	r2, [pc, #64]	; (8001058 <I2S2_TX_DMA_Init+0x14c>)
 8001016:	2320      	movs	r3, #32
 8001018:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn,5,0);                    		//DMA�ж����ȼ�
 800101a:	2200      	movs	r2, #0
 800101c:	2105      	movs	r1, #5
 800101e:	200f      	movs	r0, #15
 8001020:	f001 fd51 	bl	8002ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001024:	200f      	movs	r0, #15
 8001026:	f001 fd6a 	bl	8002afe <HAL_NVIC_EnableIRQ>
}
 800102a:	bf00      	nop
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40023800 	.word	0x40023800
 8001038:	20000a60 	.word	0x20000a60
 800103c:	20000aa8 	.word	0x20000aa8
 8001040:	40026070 	.word	0x40026070
 8001044:	4000380c 	.word	0x4000380c
 8001048:	40026458 	.word	0x40026458
 800104c:	40026400 	.word	0x40026400
 8001050:	400260b8 	.word	0x400260b8
 8001054:	40026058 	.word	0x40026058
 8001058:	40026000 	.word	0x40026000

0800105c <I2S2ext_RX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2ext_RX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 800105c:	b580      	push	{r7, lr}
 800105e:	b088      	sub	sp, #32
 8001060:	af02      	add	r7, sp, #8
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	4613      	mov	r3, r2
 8001068:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	4b47      	ldr	r3, [pc, #284]	; (800118c <I2S2ext_RX_DMA_Init+0x130>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a46      	ldr	r2, [pc, #280]	; (800118c <I2S2ext_RX_DMA_Init+0x130>)
 8001074:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b44      	ldr	r3, [pc, #272]	; (800118c <I2S2ext_RX_DMA_Init+0x130>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmarx,I2S2_RXDMA_Handler);         		//��DMA��I2S��ϵ����
 8001086:	4b42      	ldr	r3, [pc, #264]	; (8001190 <I2S2ext_RX_DMA_Init+0x134>)
 8001088:	4a42      	ldr	r2, [pc, #264]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 800108a:	63da      	str	r2, [r3, #60]	; 0x3c
 800108c:	4b41      	ldr	r3, [pc, #260]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 800108e:	4a40      	ldr	r2, [pc, #256]	; (8001190 <I2S2ext_RX_DMA_Init+0x134>)
 8001090:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_RXDMA_Handler.Instance=DMA1_Stream3;                       		//DMA1������3
 8001092:	4b40      	ldr	r3, [pc, #256]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 8001094:	4a40      	ldr	r2, [pc, #256]	; (8001198 <I2S2ext_RX_DMA_Init+0x13c>)
 8001096:	601a      	str	r2, [r3, #0]
    I2S2_RXDMA_Handler.Init.Channel=DMA_CHANNEL_3;                  		//ͨ��3
 8001098:	4b3e      	ldr	r3, [pc, #248]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 800109a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800109e:	605a      	str	r2, [r3, #4]
    I2S2_RXDMA_Handler.Init.Direction=DMA_PERIPH_TO_MEMORY;         		//���赽�洢��ģʽ
 80010a0:	4b3c      	ldr	r3, [pc, #240]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
    I2S2_RXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 80010a6:	4b3b      	ldr	r3, [pc, #236]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
    I2S2_RXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 80010ac:	4b39      	ldr	r3, [pc, #228]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010b2:	611a      	str	r2, [r3, #16]
    I2S2_RXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 80010b4:	4b37      	ldr	r3, [pc, #220]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010ba:	615a      	str	r2, [r3, #20]
    I2S2_RXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 80010bc:	4b35      	ldr	r3, [pc, #212]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010c2:	619a      	str	r2, [r3, #24]
    I2S2_RXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 80010c4:	4b33      	ldr	r3, [pc, #204]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010ca:	61da      	str	r2, [r3, #28]
    I2S2_RXDMA_Handler.Init.Priority=DMA_PRIORITY_MEDIUM;             		//�е����ȼ�
 80010cc:	4b31      	ldr	r3, [pc, #196]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010d2:	621a      	str	r2, [r3, #32]
    I2S2_RXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 80010d4:	4b2f      	ldr	r3, [pc, #188]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_RXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 80010da:	4b2e      	ldr	r3, [pc, #184]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010dc:	2200      	movs	r2, #0
 80010de:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_RXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 80010e0:	4b2c      	ldr	r3, [pc, #176]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_RXDMA_Handler);                            		//�������ǰ������
 80010e6:	482b      	ldr	r0, [pc, #172]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010e8:	f001 fdd2 	bl	8002c90 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_RXDMA_Handler);	                            		//��ʼ��DMA
 80010ec:	4829      	ldr	r0, [pc, #164]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 80010ee:	f001 fd21 	bl	8002b34 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_RXDMA_Handler,(uint32_t)&I2S2ext->DR,(uint32_t)buf0,(uint32_t)buf1,num);//����˫����
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	68b9      	ldr	r1, [r7, #8]
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	460b      	mov	r3, r1
 80010fc:	4927      	ldr	r1, [pc, #156]	; (800119c <I2S2ext_RX_DMA_Init+0x140>)
 80010fe:	4825      	ldr	r0, [pc, #148]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 8001100:	f002 f8d0 	bl	80032a4 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_RXDMA_Handler);                         		//�ȹر�DMA
 8001104:	4b23      	ldr	r3, [pc, #140]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	4b22      	ldr	r3, [pc, #136]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f022 0201 	bic.w	r2, r2, #1
 8001112:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 8001114:	200a      	movs	r0, #10
 8001116:	f7ff fde5 	bl	8000ce4 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_RXDMA_Handler,DMA_IT_TC);             		//������������ж�
 800111a:	4b1e      	ldr	r3, [pc, #120]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f042 0210 	orr.w	r2, r2, #16
 8001128:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     		//���DMA��������жϱ�־λ
 800112a:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <I2S2ext_RX_DMA_Init+0x144>)
 8001132:	429a      	cmp	r2, r3
 8001134:	d904      	bls.n	8001140 <I2S2ext_RX_DMA_Init+0xe4>
 8001136:	4b1b      	ldr	r3, [pc, #108]	; (80011a4 <I2S2ext_RX_DMA_Init+0x148>)
 8001138:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	e019      	b.n	8001174 <I2S2ext_RX_DMA_Init+0x118>
 8001140:	4b14      	ldr	r3, [pc, #80]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	461a      	mov	r2, r3
 8001146:	4b18      	ldr	r3, [pc, #96]	; (80011a8 <I2S2ext_RX_DMA_Init+0x14c>)
 8001148:	429a      	cmp	r2, r3
 800114a:	d904      	bls.n	8001156 <I2S2ext_RX_DMA_Init+0xfa>
 800114c:	4a15      	ldr	r2, [pc, #84]	; (80011a4 <I2S2ext_RX_DMA_Init+0x148>)
 800114e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001152:	6093      	str	r3, [r2, #8]
 8001154:	e00e      	b.n	8001174 <I2S2ext_RX_DMA_Init+0x118>
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <I2S2ext_RX_DMA_Init+0x138>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <I2S2ext_RX_DMA_Init+0x13c>)
 800115e:	429a      	cmp	r2, r3
 8001160:	d904      	bls.n	800116c <I2S2ext_RX_DMA_Init+0x110>
 8001162:	4a12      	ldr	r2, [pc, #72]	; (80011ac <I2S2ext_RX_DMA_Init+0x150>)
 8001164:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001168:	60d3      	str	r3, [r2, #12]
 800116a:	e003      	b.n	8001174 <I2S2ext_RX_DMA_Init+0x118>
 800116c:	4a0f      	ldr	r2, [pc, #60]	; (80011ac <I2S2ext_RX_DMA_Init+0x150>)
 800116e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001172:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn,5,1);  //��ռ1�������ȼ�1����2
 8001174:	2201      	movs	r2, #1
 8001176:	2105      	movs	r1, #5
 8001178:	200e      	movs	r0, #14
 800117a:	f001 fca4 	bl	8002ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);	
 800117e:	200e      	movs	r0, #14
 8001180:	f001 fcbd 	bl	8002afe <HAL_NVIC_EnableIRQ>
} 
 8001184:	bf00      	nop
 8001186:	3718      	adds	r7, #24
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40023800 	.word	0x40023800
 8001190:	20000a60 	.word	0x20000a60
 8001194:	20000b0c 	.word	0x20000b0c
 8001198:	40026058 	.word	0x40026058
 800119c:	4000340c 	.word	0x4000340c
 80011a0:	40026458 	.word	0x40026458
 80011a4:	40026400 	.word	0x40026400
 80011a8:	400260b8 	.word	0x400260b8
 80011ac:	40026000 	.word	0x40026000

080011b0 <DMA1_Stream4_IRQHandler>:
void (*i2s_tx_callback)(void);	//TX�ص�����
void (*i2s_rx_callback)(void);	//RX�ص�����

//DMA1_Stream4�жϷ�����
void DMA1_Stream4_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4)!=RESET) //DMA�������
 80011b4:	4b32      	ldr	r3, [pc, #200]	; (8001280 <DMA1_Stream4_IRQHandler+0xd0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b32      	ldr	r3, [pc, #200]	; (8001284 <DMA1_Stream4_IRQHandler+0xd4>)
 80011bc:	429a      	cmp	r2, r3
 80011be:	d909      	bls.n	80011d4 <DMA1_Stream4_IRQHandler+0x24>
 80011c0:	4b31      	ldr	r3, [pc, #196]	; (8001288 <DMA1_Stream4_IRQHandler+0xd8>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0320 	and.w	r3, r3, #32
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	bf14      	ite	ne
 80011cc:	2301      	movne	r3, #1
 80011ce:	2300      	moveq	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	e028      	b.n	8001226 <DMA1_Stream4_IRQHandler+0x76>
 80011d4:	4b2a      	ldr	r3, [pc, #168]	; (8001280 <DMA1_Stream4_IRQHandler+0xd0>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	4b2c      	ldr	r3, [pc, #176]	; (800128c <DMA1_Stream4_IRQHandler+0xdc>)
 80011dc:	429a      	cmp	r2, r3
 80011de:	d909      	bls.n	80011f4 <DMA1_Stream4_IRQHandler+0x44>
 80011e0:	4b29      	ldr	r3, [pc, #164]	; (8001288 <DMA1_Stream4_IRQHandler+0xd8>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0320 	and.w	r3, r3, #32
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	bf14      	ite	ne
 80011ec:	2301      	movne	r3, #1
 80011ee:	2300      	moveq	r3, #0
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	e018      	b.n	8001226 <DMA1_Stream4_IRQHandler+0x76>
 80011f4:	4b22      	ldr	r3, [pc, #136]	; (8001280 <DMA1_Stream4_IRQHandler+0xd0>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b25      	ldr	r3, [pc, #148]	; (8001290 <DMA1_Stream4_IRQHandler+0xe0>)
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d909      	bls.n	8001214 <DMA1_Stream4_IRQHandler+0x64>
 8001200:	4b24      	ldr	r3, [pc, #144]	; (8001294 <DMA1_Stream4_IRQHandler+0xe4>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 0320 	and.w	r3, r3, #32
 8001208:	2b00      	cmp	r3, #0
 800120a:	bf14      	ite	ne
 800120c:	2301      	movne	r3, #1
 800120e:	2300      	moveq	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	e008      	b.n	8001226 <DMA1_Stream4_IRQHandler+0x76>
 8001214:	4b1f      	ldr	r3, [pc, #124]	; (8001294 <DMA1_Stream4_IRQHandler+0xe4>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0320 	and.w	r3, r3, #32
 800121c:	2b00      	cmp	r3, #0
 800121e:	bf14      	ite	ne
 8001220:	2301      	movne	r3, #1
 8001222:	2300      	moveq	r3, #0
 8001224:	b2db      	uxtb	r3, r3
 8001226:	2b00      	cmp	r3, #0
 8001228:	d027      	beq.n	800127a <DMA1_Stream4_IRQHandler+0xca>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     //���DMA��������жϱ�־λ
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <DMA1_Stream4_IRQHandler+0xd0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	461a      	mov	r2, r3
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <DMA1_Stream4_IRQHandler+0xd4>)
 8001232:	429a      	cmp	r2, r3
 8001234:	d903      	bls.n	800123e <DMA1_Stream4_IRQHandler+0x8e>
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <DMA1_Stream4_IRQHandler+0xd8>)
 8001238:	2220      	movs	r2, #32
 800123a:	60da      	str	r2, [r3, #12]
 800123c:	e016      	b.n	800126c <DMA1_Stream4_IRQHandler+0xbc>
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <DMA1_Stream4_IRQHandler+0xd0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	4b11      	ldr	r3, [pc, #68]	; (800128c <DMA1_Stream4_IRQHandler+0xdc>)
 8001246:	429a      	cmp	r2, r3
 8001248:	d903      	bls.n	8001252 <DMA1_Stream4_IRQHandler+0xa2>
 800124a:	4a0f      	ldr	r2, [pc, #60]	; (8001288 <DMA1_Stream4_IRQHandler+0xd8>)
 800124c:	2320      	movs	r3, #32
 800124e:	6093      	str	r3, [r2, #8]
 8001250:	e00c      	b.n	800126c <DMA1_Stream4_IRQHandler+0xbc>
 8001252:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <DMA1_Stream4_IRQHandler+0xd0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	461a      	mov	r2, r3
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <DMA1_Stream4_IRQHandler+0xe0>)
 800125a:	429a      	cmp	r2, r3
 800125c:	d903      	bls.n	8001266 <DMA1_Stream4_IRQHandler+0xb6>
 800125e:	4a0d      	ldr	r2, [pc, #52]	; (8001294 <DMA1_Stream4_IRQHandler+0xe4>)
 8001260:	2320      	movs	r3, #32
 8001262:	60d3      	str	r3, [r2, #12]
 8001264:	e002      	b.n	800126c <DMA1_Stream4_IRQHandler+0xbc>
 8001266:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <DMA1_Stream4_IRQHandler+0xe4>)
 8001268:	2320      	movs	r3, #32
 800126a:	6093      	str	r3, [r2, #8]
		if(i2s_tx_callback!=NULL) i2s_tx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 800126c:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <DMA1_Stream4_IRQHandler+0xe8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <DMA1_Stream4_IRQHandler+0xca>
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <DMA1_Stream4_IRQHandler+0xe8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4798      	blx	r3
    }
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000aa8 	.word	0x20000aa8
 8001284:	40026458 	.word	0x40026458
 8001288:	40026400 	.word	0x40026400
 800128c:	400260b8 	.word	0x400260b8
 8001290:	40026058 	.word	0x40026058
 8001294:	40026000 	.word	0x40026000
 8001298:	20000b6c 	.word	0x20000b6c

0800129c <DMA1_Stream3_IRQHandler>:

//DMA1_Stream3�жϷ�����
void DMA1_Stream3_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7)!=RESET) //DMA�������
 80012a0:	4b34      	ldr	r3, [pc, #208]	; (8001374 <DMA1_Stream3_IRQHandler+0xd8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b34      	ldr	r3, [pc, #208]	; (8001378 <DMA1_Stream3_IRQHandler+0xdc>)
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d909      	bls.n	80012c0 <DMA1_Stream3_IRQHandler+0x24>
 80012ac:	4b33      	ldr	r3, [pc, #204]	; (800137c <DMA1_Stream3_IRQHandler+0xe0>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	bf14      	ite	ne
 80012b8:	2301      	movne	r3, #1
 80012ba:	2300      	moveq	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	e028      	b.n	8001312 <DMA1_Stream3_IRQHandler+0x76>
 80012c0:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <DMA1_Stream3_IRQHandler+0xd8>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b2e      	ldr	r3, [pc, #184]	; (8001380 <DMA1_Stream3_IRQHandler+0xe4>)
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d909      	bls.n	80012e0 <DMA1_Stream3_IRQHandler+0x44>
 80012cc:	4b2b      	ldr	r3, [pc, #172]	; (800137c <DMA1_Stream3_IRQHandler+0xe0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	bf14      	ite	ne
 80012d8:	2301      	movne	r3, #1
 80012da:	2300      	moveq	r3, #0
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	e018      	b.n	8001312 <DMA1_Stream3_IRQHandler+0x76>
 80012e0:	4b24      	ldr	r3, [pc, #144]	; (8001374 <DMA1_Stream3_IRQHandler+0xd8>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b27      	ldr	r3, [pc, #156]	; (8001384 <DMA1_Stream3_IRQHandler+0xe8>)
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d909      	bls.n	8001300 <DMA1_Stream3_IRQHandler+0x64>
 80012ec:	4b26      	ldr	r3, [pc, #152]	; (8001388 <DMA1_Stream3_IRQHandler+0xec>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	bf14      	ite	ne
 80012f8:	2301      	movne	r3, #1
 80012fa:	2300      	moveq	r3, #0
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	e008      	b.n	8001312 <DMA1_Stream3_IRQHandler+0x76>
 8001300:	4b21      	ldr	r3, [pc, #132]	; (8001388 <DMA1_Stream3_IRQHandler+0xec>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001308:	2b00      	cmp	r3, #0
 800130a:	bf14      	ite	ne
 800130c:	2301      	movne	r3, #1
 800130e:	2300      	moveq	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d02b      	beq.n	800136e <DMA1_Stream3_IRQHandler+0xd2>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     //���DMA��������жϱ�־λ
 8001316:	4b17      	ldr	r3, [pc, #92]	; (8001374 <DMA1_Stream3_IRQHandler+0xd8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	4b16      	ldr	r3, [pc, #88]	; (8001378 <DMA1_Stream3_IRQHandler+0xdc>)
 800131e:	429a      	cmp	r2, r3
 8001320:	d904      	bls.n	800132c <DMA1_Stream3_IRQHandler+0x90>
 8001322:	4b16      	ldr	r3, [pc, #88]	; (800137c <DMA1_Stream3_IRQHandler+0xe0>)
 8001324:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	e019      	b.n	8001360 <DMA1_Stream3_IRQHandler+0xc4>
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <DMA1_Stream3_IRQHandler+0xd8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	461a      	mov	r2, r3
 8001332:	4b13      	ldr	r3, [pc, #76]	; (8001380 <DMA1_Stream3_IRQHandler+0xe4>)
 8001334:	429a      	cmp	r2, r3
 8001336:	d904      	bls.n	8001342 <DMA1_Stream3_IRQHandler+0xa6>
 8001338:	4a10      	ldr	r2, [pc, #64]	; (800137c <DMA1_Stream3_IRQHandler+0xe0>)
 800133a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800133e:	6093      	str	r3, [r2, #8]
 8001340:	e00e      	b.n	8001360 <DMA1_Stream3_IRQHandler+0xc4>
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <DMA1_Stream3_IRQHandler+0xd8>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	461a      	mov	r2, r3
 8001348:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <DMA1_Stream3_IRQHandler+0xe8>)
 800134a:	429a      	cmp	r2, r3
 800134c:	d904      	bls.n	8001358 <DMA1_Stream3_IRQHandler+0xbc>
 800134e:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <DMA1_Stream3_IRQHandler+0xec>)
 8001350:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001354:	60d3      	str	r3, [r2, #12]
 8001356:	e003      	b.n	8001360 <DMA1_Stream3_IRQHandler+0xc4>
 8001358:	4a0b      	ldr	r2, [pc, #44]	; (8001388 <DMA1_Stream3_IRQHandler+0xec>)
 800135a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800135e:	6093      	str	r3, [r2, #8]
		if(i2s_rx_callback!=NULL) i2s_rx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 8001360:	4b0a      	ldr	r3, [pc, #40]	; (800138c <DMA1_Stream3_IRQHandler+0xf0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d002      	beq.n	800136e <DMA1_Stream3_IRQHandler+0xd2>
 8001368:	4b08      	ldr	r3, [pc, #32]	; (800138c <DMA1_Stream3_IRQHandler+0xf0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4798      	blx	r3
    } 											 
} 
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000b0c 	.word	0x20000b0c
 8001378:	40026458 	.word	0x40026458
 800137c:	40026400 	.word	0x40026400
 8001380:	400260b8 	.word	0x400260b8
 8001384:	40026058 	.word	0x40026058
 8001388:	40026000 	.word	0x40026000
 800138c:	20000b08 	.word	0x20000b08

08001390 <I2S_Play_Start>:

//I2S��ʼ����
void I2S_Play_Start(void)
{   	
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_TXDMA_Handler);//����DMA TX����
 8001394:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <I2S_Play_Start+0x20>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <I2S_Play_Start+0x20>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f042 0201 	orr.w	r2, r2, #1
 80013a2:	601a      	str	r2, [r3, #0]
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	20000aa8 	.word	0x20000aa8

080013b4 <I2S_Rec_Start>:
	__HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);//��������;
} 

//I2S��ʼ¼��
void I2S_Rec_Start(void)
{ 
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_RXDMA_Handler); //����DMA RX����
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <I2S_Rec_Start+0x20>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <I2S_Rec_Start+0x20>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f042 0201 	orr.w	r2, r2, #1
 80013c6:	601a      	str	r2, [r3, #0]
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000b0c 	.word	0x20000b0c

080013d8 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart5, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80013e0:	1d39      	adds	r1, r7, #4
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295
 80013e6:	2201      	movs	r2, #1
 80013e8:	4803      	ldr	r0, [pc, #12]	; (80013f8 <__io_putchar+0x20>)
 80013ea:	f006 fda0 	bl	8007f2e <HAL_UART_Transmit>
  return ch;
 80013ee:	687b      	ldr	r3, [r7, #4]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000cd0 	.word	0x20000cd0

080013fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001400:	f001 f9f0 	bl	80027e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001404:	f000 f842 	bl	800148c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001408:	f000 f8aa 	bl	8001560 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140c:	f000 f9ce 	bl	80017ac <MX_GPIO_Init>
  MX_DMA_Init();
 8001410:	f000 f9a4 	bl	800175c <MX_DMA_Init>
  MX_I2S3_Init();
 8001414:	f000 f94a 	bl	80016ac <MX_I2S3_Init>
  MX_I2C1_Init();
 8001418:	f000 f8be 	bl	8001598 <MX_I2C1_Init>
  MX_I2C2_Init();
 800141c:	f000 f8ea 	bl	80015f4 <MX_I2C2_Init>
  MX_I2S2_Init();
 8001420:	f000 f916 	bl	8001650 <MX_I2S2_Init>
  MX_UART5_Init();
 8001424:	f000 f970 	bl	8001708 <MX_UART5_Init>
  MX_LWIP_Init();
 8001428:	f007 f91a 	bl	8008660 <MX_LWIP_Init>
  MX_FSMC_Init();
 800142c:	f000 fa3a 	bl	80018a4 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  Audio_Player_Init(&hi2c2);
 8001430:	4814      	ldr	r0, [pc, #80]	; (8001484 <main+0x88>)
 8001432:	f7ff fa9d 	bl	8000970 <Audio_Player_Init>

  Audio_Player_Init(&hi2c1);
 8001436:	4814      	ldr	r0, [pc, #80]	; (8001488 <main+0x8c>)
 8001438:	f7ff fa9a 	bl	8000970 <Audio_Player_Init>
  	HAL_Delay(1000);
 800143c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001440:	f001 fa42 	bl	80028c8 <HAL_Delay>
	WM8978_HPvol_Set(40, 40);	//耳机音量设置
 8001444:	2128      	movs	r1, #40	; 0x28
 8001446:	2028      	movs	r0, #40	; 0x28
 8001448:	f7ff faf0 	bl	8000a2c <WM8978_HPvol_Set>
	WM8978_SPKvol_Set(50);	//喇叭音量设置
 800144c:	2032      	movs	r0, #50	; 0x32
 800144e:	f7ff fb1f 	bl	8000a90 <WM8978_SPKvol_Set>
  	WM8978_ADDA_Cfg(0, 1);		//???????????????????????????????????????启ADC
 8001452:	2101      	movs	r1, #1
 8001454:	2000      	movs	r0, #0
 8001456:	f7ff fb3f 	bl	8000ad8 <WM8978_ADDA_Cfg>
  	WM8978_Input_Cfg(1, 1, 0);	//???????????????????????????????????????启输入�?�道(MIC&LINE IN)
 800145a:	2200      	movs	r2, #0
 800145c:	2101      	movs	r1, #1
 800145e:	2001      	movs	r0, #1
 8001460:	f7ff fba9 	bl	8000bb6 <WM8978_Input_Cfg>
  	WM8978_Output_Cfg(0, 1);		//???????????????????????????????????????启BYPASS输出
 8001464:	2101      	movs	r1, #1
 8001466:	2000      	movs	r0, #0
 8001468:	f7ff f8f7 	bl	800065a <WM8978_Output_Cfg>
  	WM8978_MIC_Gain(46);		//MIC增益设置
 800146c:	202e      	movs	r0, #46	; 0x2e
 800146e:	f7ff fbef 	bl	8000c50 <WM8978_MIC_Gain>
  	WM8978_I2S_Cfg(2, 0);//
 8001472:	2100      	movs	r1, #0
 8001474:	2002      	movs	r0, #2
 8001476:	f7ff fc08 	bl	8000c8a <WM8978_I2S_Cfg>
//  f_lseek(&file,44);
//  printf("open %d\n",res);
//  res = f_open( &file2, file_name2, FA_READ );
//  f_lseek(&file2,44);
//  printf("open %d\n",res);
  tcp_client_init();
 800147a:	f000 ff5f 	bl	800233c <tcp_client_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MX_LWIP_Process();
 800147e:	f007 fa21 	bl	80088c4 <MX_LWIP_Process>
 8001482:	e7fc      	b.n	800147e <main+0x82>
 8001484:	20000c18 	.word	0x20000c18
 8001488:	20000b74 	.word	0x20000b74

0800148c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b094      	sub	sp, #80	; 0x50
 8001490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001492:	f107 0320 	add.w	r3, r7, #32
 8001496:	2230      	movs	r2, #48	; 0x30
 8001498:	2100      	movs	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f012 f962 	bl	8013764 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a0:	f107 030c 	add.w	r3, r7, #12
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b0:	2300      	movs	r3, #0
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	4b28      	ldr	r3, [pc, #160]	; (8001558 <SystemClock_Config+0xcc>)
 80014b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b8:	4a27      	ldr	r2, [pc, #156]	; (8001558 <SystemClock_Config+0xcc>)
 80014ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014be:	6413      	str	r3, [r2, #64]	; 0x40
 80014c0:	4b25      	ldr	r3, [pc, #148]	; (8001558 <SystemClock_Config+0xcc>)
 80014c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	4b22      	ldr	r3, [pc, #136]	; (800155c <SystemClock_Config+0xd0>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a21      	ldr	r2, [pc, #132]	; (800155c <SystemClock_Config+0xd0>)
 80014d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014da:	6013      	str	r3, [r2, #0]
 80014dc:	4b1f      	ldr	r3, [pc, #124]	; (800155c <SystemClock_Config+0xd0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014e8:	2301      	movs	r3, #1
 80014ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f2:	2302      	movs	r3, #2
 80014f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014fc:	2308      	movs	r3, #8
 80014fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001500:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001504:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001506:	2302      	movs	r3, #2
 8001508:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800150a:	2307      	movs	r3, #7
 800150c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150e:	f107 0320 	add.w	r3, r7, #32
 8001512:	4618      	mov	r0, r3
 8001514:	f005 fec6 	bl	80072a4 <HAL_RCC_OscConfig>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800151e:	f000 fa21 	bl	8001964 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001522:	230f      	movs	r3, #15
 8001524:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001526:	2302      	movs	r3, #2
 8001528:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800152e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001532:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001534:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001538:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	2105      	movs	r1, #5
 8001540:	4618      	mov	r0, r3
 8001542:	f006 f927 	bl	8007794 <HAL_RCC_ClockConfig>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800154c:	f000 fa0a 	bl	8001964 <Error_Handler>
  }
}
 8001550:	bf00      	nop
 8001552:	3750      	adds	r7, #80	; 0x50
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	40007000 	.word	0x40007000

08001560 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001566:	463b      	mov	r3, r7
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001572:	2301      	movs	r3, #1
 8001574:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001576:	23c0      	movs	r3, #192	; 0xc0
 8001578:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800157a:	2302      	movs	r3, #2
 800157c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800157e:	463b      	mov	r3, r7
 8001580:	4618      	mov	r0, r3
 8001582:	f006 fb03 	bl	8007b8c <HAL_RCCEx_PeriphCLKConfig>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 800158c:	f000 f9ea 	bl	8001964 <Error_Handler>
  }
}
 8001590:	bf00      	nop
 8001592:	3710      	adds	r7, #16
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <MX_I2C1_Init+0x50>)
 800159e:	4a13      	ldr	r2, [pc, #76]	; (80015ec <MX_I2C1_Init+0x54>)
 80015a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015a2:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015a4:	4a12      	ldr	r2, [pc, #72]	; (80015f0 <MX_I2C1_Init+0x58>)
 80015a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015be:	2200      	movs	r2, #0
 80015c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015c2:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015c8:	4b07      	ldr	r3, [pc, #28]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015ce:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015d4:	4804      	ldr	r0, [pc, #16]	; (80015e8 <MX_I2C1_Init+0x50>)
 80015d6:	f004 fb67 	bl	8005ca8 <HAL_I2C_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015e0:	f000 f9c0 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000b74 	.word	0x20000b74
 80015ec:	40005400 	.word	0x40005400
 80015f0:	000186a0 	.word	0x000186a0

080015f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <MX_I2C2_Init+0x50>)
 80015fa:	4a13      	ldr	r2, [pc, #76]	; (8001648 <MX_I2C2_Init+0x54>)
 80015fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <MX_I2C2_Init+0x50>)
 8001600:	4a12      	ldr	r2, [pc, #72]	; (800164c <MX_I2C2_Init+0x58>)
 8001602:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_I2C2_Init+0x50>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <MX_I2C2_Init+0x50>)
 800160c:	2200      	movs	r2, #0
 800160e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_I2C2_Init+0x50>)
 8001612:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001616:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <MX_I2C2_Init+0x50>)
 800161a:	2200      	movs	r2, #0
 800161c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800161e:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_I2C2_Init+0x50>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <MX_I2C2_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_I2C2_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <MX_I2C2_Init+0x50>)
 8001632:	f004 fb39 	bl	8005ca8 <HAL_I2C_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800163c:	f000 f992 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000c18 	.word	0x20000c18
 8001648:	40005800 	.word	0x40005800
 800164c:	000186a0 	.word	0x000186a0

08001650 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001654:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <MX_I2S2_Init+0x54>)
 8001656:	4a14      	ldr	r2, [pc, #80]	; (80016a8 <MX_I2S2_Init+0x58>)
 8001658:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800165a:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <MX_I2S2_Init+0x54>)
 800165c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001660:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <MX_I2S2_Init+0x54>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001668:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_I2S2_Init+0x54>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800166e:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <MX_I2S2_Init+0x54>)
 8001670:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001674:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_I2S2_Init+0x54>)
 8001678:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800167c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_I2S2_Init+0x54>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001684:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <MX_I2S2_Init+0x54>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_I2S2_Init+0x54>)
 800168c:	2201      	movs	r2, #1
 800168e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001690:	4804      	ldr	r0, [pc, #16]	; (80016a4 <MX_I2S2_Init+0x54>)
 8001692:	f004 ff55 	bl	8006540 <HAL_I2S_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 800169c:	f000 f962 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000d74 	.word	0x20000d74
 80016a8:	40003800 	.word	0x40003800

080016ac <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80016b0:	4b13      	ldr	r3, [pc, #76]	; (8001700 <MX_I2S3_Init+0x54>)
 80016b2:	4a14      	ldr	r2, [pc, #80]	; (8001704 <MX_I2S3_Init+0x58>)
 80016b4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80016b6:	4b12      	ldr	r3, [pc, #72]	; (8001700 <MX_I2S3_Init+0x54>)
 80016b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016bc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <MX_I2S3_Init+0x54>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80016c4:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <MX_I2S3_Init+0x54>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <MX_I2S3_Init+0x54>)
 80016cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016d0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <MX_I2S3_Init+0x54>)
 80016d4:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80016d8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <MX_I2S3_Init+0x54>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80016e0:	4b07      	ldr	r3, [pc, #28]	; (8001700 <MX_I2S3_Init+0x54>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <MX_I2S3_Init+0x54>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80016ec:	4804      	ldr	r0, [pc, #16]	; (8001700 <MX_I2S3_Init+0x54>)
 80016ee:	f004 ff27 	bl	8006540 <HAL_I2S_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80016f8:	f000 f934 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000dbc 	.word	0x20000dbc
 8001704:	40003c00 	.word	0x40003c00

08001708 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800170c:	4b11      	ldr	r3, [pc, #68]	; (8001754 <MX_UART5_Init+0x4c>)
 800170e:	4a12      	ldr	r2, [pc, #72]	; (8001758 <MX_UART5_Init+0x50>)
 8001710:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001712:	4b10      	ldr	r3, [pc, #64]	; (8001754 <MX_UART5_Init+0x4c>)
 8001714:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001718:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800171a:	4b0e      	ldr	r3, [pc, #56]	; (8001754 <MX_UART5_Init+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001720:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <MX_UART5_Init+0x4c>)
 8001722:	2200      	movs	r2, #0
 8001724:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001726:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <MX_UART5_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800172c:	4b09      	ldr	r3, [pc, #36]	; (8001754 <MX_UART5_Init+0x4c>)
 800172e:	220c      	movs	r2, #12
 8001730:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001732:	4b08      	ldr	r3, [pc, #32]	; (8001754 <MX_UART5_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001738:	4b06      	ldr	r3, [pc, #24]	; (8001754 <MX_UART5_Init+0x4c>)
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800173e:	4805      	ldr	r0, [pc, #20]	; (8001754 <MX_UART5_Init+0x4c>)
 8001740:	f006 fba8 	bl	8007e94 <HAL_UART_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800174a:	f000 f90b 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20000cd0 	.word	0x20000cd0
 8001758:	40005000 	.word	0x40005000

0800175c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <MX_DMA_Init+0x4c>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a0f      	ldr	r2, [pc, #60]	; (80017a8 <MX_DMA_Init+0x4c>)
 800176c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b0d      	ldr	r3, [pc, #52]	; (80017a8 <MX_DMA_Init+0x4c>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2102      	movs	r1, #2
 8001782:	200f      	movs	r0, #15
 8001784:	f001 f99f 	bl	8002ac6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001788:	200f      	movs	r0, #15
 800178a:	f001 f9b8 	bl	8002afe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2106      	movs	r1, #6
 8001792:	2010      	movs	r0, #16
 8001794:	f001 f997 	bl	8002ac6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001798:	2010      	movs	r0, #16
 800179a:	f001 f9b0 	bl	8002afe <HAL_NVIC_EnableIRQ>

}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800

080017ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b089      	sub	sp, #36	; 0x24
 80017b0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
 80017b6:	4b3a      	ldr	r3, [pc, #232]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a39      	ldr	r2, [pc, #228]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017bc:	f043 0320 	orr.w	r3, r3, #32
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b37      	ldr	r3, [pc, #220]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0320 	and.w	r3, r3, #32
 80017ca:	61fb      	str	r3, [r7, #28]
 80017cc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	61bb      	str	r3, [r7, #24]
 80017d2:	4b33      	ldr	r3, [pc, #204]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	4a32      	ldr	r2, [pc, #200]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017dc:	6313      	str	r3, [r2, #48]	; 0x30
 80017de:	4b30      	ldr	r3, [pc, #192]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017e6:	61bb      	str	r3, [r7, #24]
 80017e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	4b2c      	ldr	r3, [pc, #176]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a2b      	ldr	r2, [pc, #172]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b29      	ldr	r3, [pc, #164]	; (80018a0 <MX_GPIO_Init+0xf4>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <MX_GPIO_Init+0xf4>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a24      	ldr	r2, [pc, #144]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b22      	ldr	r3, [pc, #136]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	4b1e      	ldr	r3, [pc, #120]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	4a1d      	ldr	r2, [pc, #116]	; (80018a0 <MX_GPIO_Init+0xf4>)
 800182c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001830:	6313      	str	r3, [r2, #48]	; 0x30
 8001832:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	4b17      	ldr	r3, [pc, #92]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a16      	ldr	r2, [pc, #88]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001848:	f043 0310 	orr.w	r3, r3, #16
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a0f      	ldr	r2, [pc, #60]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001864:	f043 0302 	orr.w	r3, r3, #2
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
 800186a:	4b0d      	ldr	r3, [pc, #52]	; (80018a0 <MX_GPIO_Init+0xf4>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	603b      	str	r3, [r7, #0]
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <MX_GPIO_Init+0xf4>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a08      	ldr	r2, [pc, #32]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001880:	f043 0308 	orr.w	r3, r3, #8
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <MX_GPIO_Init+0xf4>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	603b      	str	r3, [r7, #0]
 8001890:	683b      	ldr	r3, [r7, #0]

}
 8001892:	bf00      	nop
 8001894:	3724      	adds	r7, #36	; 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40023800 	.word	0x40023800

080018a4 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
 80018b8:	615a      	str	r2, [r3, #20]
 80018ba:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 80018bc:	4b27      	ldr	r3, [pc, #156]	; (800195c <MX_FSMC_Init+0xb8>)
 80018be:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80018c2:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80018c4:	4b25      	ldr	r3, [pc, #148]	; (800195c <MX_FSMC_Init+0xb8>)
 80018c6:	4a26      	ldr	r2, [pc, #152]	; (8001960 <MX_FSMC_Init+0xbc>)
 80018c8:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 80018ca:	4b24      	ldr	r3, [pc, #144]	; (800195c <MX_FSMC_Init+0xb8>)
 80018cc:	2204      	movs	r2, #4
 80018ce:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80018d0:	4b22      	ldr	r3, [pc, #136]	; (800195c <MX_FSMC_Init+0xb8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80018d6:	4b21      	ldr	r3, [pc, #132]	; (800195c <MX_FSMC_Init+0xb8>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80018dc:	4b1f      	ldr	r3, [pc, #124]	; (800195c <MX_FSMC_Init+0xb8>)
 80018de:	2210      	movs	r2, #16
 80018e0:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80018e2:	4b1e      	ldr	r3, [pc, #120]	; (800195c <MX_FSMC_Init+0xb8>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80018e8:	4b1c      	ldr	r3, [pc, #112]	; (800195c <MX_FSMC_Init+0xb8>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80018ee:	4b1b      	ldr	r3, [pc, #108]	; (800195c <MX_FSMC_Init+0xb8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80018f4:	4b19      	ldr	r3, [pc, #100]	; (800195c <MX_FSMC_Init+0xb8>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <MX_FSMC_Init+0xb8>)
 80018fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001900:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001902:	4b16      	ldr	r3, [pc, #88]	; (800195c <MX_FSMC_Init+0xb8>)
 8001904:	2200      	movs	r2, #0
 8001906:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001908:	4b14      	ldr	r3, [pc, #80]	; (800195c <MX_FSMC_Init+0xb8>)
 800190a:	2200      	movs	r2, #0
 800190c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800190e:	4b13      	ldr	r3, [pc, #76]	; (800195c <MX_FSMC_Init+0xb8>)
 8001910:	2200      	movs	r2, #0
 8001912:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <MX_FSMC_Init+0xb8>)
 8001916:	2200      	movs	r2, #0
 8001918:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <MX_FSMC_Init+0xb8>)
 800191c:	2200      	movs	r2, #0
 800191e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001920:	2301      	movs	r3, #1
 8001922:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001924:	230f      	movs	r3, #15
 8001926:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 7;
 8001928:	2307      	movs	r3, #7
 800192a:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001930:	2310      	movs	r3, #16
 8001932:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001934:	2311      	movs	r3, #17
 8001936:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 800193c:	1d3b      	adds	r3, r7, #4
 800193e:	2200      	movs	r2, #0
 8001940:	4619      	mov	r1, r3
 8001942:	4806      	ldr	r0, [pc, #24]	; (800195c <MX_FSMC_Init+0xb8>)
 8001944:	f006 fa62 	bl	8007e0c <HAL_SRAM_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 800194e:	f000 f809 	bl	8001964 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001952:	bf00      	nop
 8001954:	3720      	adds	r7, #32
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000bc8 	.word	0x20000bc8
 8001960:	a0000104 	.word	0xa0000104

08001964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001968:	b672      	cpsid	i
}
 800196a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800196c:	e7fe      	b.n	800196c <Error_Handler+0x8>
	...

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	4a0f      	ldr	r2, [pc, #60]	; (80019bc <HAL_MspInit+0x4c>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001984:	6453      	str	r3, [r2, #68]	; 0x44
 8001986:	4b0d      	ldr	r3, [pc, #52]	; (80019bc <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	603b      	str	r3, [r7, #0]
 8001996:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	4a08      	ldr	r2, [pc, #32]	; (80019bc <HAL_MspInit+0x4c>)
 800199c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a0:	6413      	str	r3, [r2, #64]	; 0x40
 80019a2:	4b06      	ldr	r3, [pc, #24]	; (80019bc <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800

080019c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08c      	sub	sp, #48	; 0x30
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 031c 	add.w	r3, r7, #28
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a32      	ldr	r2, [pc, #200]	; (8001aa8 <HAL_I2C_MspInit+0xe8>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d12c      	bne.n	8001a3c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	61bb      	str	r3, [r7, #24]
 80019e6:	4b31      	ldr	r3, [pc, #196]	; (8001aac <HAL_I2C_MspInit+0xec>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	4a30      	ldr	r2, [pc, #192]	; (8001aac <HAL_I2C_MspInit+0xec>)
 80019ec:	f043 0302 	orr.w	r3, r3, #2
 80019f0:	6313      	str	r3, [r2, #48]	; 0x30
 80019f2:	4b2e      	ldr	r3, [pc, #184]	; (8001aac <HAL_I2C_MspInit+0xec>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	61bb      	str	r3, [r7, #24]
 80019fc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019fe:	23c0      	movs	r3, #192	; 0xc0
 8001a00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a02:	2312      	movs	r3, #18
 8001a04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a06:	2301      	movs	r3, #1
 8001a08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a0e:	2304      	movs	r3, #4
 8001a10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a12:	f107 031c 	add.w	r3, r7, #28
 8001a16:	4619      	mov	r1, r3
 8001a18:	4825      	ldr	r0, [pc, #148]	; (8001ab0 <HAL_I2C_MspInit+0xf0>)
 8001a1a:	f003 ffa9 	bl	8005970 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	4b22      	ldr	r3, [pc, #136]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	4a21      	ldr	r2, [pc, #132]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a2e:	4b1f      	ldr	r3, [pc, #124]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a3a:	e031      	b.n	8001aa0 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a1c      	ldr	r2, [pc, #112]	; (8001ab4 <HAL_I2C_MspInit+0xf4>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d12c      	bne.n	8001aa0 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b18      	ldr	r3, [pc, #96]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a17      	ldr	r2, [pc, #92]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a50:	f043 0302 	orr.w	r3, r3, #2
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b15      	ldr	r3, [pc, #84]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a68:	2312      	movs	r3, #18
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a74:	2304      	movs	r3, #4
 8001a76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a78:	f107 031c 	add.w	r3, r7, #28
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480c      	ldr	r0, [pc, #48]	; (8001ab0 <HAL_I2C_MspInit+0xf0>)
 8001a80:	f003 ff76 	bl	8005970 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	4b08      	ldr	r3, [pc, #32]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8c:	4a07      	ldr	r2, [pc, #28]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a8e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a92:	6413      	str	r3, [r2, #64]	; 0x40
 8001a94:	4b05      	ldr	r3, [pc, #20]	; (8001aac <HAL_I2C_MspInit+0xec>)
 8001a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3730      	adds	r7, #48	; 0x30
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40005400 	.word	0x40005400
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	40020400 	.word	0x40020400
 8001ab4:	40005800 	.word	0x40005800

08001ab8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08e      	sub	sp, #56	; 0x38
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a4b      	ldr	r2, [pc, #300]	; (8001c04 <HAL_I2S_MspInit+0x14c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	f040 80a0 	bne.w	8001c1c <HAL_I2S_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001adc:	2300      	movs	r3, #0
 8001ade:	623b      	str	r3, [r7, #32]
 8001ae0:	4b49      	ldr	r3, [pc, #292]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae4:	4a48      	ldr	r2, [pc, #288]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aea:	6413      	str	r3, [r2, #64]	; 0x40
 8001aec:	4b46      	ldr	r3, [pc, #280]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001af4:	623b      	str	r3, [r7, #32]
 8001af6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
 8001afc:	4b42      	ldr	r3, [pc, #264]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b00:	4a41      	ldr	r2, [pc, #260]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001b02:	f043 0304 	orr.w	r3, r3, #4
 8001b06:	6313      	str	r3, [r2, #48]	; 0x30
 8001b08:	4b3f      	ldr	r3, [pc, #252]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	61fb      	str	r3, [r7, #28]
 8001b12:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b14:	2300      	movs	r3, #0
 8001b16:	61bb      	str	r3, [r7, #24]
 8001b18:	4b3b      	ldr	r3, [pc, #236]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1c:	4a3a      	ldr	r2, [pc, #232]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001b1e:	f043 0302 	orr.w	r3, r3, #2
 8001b22:	6313      	str	r3, [r2, #48]	; 0x30
 8001b24:	4b38      	ldr	r3, [pc, #224]	; (8001c08 <HAL_I2S_MspInit+0x150>)
 8001b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b28:	f003 0302 	and.w	r3, r3, #2
 8001b2c:	61bb      	str	r3, [r7, #24]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b30:	2304      	movs	r3, #4
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001b40:	2306      	movs	r3, #6
 8001b42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4830      	ldr	r0, [pc, #192]	; (8001c0c <HAL_I2S_MspInit+0x154>)
 8001b4c:	f003 ff10 	bl	8005970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001b50:	2348      	movs	r3, #72	; 0x48
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b54:	2302      	movs	r3, #2
 8001b56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b60:	2305      	movs	r3, #5
 8001b62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4828      	ldr	r0, [pc, #160]	; (8001c0c <HAL_I2S_MspInit+0x154>)
 8001b6c:	f003 ff00 	bl	8005970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001b70:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b82:	2305      	movs	r3, #5
 8001b84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4820      	ldr	r0, [pc, #128]	; (8001c10 <HAL_I2S_MspInit+0x158>)
 8001b8e:	f003 feef 	bl	8005970 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001b92:	4b20      	ldr	r3, [pc, #128]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001b94:	4a20      	ldr	r2, [pc, #128]	; (8001c18 <HAL_I2S_MspInit+0x160>)
 8001b96:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001b98:	4b1e      	ldr	r3, [pc, #120]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b9e:	4b1d      	ldr	r3, [pc, #116]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001ba0:	2240      	movs	r2, #64	; 0x40
 8001ba2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001baa:	4b1a      	ldr	r3, [pc, #104]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bb0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bb2:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bb8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bba:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bc0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001bc2:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001bce:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bd0:	2204      	movs	r2, #4
 8001bd2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001be6:	480b      	ldr	r0, [pc, #44]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001be8:	f000 ffa4 	bl	8002b34 <HAL_DMA_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8001bf2:	f7ff feb7 	bl	8001964 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bfa:	639a      	str	r2, [r3, #56]	; 0x38
 8001bfc:	4a05      	ldr	r2, [pc, #20]	; (8001c14 <HAL_I2S_MspInit+0x15c>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001c02:	e0c2      	b.n	8001d8a <HAL_I2S_MspInit+0x2d2>
 8001c04:	40003800 	.word	0x40003800
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020800 	.word	0x40020800
 8001c10:	40020400 	.word	0x40020400
 8001c14:	20000d14 	.word	0x20000d14
 8001c18:	40026070 	.word	0x40026070
  else if(hi2s->Instance==SPI3)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a5c      	ldr	r2, [pc, #368]	; (8001d94 <HAL_I2S_MspInit+0x2dc>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	f040 80b1 	bne.w	8001d8a <HAL_I2S_MspInit+0x2d2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	4b5a      	ldr	r3, [pc, #360]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c30:	4a59      	ldr	r2, [pc, #356]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c36:	6413      	str	r3, [r2, #64]	; 0x40
 8001c38:	4b57      	ldr	r3, [pc, #348]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c44:	2300      	movs	r3, #0
 8001c46:	613b      	str	r3, [r7, #16]
 8001c48:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4c:	4a52      	ldr	r2, [pc, #328]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	6313      	str	r3, [r2, #48]	; 0x30
 8001c54:	4b50      	ldr	r3, [pc, #320]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c60:	2300      	movs	r3, #0
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	4b4c      	ldr	r3, [pc, #304]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c68:	4a4b      	ldr	r2, [pc, #300]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c6a:	f043 0304 	orr.w	r3, r3, #4
 8001c6e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c70:	4b49      	ldr	r3, [pc, #292]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c74:	f003 0304 	and.w	r3, r3, #4
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	4b45      	ldr	r3, [pc, #276]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c84:	4a44      	ldr	r2, [pc, #272]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c86:	f043 0302 	orr.w	r3, r3, #2
 8001c8a:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8c:	4b42      	ldr	r3, [pc, #264]	; (8001d98 <HAL_I2S_MspInit+0x2e0>)
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c98:	2310      	movs	r3, #16
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ca8:	2306      	movs	r3, #6
 8001caa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	483a      	ldr	r0, [pc, #232]	; (8001d9c <HAL_I2S_MspInit+0x2e4>)
 8001cb4:	f003 fe5c 	bl	8005970 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cb8:	2380      	movs	r3, #128	; 0x80
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cc8:	2306      	movs	r3, #6
 8001cca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ccc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4833      	ldr	r0, [pc, #204]	; (8001da0 <HAL_I2S_MspInit+0x2e8>)
 8001cd4:	f003 fe4c 	bl	8005970 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001cd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 8001cea:	2305      	movs	r3, #5
 8001cec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	482a      	ldr	r0, [pc, #168]	; (8001da0 <HAL_I2S_MspInit+0x2e8>)
 8001cf6:	f003 fe3b 	bl	8005970 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001cfa:	2328      	movs	r3, #40	; 0x28
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d0a:	2306      	movs	r3, #6
 8001d0c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d12:	4619      	mov	r1, r3
 8001d14:	4823      	ldr	r0, [pc, #140]	; (8001da4 <HAL_I2S_MspInit+0x2ec>)
 8001d16:	f003 fe2b 	bl	8005970 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001d1a:	4b23      	ldr	r3, [pc, #140]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d1c:	4a23      	ldr	r2, [pc, #140]	; (8001dac <HAL_I2S_MspInit+0x2f4>)
 8001d1e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001d20:	4b21      	ldr	r3, [pc, #132]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d26:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d28:	2240      	movs	r2, #64	; 0x40
 8001d2a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d2c:	4b1e      	ldr	r3, [pc, #120]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d32:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d38:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d3a:	4b1b      	ldr	r3, [pc, #108]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d40:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d48:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001d4a:	4b17      	ldr	r3, [pc, #92]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d50:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001d56:	4b14      	ldr	r3, [pc, #80]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d58:	2204      	movs	r2, #4
 8001d5a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001d5c:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d5e:	2203      	movs	r2, #3
 8001d60:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001d62:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001d68:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001d6e:	480e      	ldr	r0, [pc, #56]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d70:	f000 fee0 	bl	8002b34 <HAL_DMA_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <HAL_I2S_MspInit+0x2c6>
      Error_Handler();
 8001d7a:	f7ff fdf3 	bl	8001964 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a09      	ldr	r2, [pc, #36]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d82:	639a      	str	r2, [r3, #56]	; 0x38
 8001d84:	4a08      	ldr	r2, [pc, #32]	; (8001da8 <HAL_I2S_MspInit+0x2f0>)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001d8a:	bf00      	nop
 8001d8c:	3738      	adds	r7, #56	; 0x38
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40003c00 	.word	0x40003c00
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	40020000 	.word	0x40020000
 8001da0:	40020800 	.word	0x40020800
 8001da4:	40020400 	.word	0x40020400
 8001da8:	20000c70 	.word	0x20000c70
 8001dac:	40026088 	.word	0x40026088

08001db0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08a      	sub	sp, #40	; 0x28
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db8:	f107 0314 	add.w	r3, r7, #20
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	60da      	str	r2, [r3, #12]
 8001dc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a28      	ldr	r2, [pc, #160]	; (8001e70 <HAL_UART_MspInit+0xc0>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d14a      	bne.n	8001e68 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	4b27      	ldr	r3, [pc, #156]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	4a26      	ldr	r2, [pc, #152]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001ddc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001de0:	6413      	str	r3, [r2, #64]	; 0x40
 8001de2:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	4b20      	ldr	r3, [pc, #128]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a1f      	ldr	r2, [pc, #124]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001df8:	f043 0304 	orr.w	r3, r3, #4
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0304 	and.w	r3, r3, #4
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	4a18      	ldr	r2, [pc, #96]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001e14:	f043 0308 	orr.w	r3, r3, #8
 8001e18:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1a:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <HAL_UART_MspInit+0xc4>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	f003 0308 	and.w	r3, r3, #8
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e34:	2303      	movs	r3, #3
 8001e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001e38:	2308      	movs	r3, #8
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	480d      	ldr	r0, [pc, #52]	; (8001e78 <HAL_UART_MspInit+0xc8>)
 8001e44:	f003 fd94 	bl	8005970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e48:	2304      	movs	r3, #4
 8001e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e54:	2303      	movs	r3, #3
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001e58:	2308      	movs	r3, #8
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	4619      	mov	r1, r3
 8001e62:	4806      	ldr	r0, [pc, #24]	; (8001e7c <HAL_UART_MspInit+0xcc>)
 8001e64:	f003 fd84 	bl	8005970 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8001e68:	bf00      	nop
 8001e6a:	3728      	adds	r7, #40	; 0x28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40005000 	.word	0x40005000
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40020800 	.word	0x40020800
 8001e7c:	40020c00 	.word	0x40020c00

08001e80 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001e94:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <HAL_FSMC_MspInit+0xc8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d151      	bne.n	8001f40 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_FSMC_MspInit+0xc8>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	4b29      	ldr	r3, [pc, #164]	; (8001f4c <HAL_FSMC_MspInit+0xcc>)
 8001ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eaa:	4a28      	ldr	r2, [pc, #160]	; (8001f4c <HAL_FSMC_MspInit+0xcc>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	6393      	str	r3, [r2, #56]	; 0x38
 8001eb2:	4b26      	ldr	r3, [pc, #152]	; (8001f4c <HAL_FSMC_MspInit+0xcc>)
 8001eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ebe:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001ec2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ed0:	230c      	movs	r3, #12
 8001ed2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ed4:	1d3b      	adds	r3, r7, #4
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	481d      	ldr	r0, [pc, #116]	; (8001f50 <HAL_FSMC_MspInit+0xd0>)
 8001eda:	f003 fd49 	bl	8005970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ede:	f240 433f 	movw	r3, #1087	; 0x43f
 8001ee2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ef0:	230c      	movs	r3, #12
 8001ef2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4816      	ldr	r0, [pc, #88]	; (8001f54 <HAL_FSMC_MspInit+0xd4>)
 8001efa:	f003 fd39 	bl	8005970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001efe:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001f02:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f10:	230c      	movs	r3, #12
 8001f12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	4619      	mov	r1, r3
 8001f18:	480f      	ldr	r0, [pc, #60]	; (8001f58 <HAL_FSMC_MspInit+0xd8>)
 8001f1a:	f003 fd29 	bl	8005970 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001f1e:	f64f 7333 	movw	r3, #65331	; 0xff33
 8001f22:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f30:	230c      	movs	r3, #12
 8001f32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f34:	1d3b      	adds	r3, r7, #4
 8001f36:	4619      	mov	r1, r3
 8001f38:	4808      	ldr	r0, [pc, #32]	; (8001f5c <HAL_FSMC_MspInit+0xdc>)
 8001f3a:	f003 fd19 	bl	8005970 <HAL_GPIO_Init>
 8001f3e:	e000      	b.n	8001f42 <HAL_FSMC_MspInit+0xc2>
    return;
 8001f40:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	200008b8 	.word	0x200008b8
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	40021400 	.word	0x40021400
 8001f54:	40021800 	.word	0x40021800
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40020c00 	.word	0x40020c00

08001f60 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001f68:	f7ff ff8a 	bl	8001e80 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001f6c:	bf00      	nop
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <NMI_Handler+0x4>

08001f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <HardFault_Handler+0x4>

08001f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <MemManage_Handler+0x4>

08001f86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f86:	b480      	push	{r7}
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8a:	e7fe      	b.n	8001f8a <BusFault_Handler+0x4>

08001f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <UsageFault_Handler+0x4>

08001f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc0:	f000 fc62 	bl	8002888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001fcc:	4802      	ldr	r0, [pc, #8]	; (8001fd8 <DMA1_Stream5_IRQHandler+0x10>)
 8001fce:	f000 ff2d 	bl	8002e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000c70 	.word	0x20000c70

08001fdc <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001fe0:	4802      	ldr	r0, [pc, #8]	; (8001fec <ETH_IRQHandler+0x10>)
 8001fe2:	f002 fef9 	bl	8004dd8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	2000fb68 	.word	0x2000fb68

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
	return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_kill>:

int _kill(int pid, int sig)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800200a:	4b05      	ldr	r3, [pc, #20]	; (8002020 <_kill+0x20>)
 800200c:	2216      	movs	r2, #22
 800200e:	601a      	str	r2, [r3, #0]
	return -1;
 8002010:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	2001d0b8 	.word	0x2001d0b8

08002024 <_exit>:

void _exit (int status)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ffe5 	bl	8002000 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002036:	e7fe      	b.n	8002036 <_exit+0x12>

08002038 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	e00a      	b.n	8002060 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800204a:	f3af 8000 	nop.w
 800204e:	4601      	mov	r1, r0
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	1c5a      	adds	r2, r3, #1
 8002054:	60ba      	str	r2, [r7, #8]
 8002056:	b2ca      	uxtb	r2, r1
 8002058:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	3301      	adds	r3, #1
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	429a      	cmp	r2, r3
 8002066:	dbf0      	blt.n	800204a <_read+0x12>
	}

return len;
 8002068:	687b      	ldr	r3, [r7, #4]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b086      	sub	sp, #24
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	e009      	b.n	8002098 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	60ba      	str	r2, [r7, #8]
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff f9a3 	bl	80013d8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	3301      	adds	r3, #1
 8002096:	617b      	str	r3, [r7, #20]
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	429a      	cmp	r2, r3
 800209e:	dbf1      	blt.n	8002084 <_write+0x12>
	}
	return len;
 80020a0:	687b      	ldr	r3, [r7, #4]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3718      	adds	r7, #24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <_close>:

int _close(int file)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
	return -1;
 80020b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
 80020ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020d2:	605a      	str	r2, [r3, #4]
	return 0;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <_isatty>:

int _isatty(int file)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
	return 1;
 80020ea:	2301      	movs	r3, #1
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
	return 0;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002114:	b480      	push	{r7}
 8002116:	b087      	sub	sp, #28
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800211c:	4a14      	ldr	r2, [pc, #80]	; (8002170 <_sbrk+0x5c>)
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <_sbrk+0x60>)
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002128:	4b13      	ldr	r3, [pc, #76]	; (8002178 <_sbrk+0x64>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d102      	bne.n	8002136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002130:	4b11      	ldr	r3, [pc, #68]	; (8002178 <_sbrk+0x64>)
 8002132:	4a12      	ldr	r2, [pc, #72]	; (800217c <_sbrk+0x68>)
 8002134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002136:	4b10      	ldr	r3, [pc, #64]	; (8002178 <_sbrk+0x64>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4413      	add	r3, r2
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	429a      	cmp	r2, r3
 8002142:	d205      	bcs.n	8002150 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002144:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <_sbrk+0x6c>)
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
 800214e:	e009      	b.n	8002164 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b09      	ldr	r3, [pc, #36]	; (8002178 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b08      	ldr	r3, [pc, #32]	; (8002178 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a06      	ldr	r2, [pc, #24]	; (8002178 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	371c      	adds	r7, #28
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	20020000 	.word	0x20020000
 8002174:	00000800 	.word	0x00000800
 8002178:	200008bc 	.word	0x200008bc
 800217c:	2001d0c8 	.word	0x2001d0c8
 8002180:	2001d0b8 	.word	0x2001d0b8

08002184 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <SystemInit+0x20>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218e:	4a05      	ldr	r2, [pc, #20]	; (80021a4 <SystemInit+0x20>)
 8002190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <rec_i2s_dma_rx_callback>:
int all_index = 0;
int first_pack = 1;
int compensation = 0;
int play_index = 0;
char UsbDiskPath2[4] = { 0 };
void rec_i2s_dma_rx_callback(void) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0

//	printf("cccc\n");
	b1 += 4;
 80021ac:	4b1d      	ldr	r3, [pc, #116]	; (8002224 <rec_i2s_dma_rx_callback+0x7c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	3304      	adds	r3, #4
 80021b2:	4a1c      	ldr	r2, [pc, #112]	; (8002224 <rec_i2s_dma_rx_callback+0x7c>)
 80021b4:	6013      	str	r3, [r2, #0]
	if (DMA1_Stream3->CR & (1 << 19)) {
 80021b6:	4b1c      	ldr	r3, [pc, #112]	; (8002228 <rec_i2s_dma_rx_callback+0x80>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d011      	beq.n	80021e6 <rec_i2s_dma_rx_callback+0x3e>
		memcpy(wavsram + BUFFSIZE * record_index * 4, i2srecbuf1,
 80021c2:	4b1a      	ldr	r3, [pc, #104]	; (800222c <rec_i2s_dma_rx_callback+0x84>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f640 7228 	movw	r2, #3880	; 0xf28
 80021ca:	fb02 f303 	mul.w	r3, r2, r3
 80021ce:	461a      	mov	r2, r3
 80021d0:	4b17      	ldr	r3, [pc, #92]	; (8002230 <rec_i2s_dma_rx_callback+0x88>)
 80021d2:	4413      	add	r3, r2
 80021d4:	4a17      	ldr	r2, [pc, #92]	; (8002234 <rec_i2s_dma_rx_callback+0x8c>)
 80021d6:	4618      	mov	r0, r3
 80021d8:	4611      	mov	r1, r2
 80021da:	f640 7328 	movw	r3, #3880	; 0xf28
 80021de:	461a      	mov	r2, r3
 80021e0:	f011 fab2 	bl	8013748 <memcpy>
 80021e4:	e010      	b.n	8002208 <rec_i2s_dma_rx_callback+0x60>
				sizeof(i2srecbuf1));
	} else {
		memcpy(wavsram + BUFFSIZE * record_index * 4, i2srecbuf2,
 80021e6:	4b11      	ldr	r3, [pc, #68]	; (800222c <rec_i2s_dma_rx_callback+0x84>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f640 7228 	movw	r2, #3880	; 0xf28
 80021ee:	fb02 f303 	mul.w	r3, r2, r3
 80021f2:	461a      	mov	r2, r3
 80021f4:	4b0e      	ldr	r3, [pc, #56]	; (8002230 <rec_i2s_dma_rx_callback+0x88>)
 80021f6:	4413      	add	r3, r2
 80021f8:	4a0f      	ldr	r2, [pc, #60]	; (8002238 <rec_i2s_dma_rx_callback+0x90>)
 80021fa:	4618      	mov	r0, r3
 80021fc:	4611      	mov	r1, r2
 80021fe:	f640 7328 	movw	r3, #3880	; 0xf28
 8002202:	461a      	mov	r2, r3
 8002204:	f011 faa0 	bl	8013748 <memcpy>
				sizeof(i2srecbuf2));
	}
	record_index += 1;
 8002208:	4b08      	ldr	r3, [pc, #32]	; (800222c <rec_i2s_dma_rx_callback+0x84>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	3301      	adds	r3, #1
 800220e:	4a07      	ldr	r2, [pc, #28]	; (800222c <rec_i2s_dma_rx_callback+0x84>)
 8002210:	6013      	str	r3, [r2, #0]
	if (record_index >= 3)
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <rec_i2s_dma_rx_callback+0x84>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b02      	cmp	r3, #2
 8002218:	dd02      	ble.n	8002220 <rec_i2s_dma_rx_callback+0x78>
		record_index = 0;
 800221a:	4b04      	ldr	r3, [pc, #16]	; (800222c <rec_i2s_dma_rx_callback+0x84>)
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]

}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}
 8002224:	200008c4 	.word	0x200008c4
 8002228:	40026058 	.word	0x40026058
 800222c:	200008d8 	.word	0x200008d8
 8002230:	20000e04 	.word	0x20000e04
 8002234:	2000d310 	.word	0x2000d310
 8002238:	2000c3e8 	.word	0x2000c3e8

0800223c <tcp_err2>:

static void tcp_err2(void *arg, err_t err) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	70fb      	strb	r3, [r7, #3]

	printf("connect error,!closed by core ");
 8002248:	4803      	ldr	r0, [pc, #12]	; (8002258 <tcp_err2+0x1c>)
 800224a:	f011 fa93 	bl	8013774 <iprintf>

}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	080148ac 	.word	0x080148ac

0800225c <send_poolsize>:
//		}
//	}
//
//}

void send_poolsize(int index) {
 800225c:	b590      	push	{r4, r7, lr}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
	//uint8_t *payload_data = (uint8_t *)p->payload;
	//uint8_t second_element = payload_data[2]

	//printf("-----\n");

	if(recv_index-play_index>=6){
 8002264:	4b2e      	ldr	r3, [pc, #184]	; (8002320 <send_poolsize+0xc4>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b2e      	ldr	r3, [pc, #184]	; (8002324 <send_poolsize+0xc8>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b05      	cmp	r3, #5
 8002270:	dd03      	ble.n	800227a <send_poolsize+0x1e>
		compensation=0;
 8002272:	4b2d      	ldr	r3, [pc, #180]	; (8002328 <send_poolsize+0xcc>)
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	e015      	b.n	80022a6 <send_poolsize+0x4a>
	}else{
		compensation=6-(recv_index-play_index);
 800227a:	4b29      	ldr	r3, [pc, #164]	; (8002320 <send_poolsize+0xc4>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	4b29      	ldr	r3, [pc, #164]	; (8002324 <send_poolsize+0xc8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	f1c3 0306 	rsb	r3, r3, #6
 8002288:	4a27      	ldr	r2, [pc, #156]	; (8002328 <send_poolsize+0xcc>)
 800228a:	6013      	str	r3, [r2, #0]
		if(compensation>6)compensation=6;
 800228c:	4b26      	ldr	r3, [pc, #152]	; (8002328 <send_poolsize+0xcc>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b06      	cmp	r3, #6
 8002292:	dd02      	ble.n	800229a <send_poolsize+0x3e>
 8002294:	4b24      	ldr	r3, [pc, #144]	; (8002328 <send_poolsize+0xcc>)
 8002296:	2206      	movs	r2, #6
 8002298:	601a      	str	r2, [r3, #0]
		printf("compensatin %d\n",compensation);
 800229a:	4b23      	ldr	r3, [pc, #140]	; (8002328 <send_poolsize+0xcc>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4619      	mov	r1, r3
 80022a0:	4822      	ldr	r0, [pc, #136]	; (800232c <send_poolsize+0xd0>)
 80022a2:	f011 fa67 	bl	8013774 <iprintf>
	}
	esTx->p = pbuf_alloc(PBUF_RAW, BUFFSIZE, PBUF_POOL);
 80022a6:	4b22      	ldr	r3, [pc, #136]	; (8002330 <send_poolsize+0xd4>)
 80022a8:	681c      	ldr	r4, [r3, #0]
 80022aa:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80022ae:	f240 31ca 	movw	r1, #970	; 0x3ca
 80022b2:	2000      	movs	r0, #0
 80022b4:	f007 fe86 	bl	8009fc4 <pbuf_alloc>
 80022b8:	4603      	mov	r3, r0
 80022ba:	60a3      	str	r3, [r4, #8]
	if (esTx->p != NULL) {
 80022bc:	4b1c      	ldr	r3, [pc, #112]	; (8002330 <send_poolsize+0xd4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d028      	beq.n	8002318 <send_poolsize+0xbc>
		//	pbuf_take(esTx->p, wavsram, BUFFSIZE);
		pbuf_take(esTx->p, wavsram + BUFFSIZE * index, BUFFSIZE);
 80022c6:	4b1a      	ldr	r3, [pc, #104]	; (8002330 <send_poolsize+0xd4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6898      	ldr	r0, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f240 32ca 	movw	r2, #970	; 0x3ca
 80022d2:	fb02 f303 	mul.w	r3, r2, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	4b16      	ldr	r3, [pc, #88]	; (8002334 <send_poolsize+0xd8>)
 80022da:	4413      	add	r3, r2
 80022dc:	f240 32ca 	movw	r2, #970	; 0x3ca
 80022e0:	4619      	mov	r1, r3
 80022e2:	f008 fbaf 	bl	800aa44 <pbuf_take>

		uint8_t *payload_data = (uint8_t *)esTx->p->payload;
 80022e6:	4b12      	ldr	r3, [pc, #72]	; (8002330 <send_poolsize+0xd4>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	60fb      	str	r3, [r7, #12]
			payload_data[1]=compensation;
 80022f0:	4b0d      	ldr	r3, [pc, #52]	; (8002328 <send_poolsize+0xcc>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	3301      	adds	r3, #1
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	701a      	strb	r2, [r3, #0]

		tcp_client_send(pcbTx, esTx);
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <send_poolsize+0xdc>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0b      	ldr	r2, [pc, #44]	; (8002330 <send_poolsize+0xd4>)
 8002302:	6812      	ldr	r2, [r2, #0]
 8002304:	4611      	mov	r1, r2
 8002306:	4618      	mov	r0, r3
 8002308:	f000 f9ed 	bl	80026e6 <tcp_client_send>
		pbuf_free(esTx->p);
 800230c:	4b08      	ldr	r3, [pc, #32]	; (8002330 <send_poolsize+0xd4>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	4618      	mov	r0, r3
 8002314:	f008 f93a 	bl	800a58c <pbuf_free>
//	} else {
//		tcp_client_send2(pcbTx, i2srecbuf2);
//
//	}

}
 8002318:	bf00      	nop
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bd90      	pop	{r4, r7, pc}
 8002320:	200008c0 	.word	0x200008c0
 8002324:	200008e4 	.word	0x200008e4
 8002328:	200008e0 	.word	0x200008e0
 800232c:	080148cc 	.word	0x080148cc
 8002330:	200008c8 	.word	0x200008c8
 8002334:	20000e04 	.word	0x20000e04
 8002338:	200008cc 	.word	0x200008cc

0800233c <tcp_client_init>:
 1. Create TCP block.
 2. connect to the server
 3. start communicating
 */

void tcp_client_init(void) {
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 8002342:	f009 ff77 	bl	800c234 <tcp_new>
 8002346:	6078      	str	r0, [r7, #4]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, 192, 168, 1, 28);
 8002348:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <tcp_client_init+0x84>)
 800234a:	603b      	str	r3, [r7, #0]
	//while(ok!= ERR_OK)

	tcp_connect(tpcb, &destIPADDR, 12345, tcp_client_connected);
 800234c:	4639      	mov	r1, r7
 800234e:	4b1d      	ldr	r3, [pc, #116]	; (80023c4 <tcp_client_init+0x88>)
 8002350:	f243 0239 	movw	r2, #12345	; 0x3039
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f009 f831 	bl	800b3bc <tcp_connect>
	HAL_Delay(5000);
 800235a:	f241 3088 	movw	r0, #5000	; 0x1388
 800235e:	f000 fab3 	bl	80028c8 <HAL_Delay>
	printf("tpc address = %p\r\n,", tpcb);
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4818      	ldr	r0, [pc, #96]	; (80023c8 <tcp_client_init+0x8c>)
 8002366:	f011 fa05 	bl	8013774 <iprintf>

	I2S2_Init(I2S_STANDARD_PHILIPS, I2S_MODE_MASTER_TX, I2S_CPOL_LOW,
 800236a:	2300      	movs	r3, #0
 800236c:	2200      	movs	r2, #0
 800236e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002372:	2000      	movs	r0, #0
 8002374:	f7fe fcf4 	bl	8000d60 <I2S2_Init>
	I2S_DATAFORMAT_16B);	//飞利浦标�???????,主机发�??,时钟低电平有�???????,16位帧长度
	I2S2_SampleRate_Set(16000);	//设置采样�???????
 8002378:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800237c:	f7fe fd4a 	bl	8000e14 <I2S2_SampleRate_Set>
	I2S2_TX_DMA_Init((uint8_t*) &i2splaybuf[0], (uint8_t*) &i2splaybuf[1], 1); //配置TX DMA
 8002380:	2201      	movs	r2, #1
 8002382:	4912      	ldr	r1, [pc, #72]	; (80023cc <tcp_client_init+0x90>)
 8002384:	4812      	ldr	r0, [pc, #72]	; (80023d0 <tcp_client_init+0x94>)
 8002386:	f7fe fdc1 	bl	8000f0c <I2S2_TX_DMA_Init>
	DMA1_Stream4->CR &= ~(1 << 4);	//关闭传输完成中断(这里不用中断送数�???????)
 800238a:	4b12      	ldr	r3, [pc, #72]	; (80023d4 <tcp_client_init+0x98>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a11      	ldr	r2, [pc, #68]	; (80023d4 <tcp_client_init+0x98>)
 8002390:	f023 0310 	bic.w	r3, r3, #16
 8002394:	6013      	str	r3, [r2, #0]
	I2S2ext_RX_DMA_Init(i2srecbuf1, i2srecbuf2, BUFFSIZE * 2); 		//配置RX DMA
 8002396:	f240 7294 	movw	r2, #1940	; 0x794
 800239a:	490f      	ldr	r1, [pc, #60]	; (80023d8 <tcp_client_init+0x9c>)
 800239c:	480f      	ldr	r0, [pc, #60]	; (80023dc <tcp_client_init+0xa0>)
 800239e:	f7fe fe5d 	bl	800105c <I2S2ext_RX_DMA_Init>
	i2s_rx_callback = rec_i2s_dma_rx_callback;
 80023a2:	4b0f      	ldr	r3, [pc, #60]	; (80023e0 <tcp_client_init+0xa4>)
 80023a4:	4a0f      	ldr	r2, [pc, #60]	; (80023e4 <tcp_client_init+0xa8>)
 80023a6:	601a      	str	r2, [r3, #0]
	I2S_Play_Start();
 80023a8:	f7fe fff2 	bl	8001390 <I2S_Play_Start>
	I2S_Rec_Start();
 80023ac:	f7ff f802 	bl	80013b4 <I2S_Rec_Start>
//	res2 = f_write(&file, wavhead, sizeof(__WaveHeader ), (void*) &write);
//	printf("write wav %d\n", res2);
//	res2=f_open(&wavfile, wavname, FA_READ);
//	printf("open %d\n",res2);

	tcp_err(tpcb, tcp_err2);
 80023b0:	490d      	ldr	r1, [pc, #52]	; (80023e8 <tcp_client_init+0xac>)
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f009 ff9c 	bl	800c2f0 <tcp_err>

}
 80023b8:	bf00      	nop
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	1c01a8c0 	.word	0x1c01a8c0
 80023c4:	080023ed 	.word	0x080023ed
 80023c8:	080148dc 	.word	0x080148dc
 80023cc:	200008de 	.word	0x200008de
 80023d0:	200008dc 	.word	0x200008dc
 80023d4:	40026070 	.word	0x40026070
 80023d8:	2000c3e8 	.word	0x2000c3e8
 80023dc:	2000d310 	.word	0x2000d310
 80023e0:	20000b08 	.word	0x20000b08
 80023e4:	080021a9 	.word	0x080021a9
 80023e8:	0800223d 	.word	0x0800223d

080023ec <tcp_client_connected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t tcp_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	4613      	mov	r3, r2
 80023f8:	71fb      	strb	r3, [r7, #7]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	if (err == ERR_OK) {
 80023fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d103      	bne.n	800240a <tcp_client_connected+0x1e>
		printf("TCP connection established successfully!\n");
 8002402:	4820      	ldr	r0, [pc, #128]	; (8002484 <tcp_client_connected+0x98>)
 8002404:	f011 fa3c 	bl	8013880 <puts>
 8002408:	e005      	b.n	8002416 <tcp_client_connected+0x2a>
	} else {
		printf("TCP connection failed with error code: %d\n", err);
 800240a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240e:	4619      	mov	r1, r3
 8002410:	481d      	ldr	r0, [pc, #116]	; (8002488 <tcp_client_connected+0x9c>)
 8002412:	f011 f9af 	bl	8013774 <iprintf>
	}

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(
 8002416:	200c      	movs	r0, #12
 8002418:	f007 f8e8 	bl	80095ec <mem_malloc>
 800241c:	6138      	str	r0, [r7, #16]
			sizeof(struct tcp_client_struct));
	if (es != NULL) {
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d023      	beq.n	800246c <tcp_client_connected+0x80>
		es->state = ES_CONNECTED;
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	2201      	movs	r2, #1
 8002428:	701a      	strb	r2, [r3, #0]
		es->pcb = newpcb;
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	605a      	str	r2, [r3, #4]
		es->retries = 0;
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2200      	movs	r2, #0
 8002434:	705a      	strb	r2, [r3, #1]
		es->p = NULL;
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	2200      	movs	r2, #0
 800243a:	609a      	str	r2, [r3, #8]

		/* pass newly allocated es structure as argument to newpcb */
		tcp_arg(newpcb, es);
 800243c:	6939      	ldr	r1, [r7, #16]
 800243e:	68b8      	ldr	r0, [r7, #8]
 8002440:	f009 ff00 	bl	800c244 <tcp_arg>

		/* initialize lwip tcp_recv callback function for newpcb  */
		tcp_recv(newpcb, tcp_client_recv);
 8002444:	4911      	ldr	r1, [pc, #68]	; (800248c <tcp_client_connected+0xa0>)
 8002446:	68b8      	ldr	r0, [r7, #8]
 8002448:	f009 ff0e 	bl	800c268 <tcp_recv>

		/* initialize lwip tcp_poll callback function for newpcb */
		tcp_poll(newpcb, tcp_client_poll, 0);
 800244c:	2200      	movs	r2, #0
 800244e:	4910      	ldr	r1, [pc, #64]	; (8002490 <tcp_client_connected+0xa4>)
 8002450:	68b8      	ldr	r0, [r7, #8]
 8002452:	f009 ff6f 	bl	800c334 <tcp_poll>

		/* initialize LwIP tcp_sent callback function */
		tcp_sent(newpcb, tcp_client_sent);
 8002456:	490f      	ldr	r1, [pc, #60]	; (8002494 <tcp_client_connected+0xa8>)
 8002458:	68b8      	ldr	r0, [r7, #8]
 800245a:	f009 ff27 	bl	800c2ac <tcp_sent>
		/* handle the TCP data */
		tcp_client_handle(newpcb, es);
 800245e:	6939      	ldr	r1, [r7, #16]
 8002460:	68b8      	ldr	r0, [r7, #8]
 8002462:	f000 f97f 	bl	8002764 <tcp_client_handle>

		ret_err = ERR_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	75fb      	strb	r3, [r7, #23]
 800246a:	e005      	b.n	8002478 <tcp_client_connected+0x8c>
	} else {
		/*  close tcp connection */
		tcp_client_connection_close(newpcb, es);
 800246c:	6939      	ldr	r1, [r7, #16]
 800246e:	68b8      	ldr	r0, [r7, #8]
 8002470:	f000 f950 	bl	8002714 <tcp_client_connection_close>
		/* return memory error */
		ret_err = ERR_MEM;
 8002474:	23ff      	movs	r3, #255	; 0xff
 8002476:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002478:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	080148f0 	.word	0x080148f0
 8002488:	0801491c 	.word	0x0801491c
 800248c:	08002499 	.word	0x08002499
 8002490:	08002655 	.word	0x08002655
 8002494:	080026ad 	.word	0x080026ad

08002498 <tcp_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
 */
static err_t tcp_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err) {
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	70fb      	strb	r3, [r7, #3]
	struct tcp_client_struct *es;
	err_t ret_err;

	LWIP_ASSERT("arg != NULL", arg != NULL);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d106      	bne.n	80024ba <tcp_client_recv+0x22>
 80024ac:	4b5e      	ldr	r3, [pc, #376]	; (8002628 <tcp_client_recv+0x190>)
 80024ae:	f240 12af 	movw	r2, #431	; 0x1af
 80024b2:	495e      	ldr	r1, [pc, #376]	; (800262c <tcp_client_recv+0x194>)
 80024b4:	485e      	ldr	r0, [pc, #376]	; (8002630 <tcp_client_recv+0x198>)
 80024b6:	f011 f95d 	bl	8013774 <iprintf>

	es = (struct tcp_client_struct*) arg;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	613b      	str	r3, [r7, #16]

	/* if we receive an empty tcp frame from server => close connection */
	if (p == NULL) {
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10d      	bne.n	80024e0 <tcp_client_recv+0x48>
		/* remote host closed connection */
		es->state = ES_CLOSING;
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2203      	movs	r2, #3
 80024c8:	701a      	strb	r2, [r3, #0]
		if (es->p == NULL) {
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d103      	bne.n	80024da <tcp_client_recv+0x42>
			/* we're done sending, close connection */
			tcp_client_connection_close(tpcb, es);
 80024d2:	6939      	ldr	r1, [r7, #16]
 80024d4:	68b8      	ldr	r0, [r7, #8]
 80024d6:	f000 f91d 	bl	8002714 <tcp_client_connection_close>
//      /* acknowledge received packet */
//      tcp_sent(tpcb, tcp_client_sent);
			/* send remaining data*/
//      tcp_client_send(tpcb, es);
		}
		ret_err = ERR_OK;
 80024da:	2300      	movs	r3, #0
 80024dc:	75fb      	strb	r3, [r7, #23]
 80024de:	e09c      	b.n	800261a <tcp_client_recv+0x182>
	}
	/* else : a non empty frame was received from server but for some reason err != ERR_OK */
	else if (err != ERR_OK) {
 80024e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00b      	beq.n	8002500 <tcp_client_recv+0x68>
		/* free received pbuf*/
		if (p != NULL) {
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d005      	beq.n	80024fa <tcp_client_recv+0x62>
			es->p = NULL;
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	2200      	movs	r2, #0
 80024f2:	609a      	str	r2, [r3, #8]
			pbuf_free(p);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f008 f849 	bl	800a58c <pbuf_free>
		}
		ret_err = err;
 80024fa:	78fb      	ldrb	r3, [r7, #3]
 80024fc:	75fb      	strb	r3, [r7, #23]
 80024fe:	e08c      	b.n	800261a <tcp_client_recv+0x182>
	} else if (es->state == ES_CONNECTED) {
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d167      	bne.n	80025d8 <tcp_client_recv+0x140>
		/* store reference to incoming pbuf (chain) */
		//es->p = p;
		//	printf(" resend no %d\r\n",resend_no);
		// tcp_sent has already been initialized in the beginning.
//    /* initialize LwIP tcp_sent callback function */
		tcp_recved(tpcb, p->tot_len);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	891b      	ldrh	r3, [r3, #8]
 800250c:	4619      	mov	r1, r3
 800250e:	68b8      	ldr	r0, [r7, #8]
 8002510:	f008 febc 	bl	800b28c <tcp_recved>
		if (recv_index == 1) {
 8002514:	4b47      	ldr	r3, [pc, #284]	; (8002634 <tcp_client_recv+0x19c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b01      	cmp	r3, #1
 800251a:	d104      	bne.n	8002526 <tcp_client_recv+0x8e>
			Audio_Player_Start();
 800251c:	f7fe fa74 	bl	8000a08 <Audio_Player_Start>
			first_pack = 0;
 8002520:	4b45      	ldr	r3, [pc, #276]	; (8002638 <tcp_client_recv+0x1a0>)
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
		}

		if (server_index >= 36) {
 8002526:	4b45      	ldr	r3, [pc, #276]	; (800263c <tcp_client_recv+0x1a4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2b23      	cmp	r3, #35	; 0x23
 800252c:	dd02      	ble.n	8002534 <tcp_client_recv+0x9c>
			server_index = 0;
 800252e:	4b43      	ldr	r3, [pc, #268]	; (800263c <tcp_client_recv+0x1a4>)
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
		}
		memcpy(recvsram + server_index * 970, p->payload, p->tot_len);
 8002534:	4b41      	ldr	r3, [pc, #260]	; (800263c <tcp_client_recv+0x1a4>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f240 32ca 	movw	r2, #970	; 0x3ca
 800253c:	fb02 f303 	mul.w	r3, r2, r3
 8002540:	461a      	mov	r2, r3
 8002542:	4b3f      	ldr	r3, [pc, #252]	; (8002640 <tcp_client_recv+0x1a8>)
 8002544:	18d0      	adds	r0, r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6859      	ldr	r1, [r3, #4]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	891b      	ldrh	r3, [r3, #8]
 800254e:	461a      	mov	r2, r3
 8002550:	f011 f8fa 	bl	8013748 <memcpy>
		recv_index += 1;
 8002554:	4b37      	ldr	r3, [pc, #220]	; (8002634 <tcp_client_recv+0x19c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	3301      	adds	r3, #1
 800255a:	4a36      	ldr	r2, [pc, #216]	; (8002634 <tcp_client_recv+0x19c>)
 800255c:	6013      	str	r3, [r2, #0]
		server_index += 1;
 800255e:	4b37      	ldr	r3, [pc, #220]	; (800263c <tcp_client_recv+0x1a4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	3301      	adds	r3, #1
 8002564:	4a35      	ldr	r2, [pc, #212]	; (800263c <tcp_client_recv+0x1a4>)
 8002566:	6013      	str	r3, [r2, #0]
	if (compensation == 0) {
 8002568:	4b36      	ldr	r3, [pc, #216]	; (8002644 <tcp_client_recv+0x1ac>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d128      	bne.n	80025c2 <tcp_client_recv+0x12a>
			send_poolsize(current_index);
 8002570:	4b35      	ldr	r3, [pc, #212]	; (8002648 <tcp_client_recv+0x1b0>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff fe71 	bl	800225c <send_poolsize>
			current_index += 1;
 800257a:	4b33      	ldr	r3, [pc, #204]	; (8002648 <tcp_client_recv+0x1b0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	3301      	adds	r3, #1
 8002580:	4a31      	ldr	r2, [pc, #196]	; (8002648 <tcp_client_recv+0x1b0>)
 8002582:	6013      	str	r3, [r2, #0]
			if (current_index == current_end) {
 8002584:	4b30      	ldr	r3, [pc, #192]	; (8002648 <tcp_client_recv+0x1b0>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b30      	ldr	r3, [pc, #192]	; (800264c <tcp_client_recv+0x1b4>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d11d      	bne.n	80025cc <tcp_client_recv+0x134>
				if (record_index == 0) {
 8002590:	4b2f      	ldr	r3, [pc, #188]	; (8002650 <tcp_client_recv+0x1b8>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d108      	bne.n	80025aa <tcp_client_recv+0x112>
					current_index = 8;
 8002598:	4b2b      	ldr	r3, [pc, #172]	; (8002648 <tcp_client_recv+0x1b0>)
 800259a:	2208      	movs	r2, #8
 800259c:	601a      	str	r2, [r3, #0]
					current_end = current_index + 4;
 800259e:	4b2a      	ldr	r3, [pc, #168]	; (8002648 <tcp_client_recv+0x1b0>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	3304      	adds	r3, #4
 80025a4:	4a29      	ldr	r2, [pc, #164]	; (800264c <tcp_client_recv+0x1b4>)
 80025a6:	6013      	str	r3, [r2, #0]
 80025a8:	e010      	b.n	80025cc <tcp_client_recv+0x134>
				} else {
					current_index = (record_index - 1) * 4;
 80025aa:	4b29      	ldr	r3, [pc, #164]	; (8002650 <tcp_client_recv+0x1b8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4a25      	ldr	r2, [pc, #148]	; (8002648 <tcp_client_recv+0x1b0>)
 80025b4:	6013      	str	r3, [r2, #0]
					current_end = current_index + 4;
 80025b6:	4b24      	ldr	r3, [pc, #144]	; (8002648 <tcp_client_recv+0x1b0>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	3304      	adds	r3, #4
 80025bc:	4a23      	ldr	r2, [pc, #140]	; (800264c <tcp_client_recv+0x1b4>)
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	e004      	b.n	80025cc <tcp_client_recv+0x134>

		}

		else {

			compensation--;
 80025c2:	4b20      	ldr	r3, [pc, #128]	; (8002644 <tcp_client_recv+0x1ac>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	4a1e      	ldr	r2, [pc, #120]	; (8002644 <tcp_client_recv+0x1ac>)
 80025ca:	6013      	str	r3, [r2, #0]
//		}

		/* Acknowledge the received data */

		/* handle the received data */
		pbuf_free(p);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f007 ffdd 	bl	800a58c <pbuf_free>

		ret_err = ERR_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	75fb      	strb	r3, [r7, #23]
 80025d6:	e020      	b.n	800261a <tcp_client_recv+0x182>
	} else if (es->state == ES_CLOSING) {
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	2b03      	cmp	r3, #3
 80025de:	d10e      	bne.n	80025fe <tcp_client_recv+0x166>
		/* odd case, remote side closing twice, trash data */
		tcp_recved(tpcb, p->tot_len);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	891b      	ldrh	r3, [r3, #8]
 80025e4:	4619      	mov	r1, r3
 80025e6:	68b8      	ldr	r0, [r7, #8]
 80025e8:	f008 fe50 	bl	800b28c <tcp_recved>
		es->p = NULL;
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f007 ffca 	bl	800a58c <pbuf_free>
		ret_err = ERR_OK;
 80025f8:	2300      	movs	r3, #0
 80025fa:	75fb      	strb	r3, [r7, #23]
 80025fc:	e00d      	b.n	800261a <tcp_client_recv+0x182>
	} else {
		/* unknown es->state, trash data  */
		tcp_recved(tpcb, p->tot_len);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	891b      	ldrh	r3, [r3, #8]
 8002602:	4619      	mov	r1, r3
 8002604:	68b8      	ldr	r0, [r7, #8]
 8002606:	f008 fe41 	bl	800b28c <tcp_recved>
		es->p = NULL;
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	2200      	movs	r2, #0
 800260e:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f007 ffbb 	bl	800a58c <pbuf_free>
		ret_err = ERR_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 800261a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	08014948 	.word	0x08014948
 800262c:	08014964 	.word	0x08014964
 8002630:	08014970 	.word	0x08014970
 8002634:	200008c0 	.word	0x200008c0
 8002638:	2000007c 	.word	0x2000007c
 800263c:	200008d0 	.word	0x200008d0
 8002640:	20003b7c 	.word	0x20003b7c
 8002644:	200008e0 	.word	0x200008e0
 8002648:	200008d4 	.word	0x200008d4
 800264c:	20000078 	.word	0x20000078
 8002650:	200008d8 	.word	0x200008d8

08002654 <tcp_client_poll>:

static err_t tcp_client_poll(void *arg, struct tcp_pcb *tpcb) {
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
	err_t ret_err;
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	60bb      	str	r3, [r7, #8]
	if (es != NULL) {
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d013      	beq.n	8002690 <tcp_client_poll+0x3c>
		if (es->p != NULL) {
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d004      	beq.n	800267a <tcp_client_poll+0x26>
			// tcp_sent has already been initialized in the beginning.
			tcp_sent(tpcb, tcp_client_sent);
 8002670:	490d      	ldr	r1, [pc, #52]	; (80026a8 <tcp_client_poll+0x54>)
 8002672:	6838      	ldr	r0, [r7, #0]
 8002674:	f009 fe1a 	bl	800c2ac <tcp_sent>
 8002678:	e007      	b.n	800268a <tcp_client_poll+0x36>
			/* there is a remaining pbuf (chain) , try to send data */
//      tcp_client_send(tpcb, es);
		} else {
			/* no remaining pbuf (chain)  */
			if (es->state == ES_CLOSING) {
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b03      	cmp	r3, #3
 8002680:	d103      	bne.n	800268a <tcp_client_poll+0x36>
				/*  close tcp connection */
				tcp_client_connection_close(tpcb, es);
 8002682:	68b9      	ldr	r1, [r7, #8]
 8002684:	6838      	ldr	r0, [r7, #0]
 8002686:	f000 f845 	bl	8002714 <tcp_client_connection_close>
			}
		}
		ret_err = ERR_OK;
 800268a:	2300      	movs	r3, #0
 800268c:	73fb      	strb	r3, [r7, #15]
 800268e:	e004      	b.n	800269a <tcp_client_poll+0x46>
	} else {
		/* nothing to be done */
		tcp_abort(tpcb);
 8002690:	6838      	ldr	r0, [r7, #0]
 8002692:	f008 fd95 	bl	800b1c0 <tcp_abort>
		ret_err = ERR_ABRT;
 8002696:	23f3      	movs	r3, #243	; 0xf3
 8002698:	73fb      	strb	r3, [r7, #15]
	}
	return ret_err;
 800269a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	080026ad 	.word	0x080026ad

080026ac <tcp_client_sent>:

/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
 */
static err_t tcp_client_sent(void *arg, struct tcp_pcb *tpcb, u16_t len) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	4613      	mov	r3, r2
 80026b8:	80fb      	strh	r3, [r7, #6]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(len);
	//	HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_9);

	es = (struct tcp_client_struct*) arg;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	617b      	str	r3, [r7, #20]
	es->retries = 0;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2200      	movs	r2, #0
 80026c2:	705a      	strb	r2, [r3, #1]

	if (es->p != NULL) {
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d107      	bne.n	80026dc <tcp_client_sent+0x30>
		// tcp_sent has already been initialized in the beginning.
		/* still got pbufs to send */
//    tcp_client_send(tpcb, es);
	} else {
		/* if no more data to send and client closed connection*/
		if (es->state == ES_CLOSING)
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b03      	cmp	r3, #3
 80026d2:	d103      	bne.n	80026dc <tcp_client_sent+0x30>
			tcp_client_connection_close(tpcb, es);
 80026d4:	6979      	ldr	r1, [r7, #20]
 80026d6:	68b8      	ldr	r0, [r7, #8]
 80026d8:	f000 f81c 	bl	8002714 <tcp_client_connection_close>
	}
	return ERR_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <tcp_client_send>:

/** A function to send the data to the server
 */
static void tcp_client_send(struct tcp_pcb *tpcb, struct tcp_client_struct *es) {
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b084      	sub	sp, #16
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
 80026ee:	6039      	str	r1, [r7, #0]
	struct pbuf *ptr;

	/* get pointer on pbuf from es structure */
	ptr = es->p;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	60fb      	str	r3, [r7, #12]

	tcp_write(tpcb, ptr->payload, ptr->len, 1);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	6859      	ldr	r1, [r3, #4]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	895a      	ldrh	r2, [r3, #10]
 80026fe:	2301      	movs	r3, #1
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f00c fcc9 	bl	800f098 <tcp_write>

	tcp_output(tpcb);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f00d fab2 	bl	800fc70 <tcp_output>
	//tcp_recved(tpcb, ptr->tot_len);

}
 800270c:	bf00      	nop
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <tcp_client_connection_close>:
	//tcp_recved(tpcb, ptr->tot_len);

}

static void tcp_client_connection_close(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]

	/* remove all callbacks */
	tcp_arg(tpcb, NULL);
 800271e:	2100      	movs	r1, #0
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f009 fd8f 	bl	800c244 <tcp_arg>
	tcp_sent(tpcb, NULL);
 8002726:	2100      	movs	r1, #0
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f009 fdbf 	bl	800c2ac <tcp_sent>
	tcp_recv(tpcb, NULL);
 800272e:	2100      	movs	r1, #0
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f009 fd99 	bl	800c268 <tcp_recv>
	tcp_err(tpcb, NULL);
 8002736:	2100      	movs	r1, #0
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f009 fdd9 	bl	800c2f0 <tcp_err>
	tcp_poll(tpcb, NULL, 0);
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f009 fdf6 	bl	800c334 <tcp_poll>

	/* delete es structure */
	if (es != NULL) {
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d002      	beq.n	8002754 <tcp_client_connection_close+0x40>
		mem_free(es);
 800274e:	6838      	ldr	r0, [r7, #0]
 8002750:	f006 fde0 	bl	8009314 <mem_free>
	}

	/* close tcp connection */
	tcp_close(tpcb);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f008 fc49 	bl	800afec <tcp_close>
}
 800275a:	bf00      	nop
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <tcp_client_handle>:

/* Handle the incoming TCP Data */

static void tcp_client_handle(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
	/* Extract the IP */

//	esTx->state = es->state;
//	esTx->pcb = es->pcb;
//	esTx->p = es->p;
	esTx = es;
 800276e:	4a06      	ldr	r2, [pc, #24]	; (8002788 <tcp_client_handle+0x24>)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
 8002774:	4a05      	ldr	r2, [pc, #20]	; (800278c <tcp_client_handle+0x28>)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6013      	str	r3, [r2, #0]

}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	200008c8 	.word	0x200008c8
 800278c:	200008cc 	.word	0x200008cc

08002790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002790:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002794:	480d      	ldr	r0, [pc, #52]	; (80027cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002796:	490e      	ldr	r1, [pc, #56]	; (80027d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002798:	4a0e      	ldr	r2, [pc, #56]	; (80027d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800279a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800279c:	e002      	b.n	80027a4 <LoopCopyDataInit>

0800279e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800279e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027a2:	3304      	adds	r3, #4

080027a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027a8:	d3f9      	bcc.n	800279e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027aa:	4a0b      	ldr	r2, [pc, #44]	; (80027d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027ac:	4c0b      	ldr	r4, [pc, #44]	; (80027dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80027ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b0:	e001      	b.n	80027b6 <LoopFillZerobss>

080027b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027b4:	3204      	adds	r2, #4

080027b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027b8:	d3fb      	bcc.n	80027b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ba:	f7ff fce3 	bl	8002184 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027be:	f010 ff91 	bl	80136e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027c2:	f7fe fe1b 	bl	80013fc <main>
  bx  lr    
 80027c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d0:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 80027d4:	0808df9c 	.word	0x0808df9c
  ldr r2, =_sbss
 80027d8:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 80027dc:	2001d0c8 	.word	0x2001d0c8

080027e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027e0:	e7fe      	b.n	80027e0 <ADC_IRQHandler>
	...

080027e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027e8:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <HAL_Init+0x40>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0d      	ldr	r2, [pc, #52]	; (8002824 <HAL_Init+0x40>)
 80027ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027f4:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <HAL_Init+0x40>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0a      	ldr	r2, [pc, #40]	; (8002824 <HAL_Init+0x40>)
 80027fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002800:	4b08      	ldr	r3, [pc, #32]	; (8002824 <HAL_Init+0x40>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a07      	ldr	r2, [pc, #28]	; (8002824 <HAL_Init+0x40>)
 8002806:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800280a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800280c:	2003      	movs	r0, #3
 800280e:	f000 f94f 	bl	8002ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002812:	200f      	movs	r0, #15
 8002814:	f000 f808 	bl	8002828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002818:	f7ff f8aa 	bl	8001970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40023c00 	.word	0x40023c00

08002828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002830:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_InitTick+0x54>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b12      	ldr	r3, [pc, #72]	; (8002880 <HAL_InitTick+0x58>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	4619      	mov	r1, r3
 800283a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800283e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002842:	fbb2 f3f3 	udiv	r3, r2, r3
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f967 	bl	8002b1a <HAL_SYSTICK_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e00e      	b.n	8002874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b0f      	cmp	r3, #15
 800285a:	d80a      	bhi.n	8002872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800285c:	2200      	movs	r2, #0
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	f04f 30ff 	mov.w	r0, #4294967295
 8002864:	f000 f92f 	bl	8002ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002868:	4a06      	ldr	r2, [pc, #24]	; (8002884 <HAL_InitTick+0x5c>)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	e000      	b.n	8002874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20000074 	.word	0x20000074
 8002880:	20000084 	.word	0x20000084
 8002884:	20000080 	.word	0x20000080

08002888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <HAL_IncTick+0x20>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	4b06      	ldr	r3, [pc, #24]	; (80028ac <HAL_IncTick+0x24>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4413      	add	r3, r2
 8002898:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_IncTick+0x24>)
 800289a:	6013      	str	r3, [r2, #0]
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000084 	.word	0x20000084
 80028ac:	2000e248 	.word	0x2000e248

080028b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return uwTick;
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <HAL_GetTick+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	2000e248 	.word	0x2000e248

080028c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d0:	f7ff ffee 	bl	80028b0 <HAL_GetTick>
 80028d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e0:	d005      	beq.n	80028ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028e2:	4b0a      	ldr	r3, [pc, #40]	; (800290c <HAL_Delay+0x44>)
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4413      	add	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ee:	bf00      	nop
 80028f0:	f7ff ffde 	bl	80028b0 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d8f7      	bhi.n	80028f0 <HAL_Delay+0x28>
  {
  }
}
 8002900:	bf00      	nop
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000084 	.word	0x20000084

08002910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f003 0307 	and.w	r3, r3, #7
 800291e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <__NVIC_SetPriorityGrouping+0x44>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800292c:	4013      	ands	r3, r2
 800292e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002938:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800293c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002942:	4a04      	ldr	r2, [pc, #16]	; (8002954 <__NVIC_SetPriorityGrouping+0x44>)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	60d3      	str	r3, [r2, #12]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800295c:	4b04      	ldr	r3, [pc, #16]	; (8002970 <__NVIC_GetPriorityGrouping+0x18>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	0a1b      	lsrs	r3, r3, #8
 8002962:	f003 0307 	and.w	r3, r3, #7
}
 8002966:	4618      	mov	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002982:	2b00      	cmp	r3, #0
 8002984:	db0b      	blt.n	800299e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002986:	79fb      	ldrb	r3, [r7, #7]
 8002988:	f003 021f 	and.w	r2, r3, #31
 800298c:	4907      	ldr	r1, [pc, #28]	; (80029ac <__NVIC_EnableIRQ+0x38>)
 800298e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002992:	095b      	lsrs	r3, r3, #5
 8002994:	2001      	movs	r0, #1
 8002996:	fa00 f202 	lsl.w	r2, r0, r2
 800299a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	e000e100 	.word	0xe000e100

080029b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	6039      	str	r1, [r7, #0]
 80029ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	db0a      	blt.n	80029da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	490c      	ldr	r1, [pc, #48]	; (80029fc <__NVIC_SetPriority+0x4c>)
 80029ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ce:	0112      	lsls	r2, r2, #4
 80029d0:	b2d2      	uxtb	r2, r2
 80029d2:	440b      	add	r3, r1
 80029d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d8:	e00a      	b.n	80029f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	4908      	ldr	r1, [pc, #32]	; (8002a00 <__NVIC_SetPriority+0x50>)
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	3b04      	subs	r3, #4
 80029e8:	0112      	lsls	r2, r2, #4
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	440b      	add	r3, r1
 80029ee:	761a      	strb	r2, [r3, #24]
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	e000e100 	.word	0xe000e100
 8002a00:	e000ed00 	.word	0xe000ed00

08002a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b089      	sub	sp, #36	; 0x24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	f1c3 0307 	rsb	r3, r3, #7
 8002a1e:	2b04      	cmp	r3, #4
 8002a20:	bf28      	it	cs
 8002a22:	2304      	movcs	r3, #4
 8002a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	3304      	adds	r3, #4
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d902      	bls.n	8002a34 <NVIC_EncodePriority+0x30>
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3b03      	subs	r3, #3
 8002a32:	e000      	b.n	8002a36 <NVIC_EncodePriority+0x32>
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	f04f 32ff 	mov.w	r2, #4294967295
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a42:	43da      	mvns	r2, r3
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	401a      	ands	r2, r3
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	fa01 f303 	lsl.w	r3, r1, r3
 8002a56:	43d9      	mvns	r1, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a5c:	4313      	orrs	r3, r2
         );
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3724      	adds	r7, #36	; 0x24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
	...

08002a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	3b01      	subs	r3, #1
 8002a78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a7c:	d301      	bcc.n	8002a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e00f      	b.n	8002aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a82:	4a0a      	ldr	r2, [pc, #40]	; (8002aac <SysTick_Config+0x40>)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3b01      	subs	r3, #1
 8002a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a8a:	210f      	movs	r1, #15
 8002a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a90:	f7ff ff8e 	bl	80029b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a94:	4b05      	ldr	r3, [pc, #20]	; (8002aac <SysTick_Config+0x40>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a9a:	4b04      	ldr	r3, [pc, #16]	; (8002aac <SysTick_Config+0x40>)
 8002a9c:	2207      	movs	r2, #7
 8002a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	e000e010 	.word	0xe000e010

08002ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f7ff ff29 	bl	8002910 <__NVIC_SetPriorityGrouping>
}
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b086      	sub	sp, #24
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	4603      	mov	r3, r0
 8002ace:	60b9      	str	r1, [r7, #8]
 8002ad0:	607a      	str	r2, [r7, #4]
 8002ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ad8:	f7ff ff3e 	bl	8002958 <__NVIC_GetPriorityGrouping>
 8002adc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	68b9      	ldr	r1, [r7, #8]
 8002ae2:	6978      	ldr	r0, [r7, #20]
 8002ae4:	f7ff ff8e 	bl	8002a04 <NVIC_EncodePriority>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aee:	4611      	mov	r1, r2
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff ff5d 	bl	80029b0 <__NVIC_SetPriority>
}
 8002af6:	bf00      	nop
 8002af8:	3718      	adds	r7, #24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	4603      	mov	r3, r0
 8002b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ff31 	bl	8002974 <__NVIC_EnableIRQ>
}
 8002b12:	bf00      	nop
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7ff ffa2 	bl	8002a6c <SysTick_Config>
 8002b28:	4603      	mov	r3, r0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b40:	f7ff feb6 	bl	80028b0 <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d101      	bne.n	8002b50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e099      	b.n	8002c84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2202      	movs	r2, #2
 8002b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0201 	bic.w	r2, r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b70:	e00f      	b.n	8002b92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b72:	f7ff fe9d 	bl	80028b0 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b05      	cmp	r3, #5
 8002b7e:	d908      	bls.n	8002b92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2220      	movs	r2, #32
 8002b84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2203      	movs	r2, #3
 8002b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e078      	b.n	8002c84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1e8      	bne.n	8002b72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	4b38      	ldr	r3, [pc, #224]	; (8002c8c <HAL_DMA_Init+0x158>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a1b      	ldr	r3, [r3, #32]
 8002bdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d107      	bne.n	8002bfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	f023 0307 	bic.w	r3, r3, #7
 8002c12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d117      	bne.n	8002c56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00e      	beq.n	8002c56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 fab7 	bl	80031ac <DMA_CheckFifoParam>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d008      	beq.n	8002c56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2240      	movs	r2, #64	; 0x40
 8002c48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c52:	2301      	movs	r3, #1
 8002c54:	e016      	b.n	8002c84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 fa6e 	bl	8003140 <DMA_CalcBaseAndBitshift>
 8002c64:	4603      	mov	r3, r0
 8002c66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6c:	223f      	movs	r2, #63	; 0x3f
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	f010803f 	.word	0xf010803f

08002c90 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e050      	b.n	8002d44 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d101      	bne.n	8002cb2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e048      	b.n	8002d44 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f022 0201 	bic.w	r2, r2, #1
 8002cc0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2221      	movs	r2, #33	; 0x21
 8002cf0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fa24 	bl	8003140 <DMA_CalcBaseAndBitshift>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d24:	223f      	movs	r2, #63	; 0x3f
 8002d26:	409a      	lsls	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d5a:	f7ff fda9 	bl	80028b0 <HAL_GetTick>
 8002d5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d008      	beq.n	8002d7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2280      	movs	r2, #128	; 0x80
 8002d70:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e052      	b.n	8002e24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0216 	bic.w	r2, r2, #22
 8002d8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	695a      	ldr	r2, [r3, #20]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d103      	bne.n	8002dae <HAL_DMA_Abort+0x62>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d007      	beq.n	8002dbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0208 	bic.w	r2, r2, #8
 8002dbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0201 	bic.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dce:	e013      	b.n	8002df8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dd0:	f7ff fd6e 	bl	80028b0 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b05      	cmp	r3, #5
 8002ddc:	d90c      	bls.n	8002df8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2220      	movs	r2, #32
 8002de2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2203      	movs	r2, #3
 8002de8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e015      	b.n	8002e24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1e4      	bne.n	8002dd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0a:	223f      	movs	r2, #63	; 0x3f
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e38:	4b92      	ldr	r3, [pc, #584]	; (8003084 <HAL_DMA_IRQHandler+0x258>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a92      	ldr	r2, [pc, #584]	; (8003088 <HAL_DMA_IRQHandler+0x25c>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	0a9b      	lsrs	r3, r3, #10
 8002e44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e56:	2208      	movs	r2, #8
 8002e58:	409a      	lsls	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d01a      	beq.n	8002e98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d013      	beq.n	8002e98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0204 	bic.w	r2, r2, #4
 8002e7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e84:	2208      	movs	r2, #8
 8002e86:	409a      	lsls	r2, r3
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e90:	f043 0201 	orr.w	r2, r3, #1
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	409a      	lsls	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d012      	beq.n	8002ece <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00b      	beq.n	8002ece <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eba:	2201      	movs	r2, #1
 8002ebc:	409a      	lsls	r2, r3
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec6:	f043 0202 	orr.w	r2, r3, #2
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d012      	beq.n	8002f04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00b      	beq.n	8002f04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef0:	2204      	movs	r2, #4
 8002ef2:	409a      	lsls	r2, r3
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efc:	f043 0204 	orr.w	r2, r3, #4
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f08:	2210      	movs	r2, #16
 8002f0a:	409a      	lsls	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d043      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0308 	and.w	r3, r3, #8
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d03c      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f26:	2210      	movs	r2, #16
 8002f28:	409a      	lsls	r2, r3
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d018      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d108      	bne.n	8002f5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d024      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	4798      	blx	r3
 8002f5a:	e01f      	b.n	8002f9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01b      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	4798      	blx	r3
 8002f6c:	e016      	b.n	8002f9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d107      	bne.n	8002f8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0208 	bic.w	r2, r2, #8
 8002f8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d003      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	409a      	lsls	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 808e 	beq.w	80030ca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 8086 	beq.w	80030ca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b05      	cmp	r3, #5
 8002fd4:	d136      	bne.n	8003044 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 0216 	bic.w	r2, r2, #22
 8002fe4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695a      	ldr	r2, [r3, #20]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ff4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d103      	bne.n	8003006 <HAL_DMA_IRQHandler+0x1da>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003002:	2b00      	cmp	r3, #0
 8003004:	d007      	beq.n	8003016 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0208 	bic.w	r2, r2, #8
 8003014:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301a:	223f      	movs	r2, #63	; 0x3f
 800301c:	409a      	lsls	r2, r3
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003036:	2b00      	cmp	r3, #0
 8003038:	d07d      	beq.n	8003136 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	4798      	blx	r3
        }
        return;
 8003042:	e078      	b.n	8003136 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d01c      	beq.n	800308c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d108      	bne.n	8003072 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003064:	2b00      	cmp	r3, #0
 8003066:	d030      	beq.n	80030ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4798      	blx	r3
 8003070:	e02b      	b.n	80030ca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d027      	beq.n	80030ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	4798      	blx	r3
 8003082:	e022      	b.n	80030ca <HAL_DMA_IRQHandler+0x29e>
 8003084:	20000074 	.word	0x20000074
 8003088:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10f      	bne.n	80030ba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 0210 	bic.w	r2, r2, #16
 80030a8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d032      	beq.n	8003138 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d022      	beq.n	8003124 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2205      	movs	r2, #5
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0201 	bic.w	r2, r2, #1
 80030f4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3301      	adds	r3, #1
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d307      	bcc.n	8003112 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1f2      	bne.n	80030f6 <HAL_DMA_IRQHandler+0x2ca>
 8003110:	e000      	b.n	8003114 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003112:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003128:	2b00      	cmp	r3, #0
 800312a:	d005      	beq.n	8003138 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	4798      	blx	r3
 8003134:	e000      	b.n	8003138 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003136:	bf00      	nop
    }
  }
}
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop

08003140 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	3b10      	subs	r3, #16
 8003150:	4a14      	ldr	r2, [pc, #80]	; (80031a4 <DMA_CalcBaseAndBitshift+0x64>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	091b      	lsrs	r3, r3, #4
 8003158:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800315a:	4a13      	ldr	r2, [pc, #76]	; (80031a8 <DMA_CalcBaseAndBitshift+0x68>)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4413      	add	r3, r2
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2b03      	cmp	r3, #3
 800316c:	d909      	bls.n	8003182 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003176:	f023 0303 	bic.w	r3, r3, #3
 800317a:	1d1a      	adds	r2, r3, #4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	659a      	str	r2, [r3, #88]	; 0x58
 8003180:	e007      	b.n	8003192 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800318a:	f023 0303 	bic.w	r3, r3, #3
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003196:	4618      	mov	r0, r3
 8003198:	3714      	adds	r7, #20
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	aaaaaaab 	.word	0xaaaaaaab
 80031a8:	0808dd54 	.word	0x0808dd54

080031ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d11f      	bne.n	8003206 <DMA_CheckFifoParam+0x5a>
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d856      	bhi.n	800327a <DMA_CheckFifoParam+0xce>
 80031cc:	a201      	add	r2, pc, #4	; (adr r2, 80031d4 <DMA_CheckFifoParam+0x28>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	080031e5 	.word	0x080031e5
 80031d8:	080031f7 	.word	0x080031f7
 80031dc:	080031e5 	.word	0x080031e5
 80031e0:	0800327b 	.word	0x0800327b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d046      	beq.n	800327e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f4:	e043      	b.n	800327e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031fe:	d140      	bne.n	8003282 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003204:	e03d      	b.n	8003282 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800320e:	d121      	bne.n	8003254 <DMA_CheckFifoParam+0xa8>
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b03      	cmp	r3, #3
 8003214:	d837      	bhi.n	8003286 <DMA_CheckFifoParam+0xda>
 8003216:	a201      	add	r2, pc, #4	; (adr r2, 800321c <DMA_CheckFifoParam+0x70>)
 8003218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321c:	0800322d 	.word	0x0800322d
 8003220:	08003233 	.word	0x08003233
 8003224:	0800322d 	.word	0x0800322d
 8003228:	08003245 	.word	0x08003245
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
      break;
 8003230:	e030      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003236:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d025      	beq.n	800328a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003242:	e022      	b.n	800328a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003248:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800324c:	d11f      	bne.n	800328e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003252:	e01c      	b.n	800328e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d903      	bls.n	8003262 <DMA_CheckFifoParam+0xb6>
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	2b03      	cmp	r3, #3
 800325e:	d003      	beq.n	8003268 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003260:	e018      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	73fb      	strb	r3, [r7, #15]
      break;
 8003266:	e015      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00e      	beq.n	8003292 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
      break;
 8003278:	e00b      	b.n	8003292 <DMA_CheckFifoParam+0xe6>
      break;
 800327a:	bf00      	nop
 800327c:	e00a      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 800327e:	bf00      	nop
 8003280:	e008      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 8003282:	bf00      	nop
 8003284:	e006      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 8003286:	bf00      	nop
 8003288:	e004      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 800328a:	bf00      	nop
 800328c:	e002      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;   
 800328e:	bf00      	nop
 8003290:	e000      	b.n	8003294 <DMA_CheckFifoParam+0xe8>
      break;
 8003292:	bf00      	nop
    }
  } 
  
  return status; 
 8003294:	7bfb      	ldrb	r3, [r7, #15]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
 80032b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b80      	cmp	r3, #128	; 0x80
 80032bc:	d106      	bne.n	80032cc <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032c4:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	75fb      	strb	r3, [r7, #23]
 80032ca:	e031      	b.n	8003330 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d101      	bne.n	80032da <HAL_DMAEx_MultiBufferStart+0x36>
 80032d6:	2302      	movs	r3, #2
 80032d8:	e02b      	b.n	8003332 <HAL_DMAEx_MultiBufferStart+0x8e>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d11e      	bne.n	800332c <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2202      	movs	r2, #2
 80032f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003304:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	68b9      	ldr	r1, [r7, #8]
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f001 f959 	bl	80045cc <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f042 0201 	orr.w	r2, r2, #1
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	e001      	b.n	8003330 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 800332c:	2302      	movs	r3, #2
 800332e:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003330:	7dfb      	ldrb	r3, [r7, #23]
}
 8003332:	4618      	mov	r0, r3
 8003334:	3718      	adds	r7, #24
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
	...

0800333c <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2b80      	cmp	r3, #128	; 0x80
 8003354:	d106      	bne.n	8003364 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f44f 7280 	mov.w	r2, #256	; 0x100
 800335c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	f001 b913 	b.w	800458a <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003368:	2b00      	cmp	r3, #0
 800336a:	d007      	beq.n	800337c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003370:	2b00      	cmp	r3, #0
 8003372:	d003      	beq.n	800337c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2240      	movs	r2, #64	; 0x40
 8003380:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	f001 b901 	b.w	800458a <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800338e:	2b01      	cmp	r3, #1
 8003390:	d102      	bne.n	8003398 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8003392:	2302      	movs	r3, #2
 8003394:	f001 b8f9 	b.w	800458a <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	f041 80e7 	bne.w	800457c <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2202      	movs	r2, #2
 80033b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80033ca:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 80033d4:	6a3b      	ldr	r3, [r7, #32]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68b9      	ldr	r1, [r7, #8]
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f001 f8f6 	bl	80045cc <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	461a      	mov	r2, r3
 80033e6:	4b99      	ldr	r3, [pc, #612]	; (800364c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d960      	bls.n	80034ae <HAL_DMAEx_MultiBufferStart_IT+0x172>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a97      	ldr	r2, [pc, #604]	; (8003650 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d057      	beq.n	80034a6 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a96      	ldr	r2, [pc, #600]	; (8003654 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d050      	beq.n	80034a2 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a94      	ldr	r2, [pc, #592]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d049      	beq.n	800349e <HAL_DMAEx_MultiBufferStart_IT+0x162>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a93      	ldr	r2, [pc, #588]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d042      	beq.n	800349a <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a91      	ldr	r2, [pc, #580]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d03a      	beq.n	8003494 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a90      	ldr	r2, [pc, #576]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d032      	beq.n	800348e <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a8e      	ldr	r2, [pc, #568]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d02a      	beq.n	8003488 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a8d      	ldr	r2, [pc, #564]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d022      	beq.n	8003482 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a8b      	ldr	r2, [pc, #556]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d01a      	beq.n	800347c <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a8a      	ldr	r2, [pc, #552]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d012      	beq.n	8003476 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a88      	ldr	r2, [pc, #544]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d00a      	beq.n	8003470 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a87      	ldr	r2, [pc, #540]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d102      	bne.n	800346a <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8003464:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003468:	e01e      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800346a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800346e:	e01b      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003470:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003474:	e018      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003476:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800347a:	e015      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800347c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003480:	e012      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003482:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003486:	e00f      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003488:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800348c:	e00c      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800348e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003492:	e009      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003494:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003498:	e006      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800349a:	2320      	movs	r3, #32
 800349c:	e004      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800349e:	2320      	movs	r3, #32
 80034a0:	e002      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034a2:	2320      	movs	r3, #32
 80034a4:	e000      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034a6:	2320      	movs	r3, #32
 80034a8:	4a75      	ldr	r2, [pc, #468]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 80034aa:	60d3      	str	r3, [r2, #12]
 80034ac:	e150      	b.n	8003750 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	461a      	mov	r2, r3
 80034b4:	4b73      	ldr	r3, [pc, #460]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d960      	bls.n	800357c <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a64      	ldr	r2, [pc, #400]	; (8003650 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d057      	beq.n	8003574 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a62      	ldr	r2, [pc, #392]	; (8003654 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d050      	beq.n	8003570 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a61      	ldr	r2, [pc, #388]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d049      	beq.n	800356c <HAL_DMAEx_MultiBufferStart_IT+0x230>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a5f      	ldr	r2, [pc, #380]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d042      	beq.n	8003568 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a5e      	ldr	r2, [pc, #376]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d03a      	beq.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a5c      	ldr	r2, [pc, #368]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d032      	beq.n	800355c <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a5b      	ldr	r2, [pc, #364]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d02a      	beq.n	8003556 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a59      	ldr	r2, [pc, #356]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d022      	beq.n	8003550 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a58      	ldr	r2, [pc, #352]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d01a      	beq.n	800354a <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a56      	ldr	r2, [pc, #344]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d012      	beq.n	8003544 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a55      	ldr	r2, [pc, #340]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00a      	beq.n	800353e <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a53      	ldr	r2, [pc, #332]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d102      	bne.n	8003538 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8003532:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003536:	e01e      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003538:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800353c:	e01b      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800353e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003542:	e018      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003544:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003548:	e015      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800354a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800354e:	e012      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003550:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003554:	e00f      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003556:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800355a:	e00c      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800355c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003560:	e009      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003562:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003566:	e006      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003568:	2320      	movs	r3, #32
 800356a:	e004      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800356c:	2320      	movs	r3, #32
 800356e:	e002      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003570:	2320      	movs	r3, #32
 8003572:	e000      	b.n	8003576 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003574:	2320      	movs	r3, #32
 8003576:	4a42      	ldr	r2, [pc, #264]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003578:	6093      	str	r3, [r2, #8]
 800357a:	e0e9      	b.n	8003750 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	461a      	mov	r2, r3
 8003582:	4b41      	ldr	r3, [pc, #260]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 8003584:	429a      	cmp	r2, r3
 8003586:	f240 8083 	bls.w	8003690 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a30      	ldr	r2, [pc, #192]	; (8003650 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d057      	beq.n	8003644 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a2e      	ldr	r2, [pc, #184]	; (8003654 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d050      	beq.n	8003640 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a2d      	ldr	r2, [pc, #180]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d049      	beq.n	800363c <HAL_DMAEx_MultiBufferStart_IT+0x300>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a2b      	ldr	r2, [pc, #172]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d042      	beq.n	8003638 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a2a      	ldr	r2, [pc, #168]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d03a      	beq.n	8003632 <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a28      	ldr	r2, [pc, #160]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d032      	beq.n	800362c <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a27      	ldr	r2, [pc, #156]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d02a      	beq.n	8003626 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a25      	ldr	r2, [pc, #148]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d022      	beq.n	8003620 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a24      	ldr	r2, [pc, #144]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d01a      	beq.n	800361a <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a22      	ldr	r2, [pc, #136]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d012      	beq.n	8003614 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a21      	ldr	r2, [pc, #132]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d00a      	beq.n	800360e <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a1f      	ldr	r2, [pc, #124]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d102      	bne.n	8003608 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8003602:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003606:	e01e      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003608:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800360c:	e01b      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800360e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003612:	e018      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003614:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003618:	e015      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800361a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800361e:	e012      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003620:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003624:	e00f      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003626:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800362a:	e00c      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800362c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003630:	e009      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003632:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003636:	e006      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003638:	2320      	movs	r3, #32
 800363a:	e004      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800363c:	2320      	movs	r3, #32
 800363e:	e002      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003640:	2320      	movs	r3, #32
 8003642:	e000      	b.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003644:	2320      	movs	r3, #32
 8003646:	4a11      	ldr	r2, [pc, #68]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 8003648:	60d3      	str	r3, [r2, #12]
 800364a:	e081      	b.n	8003750 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 800364c:	40026458 	.word	0x40026458
 8003650:	40026010 	.word	0x40026010
 8003654:	40026410 	.word	0x40026410
 8003658:	40026070 	.word	0x40026070
 800365c:	40026470 	.word	0x40026470
 8003660:	40026028 	.word	0x40026028
 8003664:	40026428 	.word	0x40026428
 8003668:	40026088 	.word	0x40026088
 800366c:	40026488 	.word	0x40026488
 8003670:	40026040 	.word	0x40026040
 8003674:	40026440 	.word	0x40026440
 8003678:	400260a0 	.word	0x400260a0
 800367c:	400264a0 	.word	0x400264a0
 8003680:	40026400 	.word	0x40026400
 8003684:	400260b8 	.word	0x400260b8
 8003688:	40026058 	.word	0x40026058
 800368c:	40026000 	.word	0x40026000
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a96      	ldr	r2, [pc, #600]	; (80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d057      	beq.n	800374a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a95      	ldr	r2, [pc, #596]	; (80038f4 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d050      	beq.n	8003746 <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a93      	ldr	r2, [pc, #588]	; (80038f8 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d049      	beq.n	8003742 <HAL_DMAEx_MultiBufferStart_IT+0x406>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a92      	ldr	r2, [pc, #584]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d042      	beq.n	800373e <HAL_DMAEx_MultiBufferStart_IT+0x402>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a90      	ldr	r2, [pc, #576]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d03a      	beq.n	8003738 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a8f      	ldr	r2, [pc, #572]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d032      	beq.n	8003732 <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a8d      	ldr	r2, [pc, #564]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d02a      	beq.n	800372c <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a8c      	ldr	r2, [pc, #560]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d022      	beq.n	8003726 <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a8a      	ldr	r2, [pc, #552]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d01a      	beq.n	8003720 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a89      	ldr	r2, [pc, #548]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d012      	beq.n	800371a <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a87      	ldr	r2, [pc, #540]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d00a      	beq.n	8003714 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a86      	ldr	r2, [pc, #536]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d102      	bne.n	800370e <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 8003708:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800370c:	e01e      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800370e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003712:	e01b      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003714:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003718:	e018      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800371a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800371e:	e015      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003720:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003724:	e012      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003726:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800372a:	e00f      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800372c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003730:	e00c      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003732:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003736:	e009      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003738:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800373c:	e006      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800373e:	2320      	movs	r3, #32
 8003740:	e004      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003742:	2320      	movs	r3, #32
 8003744:	e002      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003746:	2320      	movs	r3, #32
 8003748:	e000      	b.n	800374c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800374a:	2320      	movs	r3, #32
 800374c:	4a74      	ldr	r2, [pc, #464]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 800374e:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	4b73      	ldr	r3, [pc, #460]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 8003758:	429a      	cmp	r2, r3
 800375a:	d960      	bls.n	800381e <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a63      	ldr	r2, [pc, #396]	; (80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d057      	beq.n	8003816 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a62      	ldr	r2, [pc, #392]	; (80038f4 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d050      	beq.n	8003812 <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a60      	ldr	r2, [pc, #384]	; (80038f8 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d049      	beq.n	800380e <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a5f      	ldr	r2, [pc, #380]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d042      	beq.n	800380a <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a5d      	ldr	r2, [pc, #372]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d03a      	beq.n	8003804 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a5c      	ldr	r2, [pc, #368]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d032      	beq.n	80037fe <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a5a      	ldr	r2, [pc, #360]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d02a      	beq.n	80037f8 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a59      	ldr	r2, [pc, #356]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d022      	beq.n	80037f2 <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a57      	ldr	r2, [pc, #348]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d01a      	beq.n	80037ec <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a56      	ldr	r2, [pc, #344]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d012      	beq.n	80037e6 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a54      	ldr	r2, [pc, #336]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d00a      	beq.n	80037e0 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a53      	ldr	r2, [pc, #332]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d102      	bne.n	80037da <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 80037d4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037d8:	e01e      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80037de:	e01b      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037e4:	e018      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037e6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037ea:	e015      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037f0:	e012      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037f6:	e00f      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037fc:	e00c      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003802:	e009      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003804:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003808:	e006      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800380a:	2310      	movs	r3, #16
 800380c:	e004      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800380e:	2310      	movs	r3, #16
 8003810:	e002      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003812:	2310      	movs	r3, #16
 8003814:	e000      	b.n	8003818 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003816:	2310      	movs	r3, #16
 8003818:	4a43      	ldr	r2, [pc, #268]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 800381a:	60d3      	str	r3, [r2, #12]
 800381c:	e14f      	b.n	8003abe <HAL_DMAEx_MultiBufferStart_IT+0x782>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	461a      	mov	r2, r3
 8003824:	4b41      	ldr	r3, [pc, #260]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 8003826:	429a      	cmp	r2, r3
 8003828:	f240 8082 	bls.w	8003930 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a2f      	ldr	r2, [pc, #188]	; (80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d057      	beq.n	80038e6 <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a2e      	ldr	r2, [pc, #184]	; (80038f4 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d050      	beq.n	80038e2 <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a2c      	ldr	r2, [pc, #176]	; (80038f8 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d049      	beq.n	80038de <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a2b      	ldr	r2, [pc, #172]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d042      	beq.n	80038da <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a29      	ldr	r2, [pc, #164]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d03a      	beq.n	80038d4 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a28      	ldr	r2, [pc, #160]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d032      	beq.n	80038ce <HAL_DMAEx_MultiBufferStart_IT+0x592>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a26      	ldr	r2, [pc, #152]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d02a      	beq.n	80038c8 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a25      	ldr	r2, [pc, #148]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d022      	beq.n	80038c2 <HAL_DMAEx_MultiBufferStart_IT+0x586>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a23      	ldr	r2, [pc, #140]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d01a      	beq.n	80038bc <HAL_DMAEx_MultiBufferStart_IT+0x580>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a22      	ldr	r2, [pc, #136]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d012      	beq.n	80038b6 <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a20      	ldr	r2, [pc, #128]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d00a      	beq.n	80038b0 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a1f      	ldr	r2, [pc, #124]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d102      	bne.n	80038aa <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 80038a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038a8:	e01e      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038aa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80038ae:	e01b      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038b4:	e018      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038b6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038ba:	e015      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038bc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038c0:	e012      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038c6:	e00f      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038cc:	e00c      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038d2:	e009      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038d8:	e006      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038da:	2310      	movs	r3, #16
 80038dc:	e004      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038de:	2310      	movs	r3, #16
 80038e0:	e002      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038e2:	2310      	movs	r3, #16
 80038e4:	e000      	b.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038e6:	2310      	movs	r3, #16
 80038e8:	4a0f      	ldr	r2, [pc, #60]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80038ea:	6093      	str	r3, [r2, #8]
 80038ec:	e0e7      	b.n	8003abe <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80038ee:	bf00      	nop
 80038f0:	40026010 	.word	0x40026010
 80038f4:	40026410 	.word	0x40026410
 80038f8:	40026070 	.word	0x40026070
 80038fc:	40026470 	.word	0x40026470
 8003900:	40026028 	.word	0x40026028
 8003904:	40026428 	.word	0x40026428
 8003908:	40026088 	.word	0x40026088
 800390c:	40026488 	.word	0x40026488
 8003910:	40026040 	.word	0x40026040
 8003914:	40026440 	.word	0x40026440
 8003918:	400260a0 	.word	0x400260a0
 800391c:	400264a0 	.word	0x400264a0
 8003920:	40026000 	.word	0x40026000
 8003924:	40026458 	.word	0x40026458
 8003928:	40026400 	.word	0x40026400
 800392c:	400260b8 	.word	0x400260b8
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	461a      	mov	r2, r3
 8003936:	4b96      	ldr	r3, [pc, #600]	; (8003b90 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8003938:	429a      	cmp	r2, r3
 800393a:	d960      	bls.n	80039fe <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a94      	ldr	r2, [pc, #592]	; (8003b94 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d057      	beq.n	80039f6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a93      	ldr	r2, [pc, #588]	; (8003b98 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d050      	beq.n	80039f2 <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a91      	ldr	r2, [pc, #580]	; (8003b9c <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d049      	beq.n	80039ee <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a90      	ldr	r2, [pc, #576]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d042      	beq.n	80039ea <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a8e      	ldr	r2, [pc, #568]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d03a      	beq.n	80039e4 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a8d      	ldr	r2, [pc, #564]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d032      	beq.n	80039de <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a8b      	ldr	r2, [pc, #556]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d02a      	beq.n	80039d8 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a8a      	ldr	r2, [pc, #552]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d022      	beq.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x696>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a88      	ldr	r2, [pc, #544]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d01a      	beq.n	80039cc <HAL_DMAEx_MultiBufferStart_IT+0x690>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a87      	ldr	r2, [pc, #540]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d012      	beq.n	80039c6 <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a85      	ldr	r2, [pc, #532]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d00a      	beq.n	80039c0 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a84      	ldr	r2, [pc, #528]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d102      	bne.n	80039ba <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 80039b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039b8:	e01e      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80039be:	e01b      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039c4:	e018      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039c6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039ca:	e015      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039d0:	e012      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039d6:	e00f      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039dc:	e00c      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039e2:	e009      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039e8:	e006      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039ea:	2310      	movs	r3, #16
 80039ec:	e004      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039ee:	2310      	movs	r3, #16
 80039f0:	e002      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039f2:	2310      	movs	r3, #16
 80039f4:	e000      	b.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039f6:	2310      	movs	r3, #16
 80039f8:	4a72      	ldr	r2, [pc, #456]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 80039fa:	60d3      	str	r3, [r2, #12]
 80039fc:	e05f      	b.n	8003abe <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a64      	ldr	r2, [pc, #400]	; (8003b94 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d057      	beq.n	8003ab8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a62      	ldr	r2, [pc, #392]	; (8003b98 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d050      	beq.n	8003ab4 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a61      	ldr	r2, [pc, #388]	; (8003b9c <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d049      	beq.n	8003ab0 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a5f      	ldr	r2, [pc, #380]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d042      	beq.n	8003aac <HAL_DMAEx_MultiBufferStart_IT+0x770>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a5e      	ldr	r2, [pc, #376]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d03a      	beq.n	8003aa6 <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a5c      	ldr	r2, [pc, #368]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d032      	beq.n	8003aa0 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a5b      	ldr	r2, [pc, #364]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d02a      	beq.n	8003a9a <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a59      	ldr	r2, [pc, #356]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d022      	beq.n	8003a94 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a58      	ldr	r2, [pc, #352]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d01a      	beq.n	8003a8e <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a56      	ldr	r2, [pc, #344]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d012      	beq.n	8003a88 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a55      	ldr	r2, [pc, #340]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d00a      	beq.n	8003a82 <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a53      	ldr	r2, [pc, #332]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d102      	bne.n	8003a7c <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003a76:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a7a:	e01e      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a7c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a80:	e01b      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a82:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a86:	e018      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a88:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a8c:	e015      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a8e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a92:	e012      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a98:	e00f      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a9e:	e00c      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003aa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003aa4:	e009      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003aa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003aaa:	e006      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003aac:	2310      	movs	r3, #16
 8003aae:	e004      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ab0:	2310      	movs	r3, #16
 8003ab2:	e002      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ab4:	2310      	movs	r3, #16
 8003ab6:	e000      	b.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ab8:	2310      	movs	r3, #16
 8003aba:	4a42      	ldr	r2, [pc, #264]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003abc:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	4b40      	ldr	r3, [pc, #256]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	f240 8082 	bls.w	8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a30      	ldr	r2, [pc, #192]	; (8003b94 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d057      	beq.n	8003b86 <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a2f      	ldr	r2, [pc, #188]	; (8003b98 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d050      	beq.n	8003b82 <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a2d      	ldr	r2, [pc, #180]	; (8003b9c <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d049      	beq.n	8003b7e <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a2c      	ldr	r2, [pc, #176]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d042      	beq.n	8003b7a <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a2a      	ldr	r2, [pc, #168]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d03a      	beq.n	8003b74 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a29      	ldr	r2, [pc, #164]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d032      	beq.n	8003b6e <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a27      	ldr	r2, [pc, #156]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d02a      	beq.n	8003b68 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a26      	ldr	r2, [pc, #152]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d022      	beq.n	8003b62 <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a24      	ldr	r2, [pc, #144]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d01a      	beq.n	8003b5c <HAL_DMAEx_MultiBufferStart_IT+0x820>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a23      	ldr	r2, [pc, #140]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d012      	beq.n	8003b56 <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a21      	ldr	r2, [pc, #132]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d00a      	beq.n	8003b50 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a20      	ldr	r2, [pc, #128]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d102      	bne.n	8003b4a <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003b44:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b48:	e01e      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b4e:	e01b      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b54:	e018      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b56:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b5a:	e015      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b60:	e012      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b66:	e00f      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b6c:	e00c      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b72:	e009      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b78:	e006      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b7a:	2308      	movs	r3, #8
 8003b7c:	e004      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b7e:	2308      	movs	r3, #8
 8003b80:	e002      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b82:	2308      	movs	r3, #8
 8003b84:	e000      	b.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b86:	2308      	movs	r3, #8
 8003b88:	4a10      	ldr	r2, [pc, #64]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003b8a:	60d3      	str	r3, [r2, #12]
 8003b8c:	e16f      	b.n	8003e6e <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003b8e:	bf00      	nop
 8003b90:	40026058 	.word	0x40026058
 8003b94:	40026010 	.word	0x40026010
 8003b98:	40026410 	.word	0x40026410
 8003b9c:	40026070 	.word	0x40026070
 8003ba0:	40026470 	.word	0x40026470
 8003ba4:	40026028 	.word	0x40026028
 8003ba8:	40026428 	.word	0x40026428
 8003bac:	40026088 	.word	0x40026088
 8003bb0:	40026488 	.word	0x40026488
 8003bb4:	40026040 	.word	0x40026040
 8003bb8:	40026440 	.word	0x40026440
 8003bbc:	400260a0 	.word	0x400260a0
 8003bc0:	400264a0 	.word	0x400264a0
 8003bc4:	40026000 	.word	0x40026000
 8003bc8:	40026458 	.word	0x40026458
 8003bcc:	40026400 	.word	0x40026400
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4b94      	ldr	r3, [pc, #592]	; (8003e28 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d960      	bls.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a92      	ldr	r2, [pc, #584]	; (8003e2c <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d057      	beq.n	8003c96 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a91      	ldr	r2, [pc, #580]	; (8003e30 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d050      	beq.n	8003c92 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a8f      	ldr	r2, [pc, #572]	; (8003e34 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d049      	beq.n	8003c8e <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a8e      	ldr	r2, [pc, #568]	; (8003e38 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d042      	beq.n	8003c8a <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a8c      	ldr	r2, [pc, #560]	; (8003e3c <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d03a      	beq.n	8003c84 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a8b      	ldr	r2, [pc, #556]	; (8003e40 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d032      	beq.n	8003c7e <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a89      	ldr	r2, [pc, #548]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d02a      	beq.n	8003c78 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a88      	ldr	r2, [pc, #544]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d022      	beq.n	8003c72 <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a86      	ldr	r2, [pc, #536]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d01a      	beq.n	8003c6c <HAL_DMAEx_MultiBufferStart_IT+0x930>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a85      	ldr	r2, [pc, #532]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d012      	beq.n	8003c66 <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a83      	ldr	r2, [pc, #524]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d00a      	beq.n	8003c60 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a82      	ldr	r2, [pc, #520]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d102      	bne.n	8003c5a <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003c54:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c58:	e01e      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c5e:	e01b      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c64:	e018      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c66:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c6a:	e015      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c70:	e012      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c76:	e00f      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c7c:	e00c      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c82:	e009      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c88:	e006      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c8a:	2308      	movs	r3, #8
 8003c8c:	e004      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c8e:	2308      	movs	r3, #8
 8003c90:	e002      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c92:	2308      	movs	r3, #8
 8003c94:	e000      	b.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c96:	2308      	movs	r3, #8
 8003c98:	4a70      	ldr	r2, [pc, #448]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003c9a:	6093      	str	r3, [r2, #8]
 8003c9c:	e0e7      	b.n	8003e6e <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	4b6e      	ldr	r3, [pc, #440]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d960      	bls.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a5f      	ldr	r2, [pc, #380]	; (8003e2c <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d057      	beq.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a5d      	ldr	r2, [pc, #372]	; (8003e30 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d050      	beq.n	8003d60 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a5c      	ldr	r2, [pc, #368]	; (8003e34 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d049      	beq.n	8003d5c <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a5a      	ldr	r2, [pc, #360]	; (8003e38 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d042      	beq.n	8003d58 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a59      	ldr	r2, [pc, #356]	; (8003e3c <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d03a      	beq.n	8003d52 <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a57      	ldr	r2, [pc, #348]	; (8003e40 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d032      	beq.n	8003d4c <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a56      	ldr	r2, [pc, #344]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d02a      	beq.n	8003d46 <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a54      	ldr	r2, [pc, #336]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d022      	beq.n	8003d40 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a53      	ldr	r2, [pc, #332]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d01a      	beq.n	8003d3a <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a51      	ldr	r2, [pc, #324]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d012      	beq.n	8003d34 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a50      	ldr	r2, [pc, #320]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00a      	beq.n	8003d2e <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a4e      	ldr	r2, [pc, #312]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d102      	bne.n	8003d28 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003d22:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d26:	e01e      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d2c:	e01b      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d2e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d32:	e018      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d34:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d38:	e015      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d3a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d3e:	e012      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d44:	e00f      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d4a:	e00c      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d50:	e009      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d56:	e006      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d58:	2308      	movs	r3, #8
 8003d5a:	e004      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d5c:	2308      	movs	r3, #8
 8003d5e:	e002      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d60:	2308      	movs	r3, #8
 8003d62:	e000      	b.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d64:	2308      	movs	r3, #8
 8003d66:	4a3f      	ldr	r2, [pc, #252]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003d68:	60d3      	str	r3, [r2, #12]
 8003d6a:	e080      	b.n	8003e6e <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a2e      	ldr	r2, [pc, #184]	; (8003e2c <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d078      	beq.n	8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a2d      	ldr	r2, [pc, #180]	; (8003e30 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d050      	beq.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a2b      	ldr	r2, [pc, #172]	; (8003e34 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d049      	beq.n	8003e1e <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a2a      	ldr	r2, [pc, #168]	; (8003e38 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d042      	beq.n	8003e1a <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a28      	ldr	r2, [pc, #160]	; (8003e3c <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d03a      	beq.n	8003e14 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a27      	ldr	r2, [pc, #156]	; (8003e40 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d032      	beq.n	8003e0e <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a25      	ldr	r2, [pc, #148]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d02a      	beq.n	8003e08 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a24      	ldr	r2, [pc, #144]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d022      	beq.n	8003e02 <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a22      	ldr	r2, [pc, #136]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d01a      	beq.n	8003dfc <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a21      	ldr	r2, [pc, #132]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d012      	beq.n	8003df6 <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a1f      	ldr	r2, [pc, #124]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d00a      	beq.n	8003df0 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1e      	ldr	r2, [pc, #120]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d102      	bne.n	8003dea <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8003de4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003de8:	e03f      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003dee:	e03c      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003df0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003df4:	e039      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003df6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003dfa:	e036      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dfc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e00:	e033      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e06:	e030      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e0c:	e02d      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e12:	e02a      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e18:	e027      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e1a:	2308      	movs	r3, #8
 8003e1c:	e025      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e1e:	2308      	movs	r3, #8
 8003e20:	e023      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e22:	2308      	movs	r3, #8
 8003e24:	e021      	b.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e26:	bf00      	nop
 8003e28:	400260b8 	.word	0x400260b8
 8003e2c:	40026010 	.word	0x40026010
 8003e30:	40026410 	.word	0x40026410
 8003e34:	40026070 	.word	0x40026070
 8003e38:	40026470 	.word	0x40026470
 8003e3c:	40026028 	.word	0x40026028
 8003e40:	40026428 	.word	0x40026428
 8003e44:	40026088 	.word	0x40026088
 8003e48:	40026488 	.word	0x40026488
 8003e4c:	40026040 	.word	0x40026040
 8003e50:	40026440 	.word	0x40026440
 8003e54:	400260a0 	.word	0x400260a0
 8003e58:	400264a0 	.word	0x400264a0
 8003e5c:	40026400 	.word	0x40026400
 8003e60:	40026058 	.word	0x40026058
 8003e64:	40026000 	.word	0x40026000
 8003e68:	2308      	movs	r3, #8
 8003e6a:	4a9a      	ldr	r2, [pc, #616]	; (80040d4 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003e6c:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	4b98      	ldr	r3, [pc, #608]	; (80040d8 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d960      	bls.n	8003f3c <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a97      	ldr	r2, [pc, #604]	; (80040dc <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d057      	beq.n	8003f34 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a95      	ldr	r2, [pc, #596]	; (80040e0 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d050      	beq.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a94      	ldr	r2, [pc, #592]	; (80040e4 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d049      	beq.n	8003f2c <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a92      	ldr	r2, [pc, #584]	; (80040e8 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d042      	beq.n	8003f28 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a91      	ldr	r2, [pc, #580]	; (80040ec <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d03a      	beq.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a8f      	ldr	r2, [pc, #572]	; (80040f0 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d032      	beq.n	8003f1c <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a8e      	ldr	r2, [pc, #568]	; (80040f4 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d02a      	beq.n	8003f16 <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a8c      	ldr	r2, [pc, #560]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d022      	beq.n	8003f10 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a8b      	ldr	r2, [pc, #556]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d01a      	beq.n	8003f0a <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a89      	ldr	r2, [pc, #548]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d012      	beq.n	8003f04 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a88      	ldr	r2, [pc, #544]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d00a      	beq.n	8003efe <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a86      	ldr	r2, [pc, #536]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d102      	bne.n	8003ef8 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003ef2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ef6:	e01e      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ef8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003efc:	e01b      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003efe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f02:	e018      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f08:	e015      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f0a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f0e:	e012      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f14:	e00f      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f1a:	e00c      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f20:	e009      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f26:	e006      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f28:	2304      	movs	r3, #4
 8003f2a:	e004      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f2c:	2304      	movs	r3, #4
 8003f2e:	e002      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f30:	2304      	movs	r3, #4
 8003f32:	e000      	b.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f34:	2304      	movs	r3, #4
 8003f36:	4a75      	ldr	r2, [pc, #468]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003f38:	60d3      	str	r3, [r2, #12]
 8003f3a:	e151      	b.n	80041e0 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	461a      	mov	r2, r3
 8003f42:	4b73      	ldr	r3, [pc, #460]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d960      	bls.n	800400a <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a63      	ldr	r2, [pc, #396]	; (80040dc <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d057      	beq.n	8004002 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a62      	ldr	r2, [pc, #392]	; (80040e0 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d050      	beq.n	8003ffe <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a60      	ldr	r2, [pc, #384]	; (80040e4 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d049      	beq.n	8003ffa <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a5f      	ldr	r2, [pc, #380]	; (80040e8 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d042      	beq.n	8003ff6 <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a5d      	ldr	r2, [pc, #372]	; (80040ec <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d03a      	beq.n	8003ff0 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a5c      	ldr	r2, [pc, #368]	; (80040f0 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d032      	beq.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a5a      	ldr	r2, [pc, #360]	; (80040f4 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d02a      	beq.n	8003fe4 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a59      	ldr	r2, [pc, #356]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d022      	beq.n	8003fde <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a57      	ldr	r2, [pc, #348]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d01a      	beq.n	8003fd8 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a56      	ldr	r2, [pc, #344]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d012      	beq.n	8003fd2 <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a54      	ldr	r2, [pc, #336]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d00a      	beq.n	8003fcc <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a53      	ldr	r2, [pc, #332]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d102      	bne.n	8003fc6 <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003fc0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003fc4:	e01e      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fc6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fca:	e01b      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fcc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003fd0:	e018      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fd2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003fd6:	e015      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fd8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003fdc:	e012      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fe2:	e00f      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fe4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fe8:	e00c      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fee:	e009      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ff0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ff4:	e006      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ff6:	2304      	movs	r3, #4
 8003ff8:	e004      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ffa:	2304      	movs	r3, #4
 8003ffc:	e002      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ffe:	2304      	movs	r3, #4
 8004000:	e000      	b.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004002:	2304      	movs	r3, #4
 8004004:	4a41      	ldr	r2, [pc, #260]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8004006:	6093      	str	r3, [r2, #8]
 8004008:	e0ea      	b.n	80041e0 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	461a      	mov	r2, r3
 8004010:	4b40      	ldr	r3, [pc, #256]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8004012:	429a      	cmp	r2, r3
 8004014:	f240 8084 	bls.w	8004120 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a2f      	ldr	r2, [pc, #188]	; (80040dc <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d07a      	beq.n	8004118 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a2e      	ldr	r2, [pc, #184]	; (80040e0 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d050      	beq.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a2c      	ldr	r2, [pc, #176]	; (80040e4 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d049      	beq.n	80040ca <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a2b      	ldr	r2, [pc, #172]	; (80040e8 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d042      	beq.n	80040c6 <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a29      	ldr	r2, [pc, #164]	; (80040ec <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d03a      	beq.n	80040c0 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a28      	ldr	r2, [pc, #160]	; (80040f0 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d032      	beq.n	80040ba <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a26      	ldr	r2, [pc, #152]	; (80040f4 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d02a      	beq.n	80040b4 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a25      	ldr	r2, [pc, #148]	; (80040f8 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d022      	beq.n	80040ae <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a23      	ldr	r2, [pc, #140]	; (80040fc <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d01a      	beq.n	80040a8 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a22      	ldr	r2, [pc, #136]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d012      	beq.n	80040a2 <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a20      	ldr	r2, [pc, #128]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d00a      	beq.n	800409c <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a1f      	ldr	r2, [pc, #124]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d102      	bne.n	8004096 <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8004090:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004094:	e041      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004096:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800409a:	e03e      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800409c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040a0:	e03b      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040a6:	e038      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040ac:	e035      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040b2:	e032      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040b8:	e02f      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040be:	e02c      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040c4:	e029      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040c6:	2304      	movs	r3, #4
 80040c8:	e027      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ca:	2304      	movs	r3, #4
 80040cc:	e025      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ce:	2304      	movs	r3, #4
 80040d0:	e023      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040d2:	bf00      	nop
 80040d4:	40026000 	.word	0x40026000
 80040d8:	40026458 	.word	0x40026458
 80040dc:	40026010 	.word	0x40026010
 80040e0:	40026410 	.word	0x40026410
 80040e4:	40026070 	.word	0x40026070
 80040e8:	40026470 	.word	0x40026470
 80040ec:	40026028 	.word	0x40026028
 80040f0:	40026428 	.word	0x40026428
 80040f4:	40026088 	.word	0x40026088
 80040f8:	40026488 	.word	0x40026488
 80040fc:	40026040 	.word	0x40026040
 8004100:	40026440 	.word	0x40026440
 8004104:	400260a0 	.word	0x400260a0
 8004108:	400264a0 	.word	0x400264a0
 800410c:	40026400 	.word	0x40026400
 8004110:	400260b8 	.word	0x400260b8
 8004114:	40026058 	.word	0x40026058
 8004118:	2304      	movs	r3, #4
 800411a:	4a94      	ldr	r2, [pc, #592]	; (800436c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 800411c:	60d3      	str	r3, [r2, #12]
 800411e:	e05f      	b.n	80041e0 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a92      	ldr	r2, [pc, #584]	; (8004370 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d057      	beq.n	80041da <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a91      	ldr	r2, [pc, #580]	; (8004374 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d050      	beq.n	80041d6 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a8f      	ldr	r2, [pc, #572]	; (8004378 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d049      	beq.n	80041d2 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a8e      	ldr	r2, [pc, #568]	; (800437c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d042      	beq.n	80041ce <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a8c      	ldr	r2, [pc, #560]	; (8004380 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d03a      	beq.n	80041c8 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a8b      	ldr	r2, [pc, #556]	; (8004384 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d032      	beq.n	80041c2 <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a89      	ldr	r2, [pc, #548]	; (8004388 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d02a      	beq.n	80041bc <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a88      	ldr	r2, [pc, #544]	; (800438c <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d022      	beq.n	80041b6 <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a86      	ldr	r2, [pc, #536]	; (8004390 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d01a      	beq.n	80041b0 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a85      	ldr	r2, [pc, #532]	; (8004394 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d012      	beq.n	80041aa <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a83      	ldr	r2, [pc, #524]	; (8004398 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d00a      	beq.n	80041a4 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a82      	ldr	r2, [pc, #520]	; (800439c <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d102      	bne.n	800419e <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8004198:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800419c:	e01e      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800419e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041a2:	e01b      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041a8:	e018      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041ae:	e015      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041b4:	e012      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041ba:	e00f      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041c0:	e00c      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041c6:	e009      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041cc:	e006      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041ce:	2304      	movs	r3, #4
 80041d0:	e004      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041d2:	2304      	movs	r3, #4
 80041d4:	e002      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041d6:	2304      	movs	r3, #4
 80041d8:	e000      	b.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041da:	2304      	movs	r3, #4
 80041dc:	4a63      	ldr	r2, [pc, #396]	; (800436c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80041de:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	461a      	mov	r2, r3
 80041e6:	4b6e      	ldr	r3, [pc, #440]	; (80043a0 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d95c      	bls.n	80042a6 <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a5f      	ldr	r2, [pc, #380]	; (8004370 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d053      	beq.n	800429e <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a5e      	ldr	r2, [pc, #376]	; (8004374 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d04c      	beq.n	800429a <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a5c      	ldr	r2, [pc, #368]	; (8004378 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d045      	beq.n	8004296 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a5b      	ldr	r2, [pc, #364]	; (800437c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d03e      	beq.n	8004292 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a59      	ldr	r2, [pc, #356]	; (8004380 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d037      	beq.n	800428e <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a58      	ldr	r2, [pc, #352]	; (8004384 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d030      	beq.n	800428a <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a56      	ldr	r2, [pc, #344]	; (8004388 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d029      	beq.n	8004286 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a55      	ldr	r2, [pc, #340]	; (800438c <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d022      	beq.n	8004282 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a53      	ldr	r2, [pc, #332]	; (8004390 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d01a      	beq.n	800427c <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a52      	ldr	r2, [pc, #328]	; (8004394 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d012      	beq.n	8004276 <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a50      	ldr	r2, [pc, #320]	; (8004398 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00a      	beq.n	8004270 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a4f      	ldr	r2, [pc, #316]	; (800439c <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d102      	bne.n	800426a <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8004264:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004268:	e01a      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800426a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800426e:	e017      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004270:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004274:	e014      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004276:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800427a:	e011      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800427c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004280:	e00e      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004282:	2340      	movs	r3, #64	; 0x40
 8004284:	e00c      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004286:	2340      	movs	r3, #64	; 0x40
 8004288:	e00a      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800428a:	2340      	movs	r3, #64	; 0x40
 800428c:	e008      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800428e:	2340      	movs	r3, #64	; 0x40
 8004290:	e006      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004292:	2301      	movs	r3, #1
 8004294:	e004      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004296:	2301      	movs	r3, #1
 8004298:	e002      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800429a:	2301      	movs	r3, #1
 800429c:	e000      	b.n	80042a0 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800429e:	2301      	movs	r3, #1
 80042a0:	4a40      	ldr	r2, [pc, #256]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 80042a2:	60d3      	str	r3, [r2, #12]
 80042a4:	e141      	b.n	800452a <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	4b3e      	ldr	r3, [pc, #248]	; (80043a8 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d97c      	bls.n	80043ac <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a2e      	ldr	r2, [pc, #184]	; (8004370 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d053      	beq.n	8004364 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a2c      	ldr	r2, [pc, #176]	; (8004374 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d04c      	beq.n	8004360 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a2b      	ldr	r2, [pc, #172]	; (8004378 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d045      	beq.n	800435c <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a29      	ldr	r2, [pc, #164]	; (800437c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d03e      	beq.n	8004358 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a28      	ldr	r2, [pc, #160]	; (8004380 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d037      	beq.n	8004354 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a26      	ldr	r2, [pc, #152]	; (8004384 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d030      	beq.n	8004350 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a25      	ldr	r2, [pc, #148]	; (8004388 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d029      	beq.n	800434c <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a23      	ldr	r2, [pc, #140]	; (800438c <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d022      	beq.n	8004348 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a22      	ldr	r2, [pc, #136]	; (8004390 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d01a      	beq.n	8004342 <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a20      	ldr	r2, [pc, #128]	; (8004394 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d012      	beq.n	800433c <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a1f      	ldr	r2, [pc, #124]	; (8004398 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d00a      	beq.n	8004336 <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a1d      	ldr	r2, [pc, #116]	; (800439c <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d102      	bne.n	8004330 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 800432a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800432e:	e01a      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004330:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004334:	e017      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004336:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800433a:	e014      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800433c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004340:	e011      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004342:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004346:	e00e      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004348:	2340      	movs	r3, #64	; 0x40
 800434a:	e00c      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800434c:	2340      	movs	r3, #64	; 0x40
 800434e:	e00a      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004350:	2340      	movs	r3, #64	; 0x40
 8004352:	e008      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004354:	2340      	movs	r3, #64	; 0x40
 8004356:	e006      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004358:	2301      	movs	r3, #1
 800435a:	e004      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800435c:	2301      	movs	r3, #1
 800435e:	e002      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004364:	2301      	movs	r3, #1
 8004366:	4a0f      	ldr	r2, [pc, #60]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8004368:	6093      	str	r3, [r2, #8]
 800436a:	e0de      	b.n	800452a <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800436c:	40026000 	.word	0x40026000
 8004370:	40026010 	.word	0x40026010
 8004374:	40026410 	.word	0x40026410
 8004378:	40026070 	.word	0x40026070
 800437c:	40026470 	.word	0x40026470
 8004380:	40026028 	.word	0x40026028
 8004384:	40026428 	.word	0x40026428
 8004388:	40026088 	.word	0x40026088
 800438c:	40026488 	.word	0x40026488
 8004390:	40026040 	.word	0x40026040
 8004394:	40026440 	.word	0x40026440
 8004398:	400260a0 	.word	0x400260a0
 800439c:	400264a0 	.word	0x400264a0
 80043a0:	40026458 	.word	0x40026458
 80043a4:	40026400 	.word	0x40026400
 80043a8:	400260b8 	.word	0x400260b8
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	461a      	mov	r2, r3
 80043b2:	4b78      	ldr	r3, [pc, #480]	; (8004594 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d95c      	bls.n	8004472 <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a76      	ldr	r2, [pc, #472]	; (8004598 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d053      	beq.n	800446a <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a75      	ldr	r2, [pc, #468]	; (800459c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d04c      	beq.n	8004466 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a73      	ldr	r2, [pc, #460]	; (80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d045      	beq.n	8004462 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a72      	ldr	r2, [pc, #456]	; (80045a4 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d03e      	beq.n	800445e <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a70      	ldr	r2, [pc, #448]	; (80045a8 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d037      	beq.n	800445a <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a6f      	ldr	r2, [pc, #444]	; (80045ac <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d030      	beq.n	8004456 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a6d      	ldr	r2, [pc, #436]	; (80045b0 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d029      	beq.n	8004452 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a6c      	ldr	r2, [pc, #432]	; (80045b4 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d022      	beq.n	800444e <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a6a      	ldr	r2, [pc, #424]	; (80045b8 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d01a      	beq.n	8004448 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a69      	ldr	r2, [pc, #420]	; (80045bc <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d012      	beq.n	8004442 <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a67      	ldr	r2, [pc, #412]	; (80045c0 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d00a      	beq.n	800443c <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a66      	ldr	r2, [pc, #408]	; (80045c4 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d102      	bne.n	8004436 <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8004430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004434:	e01a      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004436:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800443a:	e017      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800443c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004440:	e014      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004442:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004446:	e011      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004448:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800444c:	e00e      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800444e:	2340      	movs	r3, #64	; 0x40
 8004450:	e00c      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004452:	2340      	movs	r3, #64	; 0x40
 8004454:	e00a      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004456:	2340      	movs	r3, #64	; 0x40
 8004458:	e008      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800445a:	2340      	movs	r3, #64	; 0x40
 800445c:	e006      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800445e:	2301      	movs	r3, #1
 8004460:	e004      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004462:	2301      	movs	r3, #1
 8004464:	e002      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004466:	2301      	movs	r3, #1
 8004468:	e000      	b.n	800446c <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800446a:	2301      	movs	r3, #1
 800446c:	4a56      	ldr	r2, [pc, #344]	; (80045c8 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800446e:	60d3      	str	r3, [r2, #12]
 8004470:	e05b      	b.n	800452a <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a48      	ldr	r2, [pc, #288]	; (8004598 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d053      	beq.n	8004524 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a46      	ldr	r2, [pc, #280]	; (800459c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d04c      	beq.n	8004520 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a45      	ldr	r2, [pc, #276]	; (80045a0 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d045      	beq.n	800451c <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a43      	ldr	r2, [pc, #268]	; (80045a4 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d03e      	beq.n	8004518 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a42      	ldr	r2, [pc, #264]	; (80045a8 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d037      	beq.n	8004514 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a40      	ldr	r2, [pc, #256]	; (80045ac <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d030      	beq.n	8004510 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a3f      	ldr	r2, [pc, #252]	; (80045b0 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d029      	beq.n	800450c <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a3d      	ldr	r2, [pc, #244]	; (80045b4 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d022      	beq.n	8004508 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a3c      	ldr	r2, [pc, #240]	; (80045b8 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d01a      	beq.n	8004502 <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a3a      	ldr	r2, [pc, #232]	; (80045bc <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d012      	beq.n	80044fc <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a39      	ldr	r2, [pc, #228]	; (80045c0 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d00a      	beq.n	80044f6 <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a37      	ldr	r2, [pc, #220]	; (80045c4 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d102      	bne.n	80044f0 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 80044ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044ee:	e01a      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80044f4:	e017      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044fa:	e014      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004500:	e011      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004502:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004506:	e00e      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004508:	2340      	movs	r3, #64	; 0x40
 800450a:	e00c      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800450c:	2340      	movs	r3, #64	; 0x40
 800450e:	e00a      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004510:	2340      	movs	r3, #64	; 0x40
 8004512:	e008      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004514:	2340      	movs	r3, #64	; 0x40
 8004516:	e006      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004518:	2301      	movs	r3, #1
 800451a:	e004      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800451c:	2301      	movs	r3, #1
 800451e:	e002      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004520:	2301      	movs	r3, #1
 8004522:	e000      	b.n	8004526 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004524:	2301      	movs	r3, #1
 8004526:	4a28      	ldr	r2, [pc, #160]	; (80045c8 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004528:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f042 0216 	orr.w	r2, r2, #22
 8004538:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	695a      	ldr	r2, [r3, #20]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004548:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	2b00      	cmp	r3, #0
 8004550:	d103      	bne.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f042 0208 	orr.w	r2, r2, #8
 8004568:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0201 	orr.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	e005      	b.n	8004588 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004584:	2302      	movs	r3, #2
 8004586:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8004588:	7dfb      	ldrb	r3, [r7, #23]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	40026058 	.word	0x40026058
 8004598:	40026010 	.word	0x40026010
 800459c:	40026410 	.word	0x40026410
 80045a0:	40026070 	.word	0x40026070
 80045a4:	40026470 	.word	0x40026470
 80045a8:	40026028 	.word	0x40026028
 80045ac:	40026428 	.word	0x40026428
 80045b0:	40026088 	.word	0x40026088
 80045b4:	40026488 	.word	0x40026488
 80045b8:	40026040 	.word	0x40026040
 80045bc:	40026440 	.word	0x40026440
 80045c0:	400260a0 	.word	0x400260a0
 80045c4:	400264a0 	.word	0x400264a0
 80045c8:	40026000 	.word	0x40026000

080045cc <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	2b40      	cmp	r3, #64	; 0x40
 80045e8:	d108      	bne.n	80045fc <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045fa:	e007      	b.n	800460c <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	60da      	str	r2, [r3, #12]
}
 800460c:	bf00      	nop
 800460e:	3714      	adds	r7, #20
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b088      	sub	sp, #32
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004620:	2300      	movs	r3, #0
 8004622:	61fb      	str	r3, [r7, #28]
 8004624:	2300      	movs	r3, #0
 8004626:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004628:	4baa      	ldr	r3, [pc, #680]	; (80048d4 <HAL_ETH_Init+0x2bc>)
 800462a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004630:	2300      	movs	r3, #0
 8004632:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e183      	b.n	8004946 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d106      	bne.n	8004658 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f004 f942 	bl	80088dc <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004658:	2300      	movs	r3, #0
 800465a:	60bb      	str	r3, [r7, #8]
 800465c:	4b9e      	ldr	r3, [pc, #632]	; (80048d8 <HAL_ETH_Init+0x2c0>)
 800465e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004660:	4a9d      	ldr	r2, [pc, #628]	; (80048d8 <HAL_ETH_Init+0x2c0>)
 8004662:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004666:	6453      	str	r3, [r2, #68]	; 0x44
 8004668:	4b9b      	ldr	r3, [pc, #620]	; (80048d8 <HAL_ETH_Init+0x2c0>)
 800466a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800466c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004670:	60bb      	str	r3, [r7, #8]
 8004672:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004674:	4b99      	ldr	r3, [pc, #612]	; (80048dc <HAL_ETH_Init+0x2c4>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	4a98      	ldr	r2, [pc, #608]	; (80048dc <HAL_ETH_Init+0x2c4>)
 800467a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800467e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004680:	4b96      	ldr	r3, [pc, #600]	; (80048dc <HAL_ETH_Init+0x2c4>)
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	4994      	ldr	r1, [pc, #592]	; (80048dc <HAL_ETH_Init+0x2c4>)
 800468a:	4313      	orrs	r3, r2
 800468c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f042 0201 	orr.w	r2, r2, #1
 80046a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046a4:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80046a6:	f7fe f903 	bl	80028b0 <HAL_GetTick>
 80046aa:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80046ac:	e011      	b.n	80046d2 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80046ae:	f7fe f8ff 	bl	80028b0 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80046bc:	d909      	bls.n	80046d2 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2203      	movs	r2, #3
 80046c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e139      	b.n	8004946 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0301 	and.w	r3, r3, #1
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1e4      	bne.n	80046ae <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	f023 031c 	bic.w	r3, r3, #28
 80046f2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80046f4:	f003 fa16 	bl	8007b24 <HAL_RCC_GetHCLKFreq>
 80046f8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	4a78      	ldr	r2, [pc, #480]	; (80048e0 <HAL_ETH_Init+0x2c8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d908      	bls.n	8004714 <HAL_ETH_Init+0xfc>
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	4a77      	ldr	r2, [pc, #476]	; (80048e4 <HAL_ETH_Init+0x2cc>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d804      	bhi.n	8004714 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	f043 0308 	orr.w	r3, r3, #8
 8004710:	61fb      	str	r3, [r7, #28]
 8004712:	e027      	b.n	8004764 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	4a73      	ldr	r2, [pc, #460]	; (80048e4 <HAL_ETH_Init+0x2cc>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d908      	bls.n	800472e <HAL_ETH_Init+0x116>
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	4a6d      	ldr	r2, [pc, #436]	; (80048d4 <HAL_ETH_Init+0x2bc>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d204      	bcs.n	800472e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f043 030c 	orr.w	r3, r3, #12
 800472a:	61fb      	str	r3, [r7, #28]
 800472c:	e01a      	b.n	8004764 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	4a68      	ldr	r2, [pc, #416]	; (80048d4 <HAL_ETH_Init+0x2bc>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d303      	bcc.n	800473e <HAL_ETH_Init+0x126>
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	4a6b      	ldr	r2, [pc, #428]	; (80048e8 <HAL_ETH_Init+0x2d0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d911      	bls.n	8004762 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	4a69      	ldr	r2, [pc, #420]	; (80048e8 <HAL_ETH_Init+0x2d0>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d908      	bls.n	8004758 <HAL_ETH_Init+0x140>
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	4a68      	ldr	r2, [pc, #416]	; (80048ec <HAL_ETH_Init+0x2d4>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d804      	bhi.n	8004758 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	f043 0304 	orr.w	r3, r3, #4
 8004754:	61fb      	str	r3, [r7, #28]
 8004756:	e005      	b.n	8004764 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f043 0310 	orr.w	r3, r3, #16
 800475e:	61fb      	str	r3, [r7, #28]
 8004760:	e000      	b.n	8004764 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004762:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800476c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004770:	2100      	movs	r1, #0
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fc1d 	bl	8004fb2 <HAL_ETH_WritePHYRegister>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00b      	beq.n	8004796 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004782:	6939      	ldr	r1, [r7, #16]
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 fdd3 	bl	8005330 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e0d7      	b.n	8004946 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004796:	20ff      	movs	r0, #255	; 0xff
 8004798:	f7fe f896 	bl	80028c8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 80a5 	beq.w	80048f0 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80047a6:	f7fe f883 	bl	80028b0 <HAL_GetTick>
 80047aa:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80047ac:	f107 030c 	add.w	r3, r7, #12
 80047b0:	461a      	mov	r2, r3
 80047b2:	2101      	movs	r1, #1
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 fb94 	bl	8004ee2 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80047ba:	f7fe f879 	bl	80028b0 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d90f      	bls.n	80047ec <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80047d0:	6939      	ldr	r1, [r7, #16]
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fdac 	bl	8005330 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e0ac      	b.n	8004946 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f003 0304 	and.w	r3, r3, #4
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0da      	beq.n	80047ac <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80047f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80047fa:	2100      	movs	r1, #0
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 fbd8 	bl	8004fb2 <HAL_ETH_WritePHYRegister>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00b      	beq.n	8004820 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800480c:	6939      	ldr	r1, [r7, #16]
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fd8e 	bl	8005330 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800481c:	2301      	movs	r3, #1
 800481e:	e092      	b.n	8004946 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004820:	f7fe f846 	bl	80028b0 <HAL_GetTick>
 8004824:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004826:	f107 030c 	add.w	r3, r7, #12
 800482a:	461a      	mov	r2, r3
 800482c:	2101      	movs	r1, #1
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fb57 	bl	8004ee2 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004834:	f7fe f83c 	bl	80028b0 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d90f      	bls.n	8004866 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800484a:	6939      	ldr	r1, [r7, #16]
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 fd6f 	bl	8005330 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e06f      	b.n	8004946 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0da      	beq.n	8004826 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004870:	f107 030c 	add.w	r3, r7, #12
 8004874:	461a      	mov	r2, r3
 8004876:	2110      	movs	r1, #16
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 fb32 	bl	8004ee2 <HAL_ETH_ReadPHYRegister>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00b      	beq.n	800489c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004888:	6939      	ldr	r1, [r7, #16]
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 fd50 	bl	8005330 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004898:	2301      	movs	r3, #1
 800489a:	e054      	b.n	8004946 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 0304 	and.w	r3, r3, #4
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d004      	beq.n	80048b0 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	e002      	b.n	80048b6 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	609a      	str	r2, [r3, #8]
 80048c6:	e035      	b.n	8004934 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80048ce:	609a      	str	r2, [r3, #8]
 80048d0:	e030      	b.n	8004934 <HAL_ETH_Init+0x31c>
 80048d2:	bf00      	nop
 80048d4:	03938700 	.word	0x03938700
 80048d8:	40023800 	.word	0x40023800
 80048dc:	40013800 	.word	0x40013800
 80048e0:	01312cff 	.word	0x01312cff
 80048e4:	02160ebf 	.word	0x02160ebf
 80048e8:	05f5e0ff 	.word	0x05f5e0ff
 80048ec:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	08db      	lsrs	r3, r3, #3
 80048f6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	085b      	lsrs	r3, r3, #1
 80048fe:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004900:	4313      	orrs	r3, r2
 8004902:	b29b      	uxth	r3, r3
 8004904:	461a      	mov	r2, r3
 8004906:	2100      	movs	r1, #0
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f000 fb52 	bl	8004fb2 <HAL_ETH_WritePHYRegister>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00b      	beq.n	800492c <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004918:	6939      	ldr	r1, [r7, #16]
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 fd08 	bl	8005330 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e00c      	b.n	8004946 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800492c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004930:	f7fd ffca 	bl	80028c8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004934:	6939      	ldr	r1, [r7, #16]
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 fcfa 	bl	8005330 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3720      	adds	r7, #32
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop

08004950 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
 800495c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004968:	2b01      	cmp	r3, #1
 800496a:	d101      	bne.n	8004970 <HAL_ETH_DMATxDescListInit+0x20>
 800496c:	2302      	movs	r3, #2
 800496e:	e052      	b.n	8004a16 <HAL_ETH_DMATxDescListInit+0xc6>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2202      	movs	r2, #2
 800497c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
 800498a:	e030      	b.n	80049ee <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	015b      	lsls	r3, r3, #5
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	4413      	add	r3, r2
 8004994:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800499c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80049a4:	fb02 f303 	mul.w	r3, r2, r3
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	4413      	add	r3, r2
 80049ac:	461a      	mov	r2, r3
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	69db      	ldr	r3, [r3, #28]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d105      	bne.n	80049c6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	3b01      	subs	r3, #1
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d208      	bcs.n	80049e2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	3301      	adds	r3, #1
 80049d4:	015b      	lsls	r3, r3, #5
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	4413      	add	r3, r2
 80049da:	461a      	mov	r2, r3
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	60da      	str	r2, [r3, #12]
 80049e0:	e002      	b.n	80049e8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	3301      	adds	r3, #1
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d3ca      	bcc.n	800498c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68ba      	ldr	r2, [r7, #8]
 80049fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a00:	3310      	adds	r3, #16
 8004a02:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	371c      	adds	r7, #28
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr

08004a22 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b087      	sub	sp, #28
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	60f8      	str	r0, [r7, #12]
 8004a2a:	60b9      	str	r1, [r7, #8]
 8004a2c:	607a      	str	r2, [r7, #4]
 8004a2e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004a30:	2300      	movs	r3, #0
 8004a32:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d101      	bne.n	8004a42 <HAL_ETH_DMARxDescListInit+0x20>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	e056      	b.n	8004af0 <HAL_ETH_DMARxDescListInit+0xce>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	68ba      	ldr	r2, [r7, #8]
 8004a56:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004a58:	2300      	movs	r3, #0
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	e034      	b.n	8004ac8 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	015b      	lsls	r3, r3, #5
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	4413      	add	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a6e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004a76:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004a7e:	fb02 f303 	mul.w	r3, r2, r3
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	4413      	add	r3, r2
 8004a86:	461a      	mov	r2, r3
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d105      	bne.n	8004aa0 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d208      	bcs.n	8004abc <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	3301      	adds	r3, #1
 8004aae:	015b      	lsls	r3, r3, #5
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	60da      	str	r2, [r3, #12]
 8004aba:	e002      	b.n	8004ac2 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	617b      	str	r3, [r7, #20]
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d3c6      	bcc.n	8004a5e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68ba      	ldr	r2, [r7, #8]
 8004ad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ada:	330c      	adds	r3, #12
 8004adc:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	371c      	adds	r7, #28
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	2300      	movs	r3, #0
 8004b10:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d101      	bne.n	8004b20 <HAL_ETH_TransmitFrame+0x24>
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	e0cd      	b.n	8004cbc <HAL_ETH_TransmitFrame+0x1c0>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d109      	bne.n	8004b4a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004b46:	2301      	movs	r3, #1
 8004b48:	e0b8      	b.n	8004cbc <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	da09      	bge.n	8004b68 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2212      	movs	r2, #18
 8004b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e0a9      	b.n	8004cbc <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d915      	bls.n	8004b9e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	4a54      	ldr	r2, [pc, #336]	; (8004cc8 <HAL_ETH_TransmitFrame+0x1cc>)
 8004b76:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7a:	0a9b      	lsrs	r3, r3, #10
 8004b7c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	4b51      	ldr	r3, [pc, #324]	; (8004cc8 <HAL_ETH_TransmitFrame+0x1cc>)
 8004b82:	fba3 1302 	umull	r1, r3, r3, r2
 8004b86:	0a9b      	lsrs	r3, r3, #10
 8004b88:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004b8c:	fb01 f303 	mul.w	r3, r1, r3
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d005      	beq.n	8004ba2 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	617b      	str	r3, [r7, #20]
 8004b9c:	e001      	b.n	8004ba2 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d11c      	bne.n	8004be2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004bb6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004bc2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004bd2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	62da      	str	r2, [r3, #44]	; 0x2c
 8004be0:	e04b      	b.n	8004c7a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004be2:	2300      	movs	r3, #0
 8004be4:	613b      	str	r3, [r7, #16]
 8004be6:	e044      	b.n	8004c72 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004bf6:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d107      	bne.n	8004c0e <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c08:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004c0c:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c12:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004c16:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d116      	bne.n	8004c50 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004c30:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	4a25      	ldr	r2, [pc, #148]	; (8004ccc <HAL_ETH_TransmitFrame+0x1d0>)
 8004c36:	fb02 f203 	mul.w	r2, r2, r3
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004c42:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004c4e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c5e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	461a      	mov	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	3301      	adds	r3, #1
 8004c70:	613b      	str	r3, [r7, #16]
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d3b6      	bcc.n	8004be8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c82:	3314      	adds	r3, #20
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0304 	and.w	r3, r3, #4
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00d      	beq.n	8004caa <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c96:	3314      	adds	r3, #20
 8004c98:	2204      	movs	r2, #4
 8004c9a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ca4:	3304      	adds	r3, #4
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	371c      	adds	r7, #28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	ac02b00b 	.word	0xac02b00b
 8004ccc:	fffffa0c 	.word	0xfffffa0c

08004cd0 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d101      	bne.n	8004cea <HAL_ETH_GetReceivedFrame+0x1a>
 8004ce6:	2302      	movs	r3, #2
 8004ce8:	e070      	b.n	8004dcc <HAL_ETH_GetReceivedFrame+0xfc>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	db5a      	blt.n	8004dba <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d030      	beq.n	8004d74 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d16:	1c5a      	adds	r2, r3, #1
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d103      	bne.n	8004d2c <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	0c1b      	lsrs	r3, r3, #16
 8004d3c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004d40:	3b04      	subs	r3, #4
 8004d42:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	689a      	ldr	r2, [r3, #8]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8004d70:	2300      	movs	r3, #0
 8004d72:	e02b      	b.n	8004dcc <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d010      	beq.n	8004da4 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	629a      	str	r2, [r3, #40]	; 0x28
 8004da2:	e00a      	b.n	8004dba <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da8:	1c5a      	adds	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	461a      	mov	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3714      	adds	r7, #20
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004de8:	3314      	adds	r3, #20
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df0:	2b40      	cmp	r3, #64	; 0x40
 8004df2:	d112      	bne.n	8004e1a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 f860 	bl	8004eba <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e02:	3314      	adds	r3, #20
 8004e04:	2240      	movs	r2, #64	; 0x40
 8004e06:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e18:	e01b      	b.n	8004e52 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e22:	3314      	adds	r3, #20
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d111      	bne.n	8004e52 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 f839 	bl	8004ea6 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e3c:	3314      	adds	r3, #20
 8004e3e:	2201      	movs	r2, #1
 8004e40:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e5a:	3314      	adds	r3, #20
 8004e5c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004e60:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e6a:	3314      	adds	r3, #20
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e76:	d112      	bne.n	8004e9e <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 f828 	bl	8004ece <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e86:	3314      	adds	r3, #20
 8004e88:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e8c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004e9e:	bf00      	nop
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004ea6:	b480      	push	{r7}
 8004ea8:	b083      	sub	sp, #12
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004eae:	bf00      	nop
 8004eb0:	370c      	adds	r7, #12
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b083      	sub	sp, #12
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004ec2:	bf00      	nop
 8004ec4:	370c      	adds	r7, #12
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b083      	sub	sp, #12
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b086      	sub	sp, #24
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	60f8      	str	r0, [r7, #12]
 8004eea:	460b      	mov	r3, r1
 8004eec:	607a      	str	r2, [r7, #4]
 8004eee:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	2b82      	cmp	r3, #130	; 0x82
 8004f02:	d101      	bne.n	8004f08 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004f04:	2302      	movs	r3, #2
 8004f06:	e050      	b.n	8004faa <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2282      	movs	r2, #130	; 0x82
 8004f0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f003 031c 	and.w	r3, r3, #28
 8004f1e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8a1b      	ldrh	r3, [r3, #16]
 8004f24:	02db      	lsls	r3, r3, #11
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004f2e:	897b      	ldrh	r3, [r7, #10]
 8004f30:	019b      	lsls	r3, r3, #6
 8004f32:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f023 0302 	bic.w	r3, r3, #2
 8004f42:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f043 0301 	orr.w	r3, r3, #1
 8004f4a:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004f54:	f7fd fcac 	bl	80028b0 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f5a:	e015      	b.n	8004f88 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004f5c:	f7fd fca8 	bl	80028b0 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f6a:	d309      	bcc.n	8004f80 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e014      	b.n	8004faa <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1e4      	bne.n	8004f5c <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3718      	adds	r7, #24
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b086      	sub	sp, #24
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	460b      	mov	r3, r1
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b42      	cmp	r3, #66	; 0x42
 8004fd2:	d101      	bne.n	8004fd8 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	e04e      	b.n	8005076 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2242      	movs	r2, #66	; 0x42
 8004fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f003 031c 	and.w	r3, r3, #28
 8004fee:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8a1b      	ldrh	r3, [r3, #16]
 8004ff4:	02db      	lsls	r3, r3, #11
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8004ffe:	897b      	ldrh	r3, [r7, #10]
 8005000:	019b      	lsls	r3, r3, #6
 8005002:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	4313      	orrs	r3, r2
 800500a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	f043 0302 	orr.w	r3, r3, #2
 8005012:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f043 0301 	orr.w	r3, r3, #1
 800501a:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800502e:	f7fd fc3f 	bl	80028b0 <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005034:	e015      	b.n	8005062 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8005036:	f7fd fc3b 	bl	80028b0 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005044:	d309      	bcc.n	800505a <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2201      	movs	r2, #1
 800504a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e00d      	b.n	8005076 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1e4      	bne.n	8005036 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800507e:	b580      	push	{r7, lr}
 8005080:	b082      	sub	sp, #8
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_ETH_Start+0x16>
 8005090:	2302      	movs	r3, #2
 8005092:	e01f      	b.n	80050d4 <HAL_ETH_Start+0x56>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 fb45 	bl	8005734 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fb7c 	bl	80057a8 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fc13 	bl	80058dc <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fbb0 	bl	800581c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 fbdd 	bl	800587c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d101      	bne.n	80050f2 <HAL_ETH_Stop+0x16>
 80050ee:	2302      	movs	r3, #2
 80050f0:	e01f      	b.n	8005132 <HAL_ETH_Stop+0x56>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2202      	movs	r2, #2
 80050fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 fba2 	bl	800584c <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 fbcf 	bl	80058ac <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 fb67 	bl	80057e2 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 fbe1 	bl	80058dc <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fb27 	bl	800576e <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
	...

0800513c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8005146:	2300      	movs	r3, #0
 8005148:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_ETH_ConfigMAC+0x1c>
 8005154:	2302      	movs	r3, #2
 8005156:	e0e4      	b.n	8005322 <HAL_ETH_ConfigMAC+0x1e6>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 80b1 	beq.w	80052d2 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	4b6c      	ldr	r3, [pc, #432]	; (800532c <HAL_ETH_ConfigMAC+0x1f0>)
 800517c:	4013      	ands	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005188:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 800518e:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8005194:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 800519a:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 80051a0:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 80051a6:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 80051ac:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 80051b2:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 80051b8:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 80051be:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 80051c4:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 80051ca:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80051e2:	2001      	movs	r0, #1
 80051e4:	f7fd fb70 	bl	80028c8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80051f8:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80051fe:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8005204:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800520a:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8005210:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8005216:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8005222:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005224:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800522e:	2001      	movs	r0, #1
 8005230:	f7fd fb4a 	bl	80028c8 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	683a      	ldr	r2, [r7, #0]
 8005242:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005244:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	683a      	ldr	r2, [r7, #0]
 800524c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800524e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800525e:	4013      	ands	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005266:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800526c:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8005272:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8005278:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800527e:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8005284:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	4313      	orrs	r3, r2
 800528a:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800529c:	2001      	movs	r0, #1
 800529e:	f7fd fb13 	bl	80028c8 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69db      	ldr	r3, [r3, #28]
 80052c0:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80052c2:	2001      	movs	r0, #1
 80052c4:	f7fd fb00 	bl	80028c8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	61da      	str	r2, [r3, #28]
 80052d0:	e01e      	b.n	8005310 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80052e0:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689a      	ldr	r2, [r3, #8]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005302:	2001      	movs	r0, #1
 8005304:	f7fd fae0 	bl	80028c8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	ff20810f 	.word	0xff20810f

08005330 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b0b0      	sub	sp, #192	; 0xc0
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d007      	beq.n	8005356 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800534c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005354:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8005356:	2300      	movs	r3, #0
 8005358:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800535a:	2300      	movs	r3, #0
 800535c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800535e:	2300      	movs	r3, #0
 8005360:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005362:	2300      	movs	r3, #0
 8005364:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8005366:	2300      	movs	r3, #0
 8005368:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800536a:	2300      	movs	r3, #0
 800536c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d103      	bne.n	800537e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8005376:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800537a:	663b      	str	r3, [r7, #96]	; 0x60
 800537c:	e001      	b.n	8005382 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800537e:	2300      	movs	r3, #0
 8005380:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005382:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005386:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005388:	2300      	movs	r3, #0
 800538a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800538c:	2300      	movs	r3, #0
 800538e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005390:	2300      	movs	r3, #0
 8005392:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005394:	2300      	movs	r3, #0
 8005396:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8005398:	2300      	movs	r3, #0
 800539a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800539c:	2340      	movs	r3, #64	; 0x40
 800539e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80053a0:	2300      	movs	r3, #0
 80053a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80053a6:	2300      	movs	r3, #0
 80053a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80053ac:	2300      	movs	r3, #0
 80053ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80053b2:	2300      	movs	r3, #0
 80053b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80053b8:	2300      	movs	r3, #0
 80053ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80053be:	2300      	movs	r3, #0
 80053c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80053c4:	2300      	movs	r3, #0
 80053c6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80053d0:	2380      	movs	r3, #128	; 0x80
 80053d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80053d6:	2300      	movs	r3, #0
 80053d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80053dc:	2300      	movs	r3, #0
 80053de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80053e8:	2300      	movs	r3, #0
 80053ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80053ee:	2300      	movs	r3, #0
 80053f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80053f4:	2300      	movs	r3, #0
 80053f6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005404:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005408:	4bac      	ldr	r3, [pc, #688]	; (80056bc <ETH_MACDMAConfig+0x38c>)
 800540a:	4013      	ands	r3, r2
 800540c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005410:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8005412:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005414:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8005416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8005418:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800541a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 800541c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8005422:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005424:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8005426:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8005428:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800542a:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8005430:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8005432:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005434:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8005436:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8005438:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800543a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 800543c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800543e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005440:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8005442:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005444:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005446:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800544a:	4313      	orrs	r3, r2
 800544c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005458:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005464:	2001      	movs	r0, #1
 8005466:	f7fd fa2f 	bl	80028c8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005472:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005474:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005476:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005478:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800547a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800547c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800547e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005482:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005484:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8005488:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800548a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800548e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005490:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005494:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005498:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80054a0:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80054a2:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80054ae:	2001      	movs	r0, #1
 80054b0:	f7fd fa0a 	bl	80028c8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054bc:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80054c6:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80054d0:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80054dc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054e0:	f64f 7341 	movw	r3, #65345	; 0xff41
 80054e4:	4013      	ands	r3, r2
 80054e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80054ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80054ee:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80054f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80054f4:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80054f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80054fa:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 80054fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005500:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8005506:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005508:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800550c:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800550e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005520:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800552c:	2001      	movs	r0, #1
 800552e:	f7fd f9cb 	bl	80028c8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800553a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800553c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005540:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	69db      	ldr	r3, [r3, #28]
 8005552:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005556:	2001      	movs	r0, #1
 8005558:	f7fd f9b6 	bl	80028c8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005564:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8005566:	2300      	movs	r3, #0
 8005568:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800556a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800556e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005570:	2300      	movs	r3, #0
 8005572:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8005574:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005578:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800557a:	2300      	movs	r3, #0
 800557c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800557e:	2300      	movs	r3, #0
 8005580:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8005582:	2300      	movs	r3, #0
 8005584:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005586:	2300      	movs	r3, #0
 8005588:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800558a:	2304      	movs	r3, #4
 800558c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800558e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005592:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8005594:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005598:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800559a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800559e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80055a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80055a4:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80055a6:	2380      	movs	r3, #128	; 0x80
 80055a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80055ae:	2300      	movs	r3, #0
 80055b0:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055ba:	3318      	adds	r3, #24
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80055c2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055c6:	4b3e      	ldr	r3, [pc, #248]	; (80056c0 <ETH_MACDMAConfig+0x390>)
 80055c8:	4013      	ands	r3, r2
 80055ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80055ce:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80055d0:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80055d2:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80055d4:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80055d6:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80055d8:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80055da:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80055dc:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80055de:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80055e0:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80055e2:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80055e4:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80055e6:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80055ea:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80055ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80055ee:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80055f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055f4:	4313      	orrs	r3, r2
 80055f6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005602:	3318      	adds	r3, #24
 8005604:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005608:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005612:	3318      	adds	r3, #24
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800561a:	2001      	movs	r0, #1
 800561c:	f7fd f954 	bl	80028c8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005628:	3318      	adds	r3, #24
 800562a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800562e:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005630:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8005632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005634:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8005638:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800563a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800563c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800563e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8005640:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005642:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005644:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8005646:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005648:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800564a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005658:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005668:	2001      	movs	r0, #1
 800566a:	f7fd f92d 	bl	80028c8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005676:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800567a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d10f      	bne.n	80056a4 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800568c:	331c      	adds	r3, #28
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005698:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800569c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056a0:	331c      	adds	r3, #28
 80056a2:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	461a      	mov	r2, r3
 80056aa:	2100      	movs	r1, #0
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 f809 	bl	80056c4 <ETH_MACAddressConfig>
}
 80056b2:	bf00      	nop
 80056b4:	37c0      	adds	r7, #192	; 0xc0
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	ff20810f 	.word	0xff20810f
 80056c0:	f8de3f23 	.word	0xf8de3f23

080056c4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b087      	sub	sp, #28
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	3305      	adds	r3, #5
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	3204      	adds	r2, #4
 80056dc:	7812      	ldrb	r2, [r2, #0]
 80056de:	4313      	orrs	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	4b11      	ldr	r3, [pc, #68]	; (800572c <ETH_MACAddressConfig+0x68>)
 80056e6:	4413      	add	r3, r2
 80056e8:	461a      	mov	r2, r3
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	3303      	adds	r3, #3
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	061a      	lsls	r2, r3, #24
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3302      	adds	r3, #2
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	041b      	lsls	r3, r3, #16
 80056fe:	431a      	orrs	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	3301      	adds	r3, #1
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	021b      	lsls	r3, r3, #8
 8005708:	4313      	orrs	r3, r2
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	7812      	ldrb	r2, [r2, #0]
 800570e:	4313      	orrs	r3, r2
 8005710:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	4b06      	ldr	r3, [pc, #24]	; (8005730 <ETH_MACAddressConfig+0x6c>)
 8005716:	4413      	add	r3, r2
 8005718:	461a      	mov	r2, r3
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	6013      	str	r3, [r2, #0]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40028040 	.word	0x40028040
 8005730:	40028044 	.word	0x40028044

08005734 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0208 	orr.w	r2, r2, #8
 800574e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005758:	2001      	movs	r0, #1
 800575a:	f000 f8e9 	bl	8005930 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	601a      	str	r2, [r3, #0]
}
 8005766:	bf00      	nop
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005776:	2300      	movs	r3, #0
 8005778:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 0208 	bic.w	r2, r2, #8
 8005788:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005792:	2001      	movs	r0, #1
 8005794:	f000 f8cc 	bl	8005930 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	601a      	str	r2, [r3, #0]
}
 80057a0:	bf00      	nop
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80057b0:	2300      	movs	r3, #0
 80057b2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0204 	orr.w	r2, r2, #4
 80057c2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80057cc:	2001      	movs	r0, #1
 80057ce:	f000 f8af 	bl	8005930 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	601a      	str	r2, [r3, #0]
}
 80057da:	bf00      	nop
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b084      	sub	sp, #16
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80057ea:	2300      	movs	r3, #0
 80057ec:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0204 	bic.w	r2, r2, #4
 80057fc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005806:	2001      	movs	r0, #1
 8005808:	f000 f892 	bl	8005930 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	601a      	str	r2, [r3, #0]
}
 8005814:	bf00      	nop
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800582c:	3318      	adds	r3, #24
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005838:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800583c:	3318      	adds	r3, #24
 800583e:	601a      	str	r2, [r3, #0]
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800585c:	3318      	adds	r3, #24
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005868:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800586c:	3318      	adds	r3, #24
 800586e:	601a      	str	r2, [r3, #0]
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800588c:	3318      	adds	r3, #24
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f042 0202 	orr.w	r2, r2, #2
 8005898:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800589c:	3318      	adds	r3, #24
 800589e:	601a      	str	r2, [r3, #0]
}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058bc:	3318      	adds	r3, #24
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f022 0202 	bic.w	r2, r2, #2
 80058c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058cc:	3318      	adds	r3, #24
 80058ce:	601a      	str	r2, [r3, #0]
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80058e4:	2300      	movs	r3, #0
 80058e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058f0:	3318      	adds	r3, #24
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80058fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005900:	3318      	adds	r3, #24
 8005902:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800590c:	3318      	adds	r3, #24
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005912:	2001      	movs	r0, #1
 8005914:	f000 f80c 	bl	8005930 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005922:	3318      	adds	r3, #24
 8005924:	601a      	str	r2, [r3, #0]
}
 8005926:	bf00      	nop
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
	...

08005930 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005938:	4b0b      	ldr	r3, [pc, #44]	; (8005968 <ETH_Delay+0x38>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a0b      	ldr	r2, [pc, #44]	; (800596c <ETH_Delay+0x3c>)
 800593e:	fba2 2303 	umull	r2, r3, r2, r3
 8005942:	0a5b      	lsrs	r3, r3, #9
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	fb02 f303 	mul.w	r3, r2, r3
 800594a:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 800594c:	bf00      	nop
  } 
  while (Delay --);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	1e5a      	subs	r2, r3, #1
 8005952:	60fa      	str	r2, [r7, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1f9      	bne.n	800594c <ETH_Delay+0x1c>
}
 8005958:	bf00      	nop
 800595a:	bf00      	nop
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	20000074 	.word	0x20000074
 800596c:	10624dd3 	.word	0x10624dd3

08005970 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005970:	b480      	push	{r7}
 8005972:	b089      	sub	sp, #36	; 0x24
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800597a:	2300      	movs	r3, #0
 800597c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800597e:	2300      	movs	r3, #0
 8005980:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005982:	2300      	movs	r3, #0
 8005984:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005986:	2300      	movs	r3, #0
 8005988:	61fb      	str	r3, [r7, #28]
 800598a:	e16b      	b.n	8005c64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800598c:	2201      	movs	r2, #1
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	fa02 f303 	lsl.w	r3, r2, r3
 8005994:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	697a      	ldr	r2, [r7, #20]
 800599c:	4013      	ands	r3, r2
 800599e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	f040 815a 	bne.w	8005c5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f003 0303 	and.w	r3, r3, #3
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d005      	beq.n	80059c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d130      	bne.n	8005a24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	2203      	movs	r2, #3
 80059ce:	fa02 f303 	lsl.w	r3, r2, r3
 80059d2:	43db      	mvns	r3, r3
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	4013      	ands	r3, r2
 80059d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	fa02 f303 	lsl.w	r3, r2, r3
 80059e6:	69ba      	ldr	r2, [r7, #24]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059f8:	2201      	movs	r2, #1
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43db      	mvns	r3, r3
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	4013      	ands	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	091b      	lsrs	r3, r3, #4
 8005a0e:	f003 0201 	and.w	r2, r3, #1
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f003 0303 	and.w	r3, r3, #3
 8005a2c:	2b03      	cmp	r3, #3
 8005a2e:	d017      	beq.n	8005a60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	2203      	movs	r2, #3
 8005a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a40:	43db      	mvns	r3, r3
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	4013      	ands	r3, r2
 8005a46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	689a      	ldr	r2, [r3, #8]
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	fa02 f303 	lsl.w	r3, r2, r3
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f003 0303 	and.w	r3, r3, #3
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d123      	bne.n	8005ab4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	08da      	lsrs	r2, r3, #3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	3208      	adds	r2, #8
 8005a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	f003 0307 	and.w	r3, r3, #7
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	220f      	movs	r2, #15
 8005a84:	fa02 f303 	lsl.w	r3, r2, r3
 8005a88:	43db      	mvns	r3, r3
 8005a8a:	69ba      	ldr	r2, [r7, #24]
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	f003 0307 	and.w	r3, r3, #7
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	08da      	lsrs	r2, r3, #3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3208      	adds	r2, #8
 8005aae:	69b9      	ldr	r1, [r7, #24]
 8005ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	005b      	lsls	r3, r3, #1
 8005abe:	2203      	movs	r2, #3
 8005ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f003 0203 	and.w	r2, r3, #3
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8005adc:	69ba      	ldr	r2, [r7, #24]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	69ba      	ldr	r2, [r7, #24]
 8005ae6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f000 80b4 	beq.w	8005c5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005af6:	2300      	movs	r3, #0
 8005af8:	60fb      	str	r3, [r7, #12]
 8005afa:	4b60      	ldr	r3, [pc, #384]	; (8005c7c <HAL_GPIO_Init+0x30c>)
 8005afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005afe:	4a5f      	ldr	r2, [pc, #380]	; (8005c7c <HAL_GPIO_Init+0x30c>)
 8005b00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b04:	6453      	str	r3, [r2, #68]	; 0x44
 8005b06:	4b5d      	ldr	r3, [pc, #372]	; (8005c7c <HAL_GPIO_Init+0x30c>)
 8005b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b12:	4a5b      	ldr	r2, [pc, #364]	; (8005c80 <HAL_GPIO_Init+0x310>)
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	089b      	lsrs	r3, r3, #2
 8005b18:	3302      	adds	r3, #2
 8005b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	220f      	movs	r2, #15
 8005b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2e:	43db      	mvns	r3, r3
 8005b30:	69ba      	ldr	r2, [r7, #24]
 8005b32:	4013      	ands	r3, r2
 8005b34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a52      	ldr	r2, [pc, #328]	; (8005c84 <HAL_GPIO_Init+0x314>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d02b      	beq.n	8005b96 <HAL_GPIO_Init+0x226>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a51      	ldr	r2, [pc, #324]	; (8005c88 <HAL_GPIO_Init+0x318>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d025      	beq.n	8005b92 <HAL_GPIO_Init+0x222>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a50      	ldr	r2, [pc, #320]	; (8005c8c <HAL_GPIO_Init+0x31c>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d01f      	beq.n	8005b8e <HAL_GPIO_Init+0x21e>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a4f      	ldr	r2, [pc, #316]	; (8005c90 <HAL_GPIO_Init+0x320>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d019      	beq.n	8005b8a <HAL_GPIO_Init+0x21a>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a4e      	ldr	r2, [pc, #312]	; (8005c94 <HAL_GPIO_Init+0x324>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d013      	beq.n	8005b86 <HAL_GPIO_Init+0x216>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a4d      	ldr	r2, [pc, #308]	; (8005c98 <HAL_GPIO_Init+0x328>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d00d      	beq.n	8005b82 <HAL_GPIO_Init+0x212>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a4c      	ldr	r2, [pc, #304]	; (8005c9c <HAL_GPIO_Init+0x32c>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d007      	beq.n	8005b7e <HAL_GPIO_Init+0x20e>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a4b      	ldr	r2, [pc, #300]	; (8005ca0 <HAL_GPIO_Init+0x330>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d101      	bne.n	8005b7a <HAL_GPIO_Init+0x20a>
 8005b76:	2307      	movs	r3, #7
 8005b78:	e00e      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b7a:	2308      	movs	r3, #8
 8005b7c:	e00c      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b7e:	2306      	movs	r3, #6
 8005b80:	e00a      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b82:	2305      	movs	r3, #5
 8005b84:	e008      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b86:	2304      	movs	r3, #4
 8005b88:	e006      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e004      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b8e:	2302      	movs	r3, #2
 8005b90:	e002      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b92:	2301      	movs	r3, #1
 8005b94:	e000      	b.n	8005b98 <HAL_GPIO_Init+0x228>
 8005b96:	2300      	movs	r3, #0
 8005b98:	69fa      	ldr	r2, [r7, #28]
 8005b9a:	f002 0203 	and.w	r2, r2, #3
 8005b9e:	0092      	lsls	r2, r2, #2
 8005ba0:	4093      	lsls	r3, r2
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ba8:	4935      	ldr	r1, [pc, #212]	; (8005c80 <HAL_GPIO_Init+0x310>)
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	089b      	lsrs	r3, r3, #2
 8005bae:	3302      	adds	r3, #2
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bb6:	4b3b      	ldr	r3, [pc, #236]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	43db      	mvns	r3, r3
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005bd2:	69ba      	ldr	r2, [r7, #24]
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005bda:	4a32      	ldr	r2, [pc, #200]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005be0:	4b30      	ldr	r3, [pc, #192]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	43db      	mvns	r3, r3
 8005bea:	69ba      	ldr	r2, [r7, #24]
 8005bec:	4013      	ands	r3, r2
 8005bee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d003      	beq.n	8005c04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c04:	4a27      	ldr	r2, [pc, #156]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c0a:	4b26      	ldr	r3, [pc, #152]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	43db      	mvns	r3, r3
 8005c14:	69ba      	ldr	r2, [r7, #24]
 8005c16:	4013      	ands	r3, r2
 8005c18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005c26:	69ba      	ldr	r2, [r7, #24]
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c2e:	4a1d      	ldr	r2, [pc, #116]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c34:	4b1b      	ldr	r3, [pc, #108]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	43db      	mvns	r3, r3
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	4013      	ands	r3, r2
 8005c42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d003      	beq.n	8005c58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005c50:	69ba      	ldr	r2, [r7, #24]
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c58:	4a12      	ldr	r2, [pc, #72]	; (8005ca4 <HAL_GPIO_Init+0x334>)
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	3301      	adds	r3, #1
 8005c62:	61fb      	str	r3, [r7, #28]
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	2b0f      	cmp	r3, #15
 8005c68:	f67f ae90 	bls.w	800598c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c6c:	bf00      	nop
 8005c6e:	bf00      	nop
 8005c70:	3724      	adds	r7, #36	; 0x24
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	40023800 	.word	0x40023800
 8005c80:	40013800 	.word	0x40013800
 8005c84:	40020000 	.word	0x40020000
 8005c88:	40020400 	.word	0x40020400
 8005c8c:	40020800 	.word	0x40020800
 8005c90:	40020c00 	.word	0x40020c00
 8005c94:	40021000 	.word	0x40021000
 8005c98:	40021400 	.word	0x40021400
 8005c9c:	40021800 	.word	0x40021800
 8005ca0:	40021c00 	.word	0x40021c00
 8005ca4:	40013c00 	.word	0x40013c00

08005ca8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e12b      	b.n	8005f12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d106      	bne.n	8005cd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f7fb fe76 	bl	80019c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2224      	movs	r2, #36	; 0x24
 8005cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f022 0201 	bic.w	r2, r2, #1
 8005cea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005d0c:	f001 ff16 	bl	8007b3c <HAL_RCC_GetPCLK1Freq>
 8005d10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	4a81      	ldr	r2, [pc, #516]	; (8005f1c <HAL_I2C_Init+0x274>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d807      	bhi.n	8005d2c <HAL_I2C_Init+0x84>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4a80      	ldr	r2, [pc, #512]	; (8005f20 <HAL_I2C_Init+0x278>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	bf94      	ite	ls
 8005d24:	2301      	movls	r3, #1
 8005d26:	2300      	movhi	r3, #0
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	e006      	b.n	8005d3a <HAL_I2C_Init+0x92>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	4a7d      	ldr	r2, [pc, #500]	; (8005f24 <HAL_I2C_Init+0x27c>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	bf94      	ite	ls
 8005d34:	2301      	movls	r3, #1
 8005d36:	2300      	movhi	r3, #0
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e0e7      	b.n	8005f12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4a78      	ldr	r2, [pc, #480]	; (8005f28 <HAL_I2C_Init+0x280>)
 8005d46:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4a:	0c9b      	lsrs	r3, r3, #18
 8005d4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	430a      	orrs	r2, r1
 8005d60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6a1b      	ldr	r3, [r3, #32]
 8005d68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	4a6a      	ldr	r2, [pc, #424]	; (8005f1c <HAL_I2C_Init+0x274>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d802      	bhi.n	8005d7c <HAL_I2C_Init+0xd4>
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	e009      	b.n	8005d90 <HAL_I2C_Init+0xe8>
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005d82:	fb02 f303 	mul.w	r3, r2, r3
 8005d86:	4a69      	ldr	r2, [pc, #420]	; (8005f2c <HAL_I2C_Init+0x284>)
 8005d88:	fba2 2303 	umull	r2, r3, r2, r3
 8005d8c:	099b      	lsrs	r3, r3, #6
 8005d8e:	3301      	adds	r3, #1
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6812      	ldr	r2, [r2, #0]
 8005d94:	430b      	orrs	r3, r1
 8005d96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	69db      	ldr	r3, [r3, #28]
 8005d9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005da2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	495c      	ldr	r1, [pc, #368]	; (8005f1c <HAL_I2C_Init+0x274>)
 8005dac:	428b      	cmp	r3, r1
 8005dae:	d819      	bhi.n	8005de4 <HAL_I2C_Init+0x13c>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	1e59      	subs	r1, r3, #1
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	005b      	lsls	r3, r3, #1
 8005dba:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dbe:	1c59      	adds	r1, r3, #1
 8005dc0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005dc4:	400b      	ands	r3, r1
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00a      	beq.n	8005de0 <HAL_I2C_Init+0x138>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	1e59      	subs	r1, r3, #1
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	005b      	lsls	r3, r3, #1
 8005dd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dd8:	3301      	adds	r3, #1
 8005dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dde:	e051      	b.n	8005e84 <HAL_I2C_Init+0x1dc>
 8005de0:	2304      	movs	r3, #4
 8005de2:	e04f      	b.n	8005e84 <HAL_I2C_Init+0x1dc>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d111      	bne.n	8005e10 <HAL_I2C_Init+0x168>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	1e58      	subs	r0, r3, #1
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6859      	ldr	r1, [r3, #4]
 8005df4:	460b      	mov	r3, r1
 8005df6:	005b      	lsls	r3, r3, #1
 8005df8:	440b      	add	r3, r1
 8005dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dfe:	3301      	adds	r3, #1
 8005e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	bf0c      	ite	eq
 8005e08:	2301      	moveq	r3, #1
 8005e0a:	2300      	movne	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	e012      	b.n	8005e36 <HAL_I2C_Init+0x18e>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	1e58      	subs	r0, r3, #1
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6859      	ldr	r1, [r3, #4]
 8005e18:	460b      	mov	r3, r1
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	440b      	add	r3, r1
 8005e1e:	0099      	lsls	r1, r3, #2
 8005e20:	440b      	add	r3, r1
 8005e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e26:	3301      	adds	r3, #1
 8005e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	bf0c      	ite	eq
 8005e30:	2301      	moveq	r3, #1
 8005e32:	2300      	movne	r3, #0
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d001      	beq.n	8005e3e <HAL_I2C_Init+0x196>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e022      	b.n	8005e84 <HAL_I2C_Init+0x1dc>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10e      	bne.n	8005e64 <HAL_I2C_Init+0x1bc>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	1e58      	subs	r0, r3, #1
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6859      	ldr	r1, [r3, #4]
 8005e4e:	460b      	mov	r3, r1
 8005e50:	005b      	lsls	r3, r3, #1
 8005e52:	440b      	add	r3, r1
 8005e54:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e58:	3301      	adds	r3, #1
 8005e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e62:	e00f      	b.n	8005e84 <HAL_I2C_Init+0x1dc>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	1e58      	subs	r0, r3, #1
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6859      	ldr	r1, [r3, #4]
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	440b      	add	r3, r1
 8005e72:	0099      	lsls	r1, r3, #2
 8005e74:	440b      	add	r3, r1
 8005e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e84:	6879      	ldr	r1, [r7, #4]
 8005e86:	6809      	ldr	r1, [r1, #0]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	69da      	ldr	r2, [r3, #28]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005eb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6911      	ldr	r1, [r2, #16]
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	68d2      	ldr	r2, [r2, #12]
 8005ebe:	4311      	orrs	r1, r2
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	6812      	ldr	r2, [r2, #0]
 8005ec4:	430b      	orrs	r3, r1
 8005ec6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	695a      	ldr	r2, [r3, #20]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	431a      	orrs	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0201 	orr.w	r2, r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2220      	movs	r2, #32
 8005efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	000186a0 	.word	0x000186a0
 8005f20:	001e847f 	.word	0x001e847f
 8005f24:	003d08ff 	.word	0x003d08ff
 8005f28:	431bde83 	.word	0x431bde83
 8005f2c:	10624dd3 	.word	0x10624dd3

08005f30 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b088      	sub	sp, #32
 8005f34:	af02      	add	r7, sp, #8
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	607a      	str	r2, [r7, #4]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	817b      	strh	r3, [r7, #10]
 8005f40:	4613      	mov	r3, r2
 8005f42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f44:	f7fc fcb4 	bl	80028b0 <HAL_GetTick>
 8005f48:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b20      	cmp	r3, #32
 8005f54:	f040 80e0 	bne.w	8006118 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	2319      	movs	r3, #25
 8005f5e:	2201      	movs	r2, #1
 8005f60:	4970      	ldr	r1, [pc, #448]	; (8006124 <HAL_I2C_Master_Transmit+0x1f4>)
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f000 f964 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d001      	beq.n	8005f72 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005f6e:	2302      	movs	r3, #2
 8005f70:	e0d3      	b.n	800611a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d101      	bne.n	8005f80 <HAL_I2C_Master_Transmit+0x50>
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	e0cc      	b.n	800611a <HAL_I2C_Master_Transmit+0x1ea>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d007      	beq.n	8005fa6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0201 	orr.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2221      	movs	r2, #33	; 0x21
 8005fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2210      	movs	r2, #16
 8005fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	893a      	ldrh	r2, [r7, #8]
 8005fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	4a50      	ldr	r2, [pc, #320]	; (8006128 <HAL_I2C_Master_Transmit+0x1f8>)
 8005fe6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005fe8:	8979      	ldrh	r1, [r7, #10]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	6a3a      	ldr	r2, [r7, #32]
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f000 f89c 	bl	800612c <I2C_MasterRequestWrite>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e08d      	b.n	800611a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ffe:	2300      	movs	r3, #0
 8006000:	613b      	str	r3, [r7, #16]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	613b      	str	r3, [r7, #16]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	613b      	str	r3, [r7, #16]
 8006012:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006014:	e066      	b.n	80060e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	6a39      	ldr	r1, [r7, #32]
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 f9de 	bl	80063dc <I2C_WaitOnTXEFlagUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00d      	beq.n	8006042 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602a:	2b04      	cmp	r3, #4
 800602c:	d107      	bne.n	800603e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800603c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e06b      	b.n	800611a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	781a      	ldrb	r2, [r3, #0]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29a      	uxth	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800606a:	3b01      	subs	r3, #1
 800606c:	b29a      	uxth	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	695b      	ldr	r3, [r3, #20]
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b04      	cmp	r3, #4
 800607e:	d11b      	bne.n	80060b8 <HAL_I2C_Master_Transmit+0x188>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006084:	2b00      	cmp	r3, #0
 8006086:	d017      	beq.n	80060b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608c:	781a      	ldrb	r2, [r3, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006098:	1c5a      	adds	r2, r3, #1
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	3b01      	subs	r3, #1
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060b0:	3b01      	subs	r3, #1
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	6a39      	ldr	r1, [r7, #32]
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f000 f9ce 	bl	800645e <I2C_WaitOnBTFFlagUntilTimeout>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00d      	beq.n	80060e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060cc:	2b04      	cmp	r3, #4
 80060ce:	d107      	bne.n	80060e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e01a      	b.n	800611a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d194      	bne.n	8006016 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2220      	movs	r2, #32
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006114:	2300      	movs	r3, #0
 8006116:	e000      	b.n	800611a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006118:	2302      	movs	r3, #2
  }
}
 800611a:	4618      	mov	r0, r3
 800611c:	3718      	adds	r7, #24
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	00100002 	.word	0x00100002
 8006128:	ffff0000 	.word	0xffff0000

0800612c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b088      	sub	sp, #32
 8006130:	af02      	add	r7, sp, #8
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	607a      	str	r2, [r7, #4]
 8006136:	603b      	str	r3, [r7, #0]
 8006138:	460b      	mov	r3, r1
 800613a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006140:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	2b08      	cmp	r3, #8
 8006146:	d006      	beq.n	8006156 <I2C_MasterRequestWrite+0x2a>
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	2b01      	cmp	r3, #1
 800614c:	d003      	beq.n	8006156 <I2C_MasterRequestWrite+0x2a>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006154:	d108      	bne.n	8006168 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	e00b      	b.n	8006180 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616c:	2b12      	cmp	r3, #18
 800616e:	d107      	bne.n	8006180 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800617e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f000 f84f 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d00d      	beq.n	80061b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a6:	d103      	bne.n	80061b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e035      	b.n	8006220 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061bc:	d108      	bne.n	80061d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061be:	897b      	ldrh	r3, [r7, #10]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	461a      	mov	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80061cc:	611a      	str	r2, [r3, #16]
 80061ce:	e01b      	b.n	8006208 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80061d0:	897b      	ldrh	r3, [r7, #10]
 80061d2:	11db      	asrs	r3, r3, #7
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	f003 0306 	and.w	r3, r3, #6
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	f063 030f 	orn	r3, r3, #15
 80061e0:	b2da      	uxtb	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	490e      	ldr	r1, [pc, #56]	; (8006228 <I2C_MasterRequestWrite+0xfc>)
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f000 f875 	bl	80062de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e010      	b.n	8006220 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80061fe:	897b      	ldrh	r3, [r7, #10]
 8006200:	b2da      	uxtb	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	4907      	ldr	r1, [pc, #28]	; (800622c <I2C_MasterRequestWrite+0x100>)
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f000 f865 	bl	80062de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3718      	adds	r7, #24
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	00010008 	.word	0x00010008
 800622c:	00010002 	.word	0x00010002

08006230 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	603b      	str	r3, [r7, #0]
 800623c:	4613      	mov	r3, r2
 800623e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006240:	e025      	b.n	800628e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006248:	d021      	beq.n	800628e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800624a:	f7fc fb31 	bl	80028b0 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	429a      	cmp	r2, r3
 8006258:	d302      	bcc.n	8006260 <I2C_WaitOnFlagUntilTimeout+0x30>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d116      	bne.n	800628e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627a:	f043 0220 	orr.w	r2, r3, #32
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e023      	b.n	80062d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	0c1b      	lsrs	r3, r3, #16
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b01      	cmp	r3, #1
 8006296:	d10d      	bne.n	80062b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	43da      	mvns	r2, r3
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	4013      	ands	r3, r2
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	bf0c      	ite	eq
 80062aa:	2301      	moveq	r3, #1
 80062ac:	2300      	movne	r3, #0
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	461a      	mov	r2, r3
 80062b2:	e00c      	b.n	80062ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	699b      	ldr	r3, [r3, #24]
 80062ba:	43da      	mvns	r2, r3
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	4013      	ands	r3, r2
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	bf0c      	ite	eq
 80062c6:	2301      	moveq	r3, #1
 80062c8:	2300      	movne	r3, #0
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	461a      	mov	r2, r3
 80062ce:	79fb      	ldrb	r3, [r7, #7]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d0b6      	beq.n	8006242 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b084      	sub	sp, #16
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	60f8      	str	r0, [r7, #12]
 80062e6:	60b9      	str	r1, [r7, #8]
 80062e8:	607a      	str	r2, [r7, #4]
 80062ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062ec:	e051      	b.n	8006392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	695b      	ldr	r3, [r3, #20]
 80062f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062fc:	d123      	bne.n	8006346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800630c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006316:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2220      	movs	r2, #32
 8006322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006332:	f043 0204 	orr.w	r2, r3, #4
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e046      	b.n	80063d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800634c:	d021      	beq.n	8006392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800634e:	f7fc faaf 	bl	80028b0 <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	429a      	cmp	r2, r3
 800635c:	d302      	bcc.n	8006364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d116      	bne.n	8006392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2220      	movs	r2, #32
 800636e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637e:	f043 0220 	orr.w	r2, r3, #32
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e020      	b.n	80063d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	0c1b      	lsrs	r3, r3, #16
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b01      	cmp	r3, #1
 800639a:	d10c      	bne.n	80063b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	43da      	mvns	r2, r3
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	4013      	ands	r3, r2
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	bf14      	ite	ne
 80063ae:	2301      	movne	r3, #1
 80063b0:	2300      	moveq	r3, #0
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	e00b      	b.n	80063ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	43da      	mvns	r2, r3
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	4013      	ands	r3, r2
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	bf14      	ite	ne
 80063c8:	2301      	movne	r3, #1
 80063ca:	2300      	moveq	r3, #0
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d18d      	bne.n	80062ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063e8:	e02d      	b.n	8006446 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 f878 	bl	80064e0 <I2C_IsAcknowledgeFailed>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e02d      	b.n	8006456 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006400:	d021      	beq.n	8006446 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006402:	f7fc fa55 	bl	80028b0 <HAL_GetTick>
 8006406:	4602      	mov	r2, r0
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	429a      	cmp	r2, r3
 8006410:	d302      	bcc.n	8006418 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d116      	bne.n	8006446 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2220      	movs	r2, #32
 8006422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006432:	f043 0220 	orr.w	r2, r3, #32
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e007      	b.n	8006456 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	695b      	ldr	r3, [r3, #20]
 800644c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006450:	2b80      	cmp	r3, #128	; 0x80
 8006452:	d1ca      	bne.n	80063ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}

0800645e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800645e:	b580      	push	{r7, lr}
 8006460:	b084      	sub	sp, #16
 8006462:	af00      	add	r7, sp, #0
 8006464:	60f8      	str	r0, [r7, #12]
 8006466:	60b9      	str	r1, [r7, #8]
 8006468:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800646a:	e02d      	b.n	80064c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 f837 	bl	80064e0 <I2C_IsAcknowledgeFailed>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d001      	beq.n	800647c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e02d      	b.n	80064d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006482:	d021      	beq.n	80064c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006484:	f7fc fa14 	bl	80028b0 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	68ba      	ldr	r2, [r7, #8]
 8006490:	429a      	cmp	r2, r3
 8006492:	d302      	bcc.n	800649a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d116      	bne.n	80064c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b4:	f043 0220 	orr.w	r2, r3, #32
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e007      	b.n	80064d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	f003 0304 	and.w	r3, r3, #4
 80064d2:	2b04      	cmp	r3, #4
 80064d4:	d1ca      	bne.n	800646c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064f6:	d11b      	bne.n	8006530 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006500:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2220      	movs	r2, #32
 800650c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651c:	f043 0204 	orr.w	r2, r3, #4
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e000      	b.n	8006532 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
	...

08006540 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b088      	sub	sp, #32
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e128      	b.n	80067a4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d109      	bne.n	8006572 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a90      	ldr	r2, [pc, #576]	; (80067ac <HAL_I2S_Init+0x26c>)
 800656a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7fb faa3 	bl	8001ab8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6812      	ldr	r2, [r2, #0]
 8006584:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006588:	f023 030f 	bic.w	r3, r3, #15
 800658c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2202      	movs	r2, #2
 8006594:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	695b      	ldr	r3, [r3, #20]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d060      	beq.n	8006660 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d102      	bne.n	80065ac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80065a6:	2310      	movs	r3, #16
 80065a8:	617b      	str	r3, [r7, #20]
 80065aa:	e001      	b.n	80065b0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80065ac:	2320      	movs	r3, #32
 80065ae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	2b20      	cmp	r3, #32
 80065b6:	d802      	bhi.n	80065be <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	005b      	lsls	r3, r3, #1
 80065bc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80065be:	2001      	movs	r0, #1
 80065c0:	f001 fbc6 	bl	8007d50 <HAL_RCCEx_GetPeriphCLKFreq>
 80065c4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065ce:	d125      	bne.n	800661c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d010      	beq.n	80065fa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	fbb2 f2f3 	udiv	r2, r2, r3
 80065e2:	4613      	mov	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4413      	add	r3, r2
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	461a      	mov	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f4:	3305      	adds	r3, #5
 80065f6:	613b      	str	r3, [r7, #16]
 80065f8:	e01f      	b.n	800663a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	fbb2 f2f3 	udiv	r2, r2, r3
 8006604:	4613      	mov	r3, r2
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	4413      	add	r3, r2
 800660a:	005b      	lsls	r3, r3, #1
 800660c:	461a      	mov	r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	fbb2 f3f3 	udiv	r3, r2, r3
 8006616:	3305      	adds	r3, #5
 8006618:	613b      	str	r3, [r7, #16]
 800661a:	e00e      	b.n	800663a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800661c:	68fa      	ldr	r2, [r7, #12]
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	fbb2 f2f3 	udiv	r2, r2, r3
 8006624:	4613      	mov	r3, r2
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4413      	add	r3, r2
 800662a:	005b      	lsls	r3, r3, #1
 800662c:	461a      	mov	r2, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	695b      	ldr	r3, [r3, #20]
 8006632:	fbb2 f3f3 	udiv	r3, r2, r3
 8006636:	3305      	adds	r3, #5
 8006638:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	4a5c      	ldr	r2, [pc, #368]	; (80067b0 <HAL_I2S_Init+0x270>)
 800663e:	fba2 2303 	umull	r2, r3, r2, r3
 8006642:	08db      	lsrs	r3, r3, #3
 8006644:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f003 0301 	and.w	r3, r3, #1
 800664c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	085b      	lsrs	r3, r3, #1
 8006656:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	021b      	lsls	r3, r3, #8
 800665c:	61bb      	str	r3, [r7, #24]
 800665e:	e003      	b.n	8006668 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006660:	2302      	movs	r3, #2
 8006662:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006664:	2300      	movs	r3, #0
 8006666:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d902      	bls.n	8006674 <HAL_I2S_Init+0x134>
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	2bff      	cmp	r3, #255	; 0xff
 8006672:	d907      	bls.n	8006684 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006678:	f043 0210 	orr.w	r2, r3, #16
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e08f      	b.n	80067a4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	691a      	ldr	r2, [r3, #16]
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	ea42 0103 	orr.w	r1, r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	69fa      	ldr	r2, [r7, #28]
 8006694:	430a      	orrs	r2, r1
 8006696:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80066a2:	f023 030f 	bic.w	r3, r3, #15
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	6851      	ldr	r1, [r2, #4]
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	6892      	ldr	r2, [r2, #8]
 80066ae:	4311      	orrs	r1, r2
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	68d2      	ldr	r2, [r2, #12]
 80066b4:	4311      	orrs	r1, r2
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	6992      	ldr	r2, [r2, #24]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	431a      	orrs	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066c6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a1b      	ldr	r3, [r3, #32]
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d161      	bne.n	8006794 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a38      	ldr	r2, [pc, #224]	; (80067b4 <HAL_I2S_Init+0x274>)
 80066d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a37      	ldr	r2, [pc, #220]	; (80067b8 <HAL_I2S_Init+0x278>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d101      	bne.n	80066e4 <HAL_I2S_Init+0x1a4>
 80066e0:	4b36      	ldr	r3, [pc, #216]	; (80067bc <HAL_I2S_Init+0x27c>)
 80066e2:	e001      	b.n	80066e8 <HAL_I2S_Init+0x1a8>
 80066e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	4932      	ldr	r1, [pc, #200]	; (80067b8 <HAL_I2S_Init+0x278>)
 80066f0:	428a      	cmp	r2, r1
 80066f2:	d101      	bne.n	80066f8 <HAL_I2S_Init+0x1b8>
 80066f4:	4a31      	ldr	r2, [pc, #196]	; (80067bc <HAL_I2S_Init+0x27c>)
 80066f6:	e001      	b.n	80066fc <HAL_I2S_Init+0x1bc>
 80066f8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80066fc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006700:	f023 030f 	bic.w	r3, r3, #15
 8006704:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a2b      	ldr	r2, [pc, #172]	; (80067b8 <HAL_I2S_Init+0x278>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d101      	bne.n	8006714 <HAL_I2S_Init+0x1d4>
 8006710:	4b2a      	ldr	r3, [pc, #168]	; (80067bc <HAL_I2S_Init+0x27c>)
 8006712:	e001      	b.n	8006718 <HAL_I2S_Init+0x1d8>
 8006714:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006718:	2202      	movs	r2, #2
 800671a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a25      	ldr	r2, [pc, #148]	; (80067b8 <HAL_I2S_Init+0x278>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d101      	bne.n	800672a <HAL_I2S_Init+0x1ea>
 8006726:	4b25      	ldr	r3, [pc, #148]	; (80067bc <HAL_I2S_Init+0x27c>)
 8006728:	e001      	b.n	800672e <HAL_I2S_Init+0x1ee>
 800672a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800672e:	69db      	ldr	r3, [r3, #28]
 8006730:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800673a:	d003      	beq.n	8006744 <HAL_I2S_Init+0x204>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d103      	bne.n	800674c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006744:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006748:	613b      	str	r3, [r7, #16]
 800674a:	e001      	b.n	8006750 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800674c:	2300      	movs	r3, #0
 800674e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800675a:	4313      	orrs	r3, r2
 800675c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006764:	4313      	orrs	r3, r2
 8006766:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800676e:	4313      	orrs	r3, r2
 8006770:	b29a      	uxth	r2, r3
 8006772:	897b      	ldrh	r3, [r7, #10]
 8006774:	4313      	orrs	r3, r2
 8006776:	b29b      	uxth	r3, r3
 8006778:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800677c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a0d      	ldr	r2, [pc, #52]	; (80067b8 <HAL_I2S_Init+0x278>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d101      	bne.n	800678c <HAL_I2S_Init+0x24c>
 8006788:	4b0c      	ldr	r3, [pc, #48]	; (80067bc <HAL_I2S_Init+0x27c>)
 800678a:	e001      	b.n	8006790 <HAL_I2S_Init+0x250>
 800678c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006790:	897a      	ldrh	r2, [r7, #10]
 8006792:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3720      	adds	r7, #32
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	08006c6b 	.word	0x08006c6b
 80067b0:	cccccccd 	.word	0xcccccccd
 80067b4:	08006df1 	.word	0x08006df1
 80067b8:	40003800 	.word	0x40003800
 80067bc:	40003400 	.word	0x40003400

080067c0 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067c8:	2300      	movs	r3, #0
 80067ca:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067d4:	d004      	beq.n	80067e0 <HAL_I2S_DMAStop+0x20>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f040 80d1 	bne.w	8006982 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00f      	beq.n	8006808 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7fc faad 	bl	8002d4c <HAL_DMA_Abort>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d007      	beq.n	8006808 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067fc:	f043 0208 	orr.w	r2, r3, #8
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006808:	2364      	movs	r3, #100	; 0x64
 800680a:	2201      	movs	r2, #1
 800680c:	2102      	movs	r1, #2
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 fab5 	bl	8006d7e <I2S_WaitFlagStateUntilTimeout>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00b      	beq.n	8006832 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800681e:	f043 0201 	orr.w	r2, r3, #1
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006832:	2364      	movs	r3, #100	; 0x64
 8006834:	2200      	movs	r2, #0
 8006836:	2180      	movs	r1, #128	; 0x80
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 faa0 	bl	8006d7e <I2S_WaitFlagStateUntilTimeout>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00b      	beq.n	800685c <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006848:	f043 0201 	orr.w	r2, r3, #1
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	69da      	ldr	r2, [r3, #28]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800686a:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800686c:	2300      	movs	r3, #0
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	617b      	str	r3, [r7, #20]
 8006878:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 0202 	bic.w	r2, r2, #2
 8006888:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b05      	cmp	r3, #5
 8006894:	f040 8165 	bne.w	8006b62 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00f      	beq.n	80068c0 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7fc fa51 	bl	8002d4c <HAL_DMA_Abort>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d007      	beq.n	80068c0 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b4:	f043 0208 	orr.w	r2, r3, #8
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a8a      	ldr	r2, [pc, #552]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d101      	bne.n	80068ce <HAL_I2S_DMAStop+0x10e>
 80068ca:	4b8a      	ldr	r3, [pc, #552]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 80068cc:	e001      	b.n	80068d2 <HAL_I2S_DMAStop+0x112>
 80068ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80068d2:	69da      	ldr	r2, [r3, #28]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4985      	ldr	r1, [pc, #532]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 80068da:	428b      	cmp	r3, r1
 80068dc:	d101      	bne.n	80068e2 <HAL_I2S_DMAStop+0x122>
 80068de:	4b85      	ldr	r3, [pc, #532]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 80068e0:	e001      	b.n	80068e6 <HAL_I2S_DMAStop+0x126>
 80068e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80068e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068ea:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80068ec:	2300      	movs	r3, #0
 80068ee:	613b      	str	r3, [r7, #16]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a7e      	ldr	r2, [pc, #504]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d101      	bne.n	80068fe <HAL_I2S_DMAStop+0x13e>
 80068fa:	4b7e      	ldr	r3, [pc, #504]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 80068fc:	e001      	b.n	8006902 <HAL_I2S_DMAStop+0x142>
 80068fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	613b      	str	r3, [r7, #16]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a79      	ldr	r2, [pc, #484]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d101      	bne.n	8006914 <HAL_I2S_DMAStop+0x154>
 8006910:	4b78      	ldr	r3, [pc, #480]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006912:	e001      	b.n	8006918 <HAL_I2S_DMAStop+0x158>
 8006914:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	613b      	str	r3, [r7, #16]
 800691c:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a73      	ldr	r2, [pc, #460]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d101      	bne.n	800692c <HAL_I2S_DMAStop+0x16c>
 8006928:	4b72      	ldr	r3, [pc, #456]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 800692a:	e001      	b.n	8006930 <HAL_I2S_DMAStop+0x170>
 800692c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	496e      	ldr	r1, [pc, #440]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006938:	428b      	cmp	r3, r1
 800693a:	d101      	bne.n	8006940 <HAL_I2S_DMAStop+0x180>
 800693c:	4b6d      	ldr	r3, [pc, #436]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 800693e:	e001      	b.n	8006944 <HAL_I2S_DMAStop+0x184>
 8006940:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006944:	f022 0201 	bic.w	r2, r2, #1
 8006948:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10c      	bne.n	800696c <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006956:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2201      	movs	r2, #1
 8006962:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800696a:	e0fa      	b.n	8006b62 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a5f      	ldr	r2, [pc, #380]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d101      	bne.n	800697a <HAL_I2S_DMAStop+0x1ba>
 8006976:	4b5f      	ldr	r3, [pc, #380]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006978:	e001      	b.n	800697e <HAL_I2S_DMAStop+0x1be>
 800697a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800697e:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006980:	e0ef      	b.n	8006b62 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800698a:	d005      	beq.n	8006998 <HAL_I2S_DMAStop+0x1d8>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006994:	f040 80e5 	bne.w	8006b62 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00f      	beq.n	80069c0 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7fc f9d1 	bl	8002d4c <HAL_DMA_Abort>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d007      	beq.n	80069c0 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b4:	f043 0208 	orr.w	r2, r3, #8
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b05      	cmp	r3, #5
 80069ca:	f040 809a 	bne.w	8006b02 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00f      	beq.n	80069f6 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069da:	4618      	mov	r0, r3
 80069dc:	f7fc f9b6 	bl	8002d4c <HAL_DMA_Abort>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d007      	beq.n	80069f6 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ea:	f043 0208 	orr.w	r2, r3, #8
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80069f6:	f7fb ff5b 	bl	80028b0 <HAL_GetTick>
 80069fa:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80069fc:	e012      	b.n	8006a24 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80069fe:	f7fb ff57 	bl	80028b0 <HAL_GetTick>
 8006a02:	4602      	mov	r2, r0
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	2b64      	cmp	r3, #100	; 0x64
 8006a0a:	d90b      	bls.n	8006a24 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a10:	f043 0201 	orr.w	r2, r3, #1
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a31      	ldr	r2, [pc, #196]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d101      	bne.n	8006a32 <HAL_I2S_DMAStop+0x272>
 8006a2e:	4b31      	ldr	r3, [pc, #196]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006a30:	e001      	b.n	8006a36 <HAL_I2S_DMAStop+0x276>
 8006a32:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f003 0302 	and.w	r3, r3, #2
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d1de      	bne.n	80069fe <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006a40:	e012      	b.n	8006a68 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8006a42:	f7fb ff35 	bl	80028b0 <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	2b64      	cmp	r3, #100	; 0x64
 8006a4e:	d90b      	bls.n	8006a68 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a54:	f043 0201 	orr.w	r2, r3, #1
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a20      	ldr	r2, [pc, #128]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d101      	bne.n	8006a76 <HAL_I2S_DMAStop+0x2b6>
 8006a72:	4b20      	ldr	r3, [pc, #128]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006a74:	e001      	b.n	8006a7a <HAL_I2S_DMAStop+0x2ba>
 8006a76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a80:	2b80      	cmp	r3, #128	; 0x80
 8006a82:	d0de      	beq.n	8006a42 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a19      	ldr	r2, [pc, #100]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d101      	bne.n	8006a92 <HAL_I2S_DMAStop+0x2d2>
 8006a8e:	4b19      	ldr	r3, [pc, #100]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006a90:	e001      	b.n	8006a96 <HAL_I2S_DMAStop+0x2d6>
 8006a92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a96:	69da      	ldr	r2, [r3, #28]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4914      	ldr	r1, [pc, #80]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006a9e:	428b      	cmp	r3, r1
 8006aa0:	d101      	bne.n	8006aa6 <HAL_I2S_DMAStop+0x2e6>
 8006aa2:	4b14      	ldr	r3, [pc, #80]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006aa4:	e001      	b.n	8006aaa <HAL_I2S_DMAStop+0x2ea>
 8006aa6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aae:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	60fb      	str	r3, [r7, #12]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a0d      	ldr	r2, [pc, #52]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d101      	bne.n	8006ac2 <HAL_I2S_DMAStop+0x302>
 8006abe:	4b0d      	ldr	r3, [pc, #52]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006ac0:	e001      	b.n	8006ac6 <HAL_I2S_DMAStop+0x306>
 8006ac2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	60fb      	str	r3, [r7, #12]
 8006aca:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a07      	ldr	r2, [pc, #28]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d101      	bne.n	8006ada <HAL_I2S_DMAStop+0x31a>
 8006ad6:	4b07      	ldr	r3, [pc, #28]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006ad8:	e001      	b.n	8006ade <HAL_I2S_DMAStop+0x31e>
 8006ada:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4902      	ldr	r1, [pc, #8]	; (8006af0 <HAL_I2S_DMAStop+0x330>)
 8006ae6:	428b      	cmp	r3, r1
 8006ae8:	d106      	bne.n	8006af8 <HAL_I2S_DMAStop+0x338>
 8006aea:	4b02      	ldr	r3, [pc, #8]	; (8006af4 <HAL_I2S_DMAStop+0x334>)
 8006aec:	e006      	b.n	8006afc <HAL_I2S_DMAStop+0x33c>
 8006aee:	bf00      	nop
 8006af0:	40003800 	.word	0x40003800
 8006af4:	40003400 	.word	0x40003400
 8006af8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006afc:	f022 0202 	bic.w	r2, r2, #2
 8006b00:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	69da      	ldr	r2, [r3, #28]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b10:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006b12:	2300      	movs	r3, #0
 8006b14:	60bb      	str	r3, [r7, #8]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	60bb      	str	r3, [r7, #8]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	60bb      	str	r3, [r7, #8]
 8006b26:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	685a      	ldr	r2, [r3, #4]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f022 0201 	bic.w	r2, r2, #1
 8006b36:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b40:	d10c      	bne.n	8006b5c <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b46:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	77fb      	strb	r3, [r7, #31]
 8006b5a:	e002      	b.n	8006b62 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8006b6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3720      	adds	r7, #32
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbc:	881a      	ldrh	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc8:	1c9a      	adds	r2, r3, #2
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10e      	bne.n	8006c04 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	685a      	ldr	r2, [r3, #4]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006bf4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f7ff ffb8 	bl	8006b74 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006c04:	bf00      	nop
 8006c06:	3708      	adds	r7, #8
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	68da      	ldr	r2, [r3, #12]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c1e:	b292      	uxth	r2, r2
 8006c20:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c26:	1c9a      	adds	r2, r3, #2
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	3b01      	subs	r3, #1
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10e      	bne.n	8006c62 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685a      	ldr	r2, [r3, #4]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006c52:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7ff ff93 	bl	8006b88 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006c62:	bf00      	nop
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b086      	sub	sp, #24
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	d13a      	bne.n	8006cfc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	f003 0301 	and.w	r3, r3, #1
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d109      	bne.n	8006ca4 <I2S_IRQHandler+0x3a>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c9a:	2b40      	cmp	r3, #64	; 0x40
 8006c9c:	d102      	bne.n	8006ca4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7ff ffb4 	bl	8006c0c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006caa:	2b40      	cmp	r3, #64	; 0x40
 8006cac:	d126      	bne.n	8006cfc <I2S_IRQHandler+0x92>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f003 0320 	and.w	r3, r3, #32
 8006cb8:	2b20      	cmp	r3, #32
 8006cba:	d11f      	bne.n	8006cfc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006cca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006ccc:	2300      	movs	r3, #0
 8006cce:	613b      	str	r3, [r7, #16]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	613b      	str	r3, [r7, #16]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	613b      	str	r3, [r7, #16]
 8006ce0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cee:	f043 0202 	orr.w	r2, r3, #2
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7ff ff50 	bl	8006b9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	2b03      	cmp	r3, #3
 8006d06:	d136      	bne.n	8006d76 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	f003 0302 	and.w	r3, r3, #2
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d109      	bne.n	8006d26 <I2S_IRQHandler+0xbc>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d1c:	2b80      	cmp	r3, #128	; 0x80
 8006d1e:	d102      	bne.n	8006d26 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f7ff ff45 	bl	8006bb0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	f003 0308 	and.w	r3, r3, #8
 8006d2c:	2b08      	cmp	r3, #8
 8006d2e:	d122      	bne.n	8006d76 <I2S_IRQHandler+0x10c>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	f003 0320 	and.w	r3, r3, #32
 8006d3a:	2b20      	cmp	r3, #32
 8006d3c:	d11b      	bne.n	8006d76 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	685a      	ldr	r2, [r3, #4]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006d4c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	60fb      	str	r3, [r7, #12]
 8006d5a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d68:	f043 0204 	orr.w	r2, r3, #4
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7ff ff13 	bl	8006b9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006d76:	bf00      	nop
 8006d78:	3718      	adds	r7, #24
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}

08006d7e <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8006d7e:	b580      	push	{r7, lr}
 8006d80:	b086      	sub	sp, #24
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	60f8      	str	r0, [r7, #12]
 8006d86:	60b9      	str	r1, [r7, #8]
 8006d88:	603b      	str	r3, [r7, #0]
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8006d8e:	f7fb fd8f 	bl	80028b0 <HAL_GetTick>
 8006d92:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006d94:	e018      	b.n	8006dc8 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d9c:	d014      	beq.n	8006dc8 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8006d9e:	f7fb fd87 	bl	80028b0 <HAL_GetTick>
 8006da2:	4602      	mov	r2, r0
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d902      	bls.n	8006db4 <I2S_WaitFlagStateUntilTimeout+0x36>
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d109      	bne.n	8006dc8 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e00f      	b.n	8006de8 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689a      	ldr	r2, [r3, #8]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	bf0c      	ite	eq
 8006dd8:	2301      	moveq	r3, #1
 8006dda:	2300      	movne	r3, #0
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	461a      	mov	r2, r3
 8006de0:	79fb      	ldrb	r3, [r7, #7]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d1d7      	bne.n	8006d96 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3718      	adds	r7, #24
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b088      	sub	sp, #32
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4aa2      	ldr	r2, [pc, #648]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d101      	bne.n	8006e0e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006e0a:	4ba2      	ldr	r3, [pc, #648]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006e0c:	e001      	b.n	8006e12 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006e0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a9b      	ldr	r2, [pc, #620]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d101      	bne.n	8006e2c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006e28:	4b9a      	ldr	r3, [pc, #616]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006e2a:	e001      	b.n	8006e30 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006e2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e3c:	d004      	beq.n	8006e48 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f040 8099 	bne.w	8006f7a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d107      	bne.n	8006e62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d002      	beq.n	8006e62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f925 	bl	80070ac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	f003 0301 	and.w	r3, r3, #1
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d107      	bne.n	8006e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d002      	beq.n	8006e7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 f9c8 	bl	800720c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e82:	2b40      	cmp	r3, #64	; 0x40
 8006e84:	d13a      	bne.n	8006efc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	f003 0320 	and.w	r3, r3, #32
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d035      	beq.n	8006efc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a7e      	ldr	r2, [pc, #504]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d101      	bne.n	8006e9e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006e9a:	4b7e      	ldr	r3, [pc, #504]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006e9c:	e001      	b.n	8006ea2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006e9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4979      	ldr	r1, [pc, #484]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006eaa:	428b      	cmp	r3, r1
 8006eac:	d101      	bne.n	8006eb2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006eae:	4b79      	ldr	r3, [pc, #484]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006eb0:	e001      	b.n	8006eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006eb2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006eb6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006eba:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685a      	ldr	r2, [r3, #4]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006eca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006ecc:	2300      	movs	r3, #0
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	60fb      	str	r3, [r7, #12]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	60fb      	str	r3, [r7, #12]
 8006ee0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eee:	f043 0202 	orr.w	r2, r3, #2
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7ff fe50 	bl	8006b9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006efc:	69fb      	ldr	r3, [r7, #28]
 8006efe:	f003 0308 	and.w	r3, r3, #8
 8006f02:	2b08      	cmp	r3, #8
 8006f04:	f040 80be 	bne.w	8007084 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f003 0320 	and.w	r3, r3, #32
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f000 80b8 	beq.w	8007084 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006f22:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a59      	ldr	r2, [pc, #356]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d101      	bne.n	8006f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006f2e:	4b59      	ldr	r3, [pc, #356]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006f30:	e001      	b.n	8006f36 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006f32:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f36:	685a      	ldr	r2, [r3, #4]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4954      	ldr	r1, [pc, #336]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006f3e:	428b      	cmp	r3, r1
 8006f40:	d101      	bne.n	8006f46 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006f42:	4b54      	ldr	r3, [pc, #336]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006f44:	e001      	b.n	8006f4a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006f46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f4a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f4e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006f50:	2300      	movs	r3, #0
 8006f52:	60bb      	str	r3, [r7, #8]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	60bb      	str	r3, [r7, #8]
 8006f5c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f6a:	f043 0204 	orr.w	r2, r3, #4
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7ff fe12 	bl	8006b9c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006f78:	e084      	b.n	8007084 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	f003 0302 	and.w	r3, r3, #2
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d107      	bne.n	8006f94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d002      	beq.n	8006f94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 f8be 	bl	8007110 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d107      	bne.n	8006fae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f8fd 	bl	80071a8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb4:	2b40      	cmp	r3, #64	; 0x40
 8006fb6:	d12f      	bne.n	8007018 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	f003 0320 	and.w	r3, r3, #32
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d02a      	beq.n	8007018 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	685a      	ldr	r2, [r3, #4]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006fd0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a2e      	ldr	r2, [pc, #184]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d101      	bne.n	8006fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006fdc:	4b2d      	ldr	r3, [pc, #180]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006fde:	e001      	b.n	8006fe4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006fe0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006fe4:	685a      	ldr	r2, [r3, #4]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4929      	ldr	r1, [pc, #164]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006fec:	428b      	cmp	r3, r1
 8006fee:	d101      	bne.n	8006ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006ff0:	4b28      	ldr	r3, [pc, #160]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006ff2:	e001      	b.n	8006ff8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006ff4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ff8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006ffc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800700a:	f043 0202 	orr.w	r2, r3, #2
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7ff fdc2 	bl	8006b9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	f003 0308 	and.w	r3, r3, #8
 800701e:	2b08      	cmp	r3, #8
 8007020:	d131      	bne.n	8007086 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	f003 0320 	and.w	r3, r3, #32
 8007028:	2b00      	cmp	r3, #0
 800702a:	d02c      	beq.n	8007086 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a17      	ldr	r2, [pc, #92]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d101      	bne.n	800703a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007036:	4b17      	ldr	r3, [pc, #92]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007038:	e001      	b.n	800703e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800703a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4912      	ldr	r1, [pc, #72]	; (8007090 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007046:	428b      	cmp	r3, r1
 8007048:	d101      	bne.n	800704e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800704a:	4b12      	ldr	r3, [pc, #72]	; (8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800704c:	e001      	b.n	8007052 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800704e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007052:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007056:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	685a      	ldr	r2, [r3, #4]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007066:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007074:	f043 0204 	orr.w	r2, r3, #4
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f7ff fd8d 	bl	8006b9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007082:	e000      	b.n	8007086 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007084:	bf00      	nop
}
 8007086:	bf00      	nop
 8007088:	3720      	adds	r7, #32
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	40003800 	.word	0x40003800
 8007094:	40003400 	.word	0x40003400

08007098 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b8:	1c99      	adds	r1, r3, #2
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	6251      	str	r1, [r2, #36]	; 0x24
 80070be:	881a      	ldrh	r2, [r3, #0]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	3b01      	subs	r3, #1
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070d8:	b29b      	uxth	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d113      	bne.n	8007106 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685a      	ldr	r2, [r3, #4]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80070ec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d106      	bne.n	8007106 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f7ff ffc9 	bl	8007098 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007106:	bf00      	nop
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
	...

08007110 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711c:	1c99      	adds	r1, r3, #2
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	6251      	str	r1, [r2, #36]	; 0x24
 8007122:	8819      	ldrh	r1, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a1d      	ldr	r2, [pc, #116]	; (80071a0 <I2SEx_TxISR_I2SExt+0x90>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d101      	bne.n	8007132 <I2SEx_TxISR_I2SExt+0x22>
 800712e:	4b1d      	ldr	r3, [pc, #116]	; (80071a4 <I2SEx_TxISR_I2SExt+0x94>)
 8007130:	e001      	b.n	8007136 <I2SEx_TxISR_I2SExt+0x26>
 8007132:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007136:	460a      	mov	r2, r1
 8007138:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800713e:	b29b      	uxth	r3, r3
 8007140:	3b01      	subs	r3, #1
 8007142:	b29a      	uxth	r2, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800714c:	b29b      	uxth	r3, r3
 800714e:	2b00      	cmp	r3, #0
 8007150:	d121      	bne.n	8007196 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a12      	ldr	r2, [pc, #72]	; (80071a0 <I2SEx_TxISR_I2SExt+0x90>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d101      	bne.n	8007160 <I2SEx_TxISR_I2SExt+0x50>
 800715c:	4b11      	ldr	r3, [pc, #68]	; (80071a4 <I2SEx_TxISR_I2SExt+0x94>)
 800715e:	e001      	b.n	8007164 <I2SEx_TxISR_I2SExt+0x54>
 8007160:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007164:	685a      	ldr	r2, [r3, #4]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	490d      	ldr	r1, [pc, #52]	; (80071a0 <I2SEx_TxISR_I2SExt+0x90>)
 800716c:	428b      	cmp	r3, r1
 800716e:	d101      	bne.n	8007174 <I2SEx_TxISR_I2SExt+0x64>
 8007170:	4b0c      	ldr	r3, [pc, #48]	; (80071a4 <I2SEx_TxISR_I2SExt+0x94>)
 8007172:	e001      	b.n	8007178 <I2SEx_TxISR_I2SExt+0x68>
 8007174:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007178:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800717c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007182:	b29b      	uxth	r3, r3
 8007184:	2b00      	cmp	r3, #0
 8007186:	d106      	bne.n	8007196 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f7ff ff81 	bl	8007098 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007196:	bf00      	nop
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	40003800 	.word	0x40003800
 80071a4:	40003400 	.word	0x40003400

080071a8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	68d8      	ldr	r0, [r3, #12]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ba:	1c99      	adds	r1, r3, #2
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	62d1      	str	r1, [r2, #44]	; 0x2c
 80071c0:	b282      	uxth	r2, r0
 80071c2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	3b01      	subs	r3, #1
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d113      	bne.n	8007204 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80071ea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d106      	bne.n	8007204 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7ff ff4a 	bl	8007098 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007204:	bf00      	nop
 8007206:	3708      	adds	r7, #8
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a20      	ldr	r2, [pc, #128]	; (800729c <I2SEx_RxISR_I2SExt+0x90>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d101      	bne.n	8007222 <I2SEx_RxISR_I2SExt+0x16>
 800721e:	4b20      	ldr	r3, [pc, #128]	; (80072a0 <I2SEx_RxISR_I2SExt+0x94>)
 8007220:	e001      	b.n	8007226 <I2SEx_RxISR_I2SExt+0x1a>
 8007222:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007226:	68d8      	ldr	r0, [r3, #12]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722c:	1c99      	adds	r1, r3, #2
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007232:	b282      	uxth	r2, r0
 8007234:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800723a:	b29b      	uxth	r3, r3
 800723c:	3b01      	subs	r3, #1
 800723e:	b29a      	uxth	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007248:	b29b      	uxth	r3, r3
 800724a:	2b00      	cmp	r3, #0
 800724c:	d121      	bne.n	8007292 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a12      	ldr	r2, [pc, #72]	; (800729c <I2SEx_RxISR_I2SExt+0x90>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d101      	bne.n	800725c <I2SEx_RxISR_I2SExt+0x50>
 8007258:	4b11      	ldr	r3, [pc, #68]	; (80072a0 <I2SEx_RxISR_I2SExt+0x94>)
 800725a:	e001      	b.n	8007260 <I2SEx_RxISR_I2SExt+0x54>
 800725c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	490d      	ldr	r1, [pc, #52]	; (800729c <I2SEx_RxISR_I2SExt+0x90>)
 8007268:	428b      	cmp	r3, r1
 800726a:	d101      	bne.n	8007270 <I2SEx_RxISR_I2SExt+0x64>
 800726c:	4b0c      	ldr	r3, [pc, #48]	; (80072a0 <I2SEx_RxISR_I2SExt+0x94>)
 800726e:	e001      	b.n	8007274 <I2SEx_RxISR_I2SExt+0x68>
 8007270:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007274:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007278:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800727e:	b29b      	uxth	r3, r3
 8007280:	2b00      	cmp	r3, #0
 8007282:	d106      	bne.n	8007292 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f7ff ff03 	bl	8007098 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007292:	bf00      	nop
 8007294:	3708      	adds	r7, #8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	40003800 	.word	0x40003800
 80072a0:	40003400 	.word	0x40003400

080072a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b086      	sub	sp, #24
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e264      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 0301 	and.w	r3, r3, #1
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d075      	beq.n	80073ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072c2:	4ba3      	ldr	r3, [pc, #652]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f003 030c 	and.w	r3, r3, #12
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	d00c      	beq.n	80072e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072ce:	4ba0      	ldr	r3, [pc, #640]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072d6:	2b08      	cmp	r3, #8
 80072d8:	d112      	bne.n	8007300 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072da:	4b9d      	ldr	r3, [pc, #628]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072e6:	d10b      	bne.n	8007300 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072e8:	4b99      	ldr	r3, [pc, #612]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d05b      	beq.n	80073ac <HAL_RCC_OscConfig+0x108>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d157      	bne.n	80073ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e23f      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007308:	d106      	bne.n	8007318 <HAL_RCC_OscConfig+0x74>
 800730a:	4b91      	ldr	r3, [pc, #580]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a90      	ldr	r2, [pc, #576]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007314:	6013      	str	r3, [r2, #0]
 8007316:	e01d      	b.n	8007354 <HAL_RCC_OscConfig+0xb0>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007320:	d10c      	bne.n	800733c <HAL_RCC_OscConfig+0x98>
 8007322:	4b8b      	ldr	r3, [pc, #556]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a8a      	ldr	r2, [pc, #552]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800732c:	6013      	str	r3, [r2, #0]
 800732e:	4b88      	ldr	r3, [pc, #544]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a87      	ldr	r2, [pc, #540]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	e00b      	b.n	8007354 <HAL_RCC_OscConfig+0xb0>
 800733c:	4b84      	ldr	r3, [pc, #528]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a83      	ldr	r2, [pc, #524]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007346:	6013      	str	r3, [r2, #0]
 8007348:	4b81      	ldr	r3, [pc, #516]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a80      	ldr	r2, [pc, #512]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 800734e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d013      	beq.n	8007384 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800735c:	f7fb faa8 	bl	80028b0 <HAL_GetTick>
 8007360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007362:	e008      	b.n	8007376 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007364:	f7fb faa4 	bl	80028b0 <HAL_GetTick>
 8007368:	4602      	mov	r2, r0
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	2b64      	cmp	r3, #100	; 0x64
 8007370:	d901      	bls.n	8007376 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e204      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007376:	4b76      	ldr	r3, [pc, #472]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d0f0      	beq.n	8007364 <HAL_RCC_OscConfig+0xc0>
 8007382:	e014      	b.n	80073ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007384:	f7fb fa94 	bl	80028b0 <HAL_GetTick>
 8007388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800738a:	e008      	b.n	800739e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800738c:	f7fb fa90 	bl	80028b0 <HAL_GetTick>
 8007390:	4602      	mov	r2, r0
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	2b64      	cmp	r3, #100	; 0x64
 8007398:	d901      	bls.n	800739e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e1f0      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800739e:	4b6c      	ldr	r3, [pc, #432]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1f0      	bne.n	800738c <HAL_RCC_OscConfig+0xe8>
 80073aa:	e000      	b.n	80073ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 0302 	and.w	r3, r3, #2
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d063      	beq.n	8007482 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073ba:	4b65      	ldr	r3, [pc, #404]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f003 030c 	and.w	r3, r3, #12
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00b      	beq.n	80073de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073c6:	4b62      	ldr	r3, [pc, #392]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073ce:	2b08      	cmp	r3, #8
 80073d0:	d11c      	bne.n	800740c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073d2:	4b5f      	ldr	r3, [pc, #380]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d116      	bne.n	800740c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073de:	4b5c      	ldr	r3, [pc, #368]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0302 	and.w	r3, r3, #2
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d005      	beq.n	80073f6 <HAL_RCC_OscConfig+0x152>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d001      	beq.n	80073f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e1c4      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f6:	4b56      	ldr	r3, [pc, #344]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	691b      	ldr	r3, [r3, #16]
 8007402:	00db      	lsls	r3, r3, #3
 8007404:	4952      	ldr	r1, [pc, #328]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007406:	4313      	orrs	r3, r2
 8007408:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800740a:	e03a      	b.n	8007482 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d020      	beq.n	8007456 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007414:	4b4f      	ldr	r3, [pc, #316]	; (8007554 <HAL_RCC_OscConfig+0x2b0>)
 8007416:	2201      	movs	r2, #1
 8007418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800741a:	f7fb fa49 	bl	80028b0 <HAL_GetTick>
 800741e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007420:	e008      	b.n	8007434 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007422:	f7fb fa45 	bl	80028b0 <HAL_GetTick>
 8007426:	4602      	mov	r2, r0
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	1ad3      	subs	r3, r2, r3
 800742c:	2b02      	cmp	r3, #2
 800742e:	d901      	bls.n	8007434 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e1a5      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007434:	4b46      	ldr	r3, [pc, #280]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0302 	and.w	r3, r3, #2
 800743c:	2b00      	cmp	r3, #0
 800743e:	d0f0      	beq.n	8007422 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007440:	4b43      	ldr	r3, [pc, #268]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	00db      	lsls	r3, r3, #3
 800744e:	4940      	ldr	r1, [pc, #256]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007450:	4313      	orrs	r3, r2
 8007452:	600b      	str	r3, [r1, #0]
 8007454:	e015      	b.n	8007482 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007456:	4b3f      	ldr	r3, [pc, #252]	; (8007554 <HAL_RCC_OscConfig+0x2b0>)
 8007458:	2200      	movs	r2, #0
 800745a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800745c:	f7fb fa28 	bl	80028b0 <HAL_GetTick>
 8007460:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007462:	e008      	b.n	8007476 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007464:	f7fb fa24 	bl	80028b0 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b02      	cmp	r3, #2
 8007470:	d901      	bls.n	8007476 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e184      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007476:	4b36      	ldr	r3, [pc, #216]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1f0      	bne.n	8007464 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f003 0308 	and.w	r3, r3, #8
 800748a:	2b00      	cmp	r3, #0
 800748c:	d030      	beq.n	80074f0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d016      	beq.n	80074c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007496:	4b30      	ldr	r3, [pc, #192]	; (8007558 <HAL_RCC_OscConfig+0x2b4>)
 8007498:	2201      	movs	r2, #1
 800749a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800749c:	f7fb fa08 	bl	80028b0 <HAL_GetTick>
 80074a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074a4:	f7fb fa04 	bl	80028b0 <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e164      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074b6:	4b26      	ldr	r3, [pc, #152]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80074b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0f0      	beq.n	80074a4 <HAL_RCC_OscConfig+0x200>
 80074c2:	e015      	b.n	80074f0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074c4:	4b24      	ldr	r3, [pc, #144]	; (8007558 <HAL_RCC_OscConfig+0x2b4>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074ca:	f7fb f9f1 	bl	80028b0 <HAL_GetTick>
 80074ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074d0:	e008      	b.n	80074e4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074d2:	f7fb f9ed 	bl	80028b0 <HAL_GetTick>
 80074d6:	4602      	mov	r2, r0
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	2b02      	cmp	r3, #2
 80074de:	d901      	bls.n	80074e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e14d      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074e4:	4b1a      	ldr	r3, [pc, #104]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 80074e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074e8:	f003 0302 	and.w	r3, r3, #2
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1f0      	bne.n	80074d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f003 0304 	and.w	r3, r3, #4
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 80a0 	beq.w	800763e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074fe:	2300      	movs	r3, #0
 8007500:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007502:	4b13      	ldr	r3, [pc, #76]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d10f      	bne.n	800752e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800750e:	2300      	movs	r3, #0
 8007510:	60bb      	str	r3, [r7, #8]
 8007512:	4b0f      	ldr	r3, [pc, #60]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007516:	4a0e      	ldr	r2, [pc, #56]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800751c:	6413      	str	r3, [r2, #64]	; 0x40
 800751e:	4b0c      	ldr	r3, [pc, #48]	; (8007550 <HAL_RCC_OscConfig+0x2ac>)
 8007520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007526:	60bb      	str	r3, [r7, #8]
 8007528:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800752a:	2301      	movs	r3, #1
 800752c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800752e:	4b0b      	ldr	r3, [pc, #44]	; (800755c <HAL_RCC_OscConfig+0x2b8>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007536:	2b00      	cmp	r3, #0
 8007538:	d121      	bne.n	800757e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800753a:	4b08      	ldr	r3, [pc, #32]	; (800755c <HAL_RCC_OscConfig+0x2b8>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a07      	ldr	r2, [pc, #28]	; (800755c <HAL_RCC_OscConfig+0x2b8>)
 8007540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007544:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007546:	f7fb f9b3 	bl	80028b0 <HAL_GetTick>
 800754a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800754c:	e011      	b.n	8007572 <HAL_RCC_OscConfig+0x2ce>
 800754e:	bf00      	nop
 8007550:	40023800 	.word	0x40023800
 8007554:	42470000 	.word	0x42470000
 8007558:	42470e80 	.word	0x42470e80
 800755c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007560:	f7fb f9a6 	bl	80028b0 <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	2b02      	cmp	r3, #2
 800756c:	d901      	bls.n	8007572 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e106      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007572:	4b85      	ldr	r3, [pc, #532]	; (8007788 <HAL_RCC_OscConfig+0x4e4>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800757a:	2b00      	cmp	r3, #0
 800757c:	d0f0      	beq.n	8007560 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	2b01      	cmp	r3, #1
 8007584:	d106      	bne.n	8007594 <HAL_RCC_OscConfig+0x2f0>
 8007586:	4b81      	ldr	r3, [pc, #516]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 8007588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800758a:	4a80      	ldr	r2, [pc, #512]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 800758c:	f043 0301 	orr.w	r3, r3, #1
 8007590:	6713      	str	r3, [r2, #112]	; 0x70
 8007592:	e01c      	b.n	80075ce <HAL_RCC_OscConfig+0x32a>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	2b05      	cmp	r3, #5
 800759a:	d10c      	bne.n	80075b6 <HAL_RCC_OscConfig+0x312>
 800759c:	4b7b      	ldr	r3, [pc, #492]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 800759e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075a0:	4a7a      	ldr	r2, [pc, #488]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075a2:	f043 0304 	orr.w	r3, r3, #4
 80075a6:	6713      	str	r3, [r2, #112]	; 0x70
 80075a8:	4b78      	ldr	r3, [pc, #480]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075ac:	4a77      	ldr	r2, [pc, #476]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075ae:	f043 0301 	orr.w	r3, r3, #1
 80075b2:	6713      	str	r3, [r2, #112]	; 0x70
 80075b4:	e00b      	b.n	80075ce <HAL_RCC_OscConfig+0x32a>
 80075b6:	4b75      	ldr	r3, [pc, #468]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075ba:	4a74      	ldr	r2, [pc, #464]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075bc:	f023 0301 	bic.w	r3, r3, #1
 80075c0:	6713      	str	r3, [r2, #112]	; 0x70
 80075c2:	4b72      	ldr	r3, [pc, #456]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c6:	4a71      	ldr	r2, [pc, #452]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075c8:	f023 0304 	bic.w	r3, r3, #4
 80075cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d015      	beq.n	8007602 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075d6:	f7fb f96b 	bl	80028b0 <HAL_GetTick>
 80075da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075dc:	e00a      	b.n	80075f4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075de:	f7fb f967 	bl	80028b0 <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d901      	bls.n	80075f4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80075f0:	2303      	movs	r3, #3
 80075f2:	e0c5      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075f4:	4b65      	ldr	r3, [pc, #404]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80075f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f8:	f003 0302 	and.w	r3, r3, #2
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d0ee      	beq.n	80075de <HAL_RCC_OscConfig+0x33a>
 8007600:	e014      	b.n	800762c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007602:	f7fb f955 	bl	80028b0 <HAL_GetTick>
 8007606:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007608:	e00a      	b.n	8007620 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800760a:	f7fb f951 	bl	80028b0 <HAL_GetTick>
 800760e:	4602      	mov	r2, r0
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	f241 3288 	movw	r2, #5000	; 0x1388
 8007618:	4293      	cmp	r3, r2
 800761a:	d901      	bls.n	8007620 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800761c:	2303      	movs	r3, #3
 800761e:	e0af      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007620:	4b5a      	ldr	r3, [pc, #360]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 8007622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007624:	f003 0302 	and.w	r3, r3, #2
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1ee      	bne.n	800760a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800762c:	7dfb      	ldrb	r3, [r7, #23]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d105      	bne.n	800763e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007632:	4b56      	ldr	r3, [pc, #344]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 8007634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007636:	4a55      	ldr	r2, [pc, #340]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 8007638:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800763c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	699b      	ldr	r3, [r3, #24]
 8007642:	2b00      	cmp	r3, #0
 8007644:	f000 809b 	beq.w	800777e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007648:	4b50      	ldr	r3, [pc, #320]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f003 030c 	and.w	r3, r3, #12
 8007650:	2b08      	cmp	r3, #8
 8007652:	d05c      	beq.n	800770e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	2b02      	cmp	r3, #2
 800765a:	d141      	bne.n	80076e0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800765c:	4b4c      	ldr	r3, [pc, #304]	; (8007790 <HAL_RCC_OscConfig+0x4ec>)
 800765e:	2200      	movs	r2, #0
 8007660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007662:	f7fb f925 	bl	80028b0 <HAL_GetTick>
 8007666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007668:	e008      	b.n	800767c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800766a:	f7fb f921 	bl	80028b0 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	2b02      	cmp	r3, #2
 8007676:	d901      	bls.n	800767c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e081      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800767c:	4b43      	ldr	r3, [pc, #268]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1f0      	bne.n	800766a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	69da      	ldr	r2, [r3, #28]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a1b      	ldr	r3, [r3, #32]
 8007690:	431a      	orrs	r2, r3
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007696:	019b      	lsls	r3, r3, #6
 8007698:	431a      	orrs	r2, r3
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800769e:	085b      	lsrs	r3, r3, #1
 80076a0:	3b01      	subs	r3, #1
 80076a2:	041b      	lsls	r3, r3, #16
 80076a4:	431a      	orrs	r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076aa:	061b      	lsls	r3, r3, #24
 80076ac:	4937      	ldr	r1, [pc, #220]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80076ae:	4313      	orrs	r3, r2
 80076b0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076b2:	4b37      	ldr	r3, [pc, #220]	; (8007790 <HAL_RCC_OscConfig+0x4ec>)
 80076b4:	2201      	movs	r2, #1
 80076b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b8:	f7fb f8fa 	bl	80028b0 <HAL_GetTick>
 80076bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076be:	e008      	b.n	80076d2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076c0:	f7fb f8f6 	bl	80028b0 <HAL_GetTick>
 80076c4:	4602      	mov	r2, r0
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d901      	bls.n	80076d2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e056      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076d2:	4b2e      	ldr	r3, [pc, #184]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d0f0      	beq.n	80076c0 <HAL_RCC_OscConfig+0x41c>
 80076de:	e04e      	b.n	800777e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076e0:	4b2b      	ldr	r3, [pc, #172]	; (8007790 <HAL_RCC_OscConfig+0x4ec>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076e6:	f7fb f8e3 	bl	80028b0 <HAL_GetTick>
 80076ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ec:	e008      	b.n	8007700 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076ee:	f7fb f8df 	bl	80028b0 <HAL_GetTick>
 80076f2:	4602      	mov	r2, r0
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	1ad3      	subs	r3, r2, r3
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d901      	bls.n	8007700 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80076fc:	2303      	movs	r3, #3
 80076fe:	e03f      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007700:	4b22      	ldr	r3, [pc, #136]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1f0      	bne.n	80076ee <HAL_RCC_OscConfig+0x44a>
 800770c:	e037      	b.n	800777e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	2b01      	cmp	r3, #1
 8007714:	d101      	bne.n	800771a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e032      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800771a:	4b1c      	ldr	r3, [pc, #112]	; (800778c <HAL_RCC_OscConfig+0x4e8>)
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	699b      	ldr	r3, [r3, #24]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d028      	beq.n	800777a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007732:	429a      	cmp	r2, r3
 8007734:	d121      	bne.n	800777a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007740:	429a      	cmp	r2, r3
 8007742:	d11a      	bne.n	800777a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800774a:	4013      	ands	r3, r2
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007750:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007752:	4293      	cmp	r3, r2
 8007754:	d111      	bne.n	800777a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007760:	085b      	lsrs	r3, r3, #1
 8007762:	3b01      	subs	r3, #1
 8007764:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007766:	429a      	cmp	r2, r3
 8007768:	d107      	bne.n	800777a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007774:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007776:	429a      	cmp	r2, r3
 8007778:	d001      	beq.n	800777e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e000      	b.n	8007780 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3718      	adds	r7, #24
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	40007000 	.word	0x40007000
 800778c:	40023800 	.word	0x40023800
 8007790:	42470060 	.word	0x42470060

08007794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e0cc      	b.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077a8:	4b68      	ldr	r3, [pc, #416]	; (800794c <HAL_RCC_ClockConfig+0x1b8>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 0307 	and.w	r3, r3, #7
 80077b0:	683a      	ldr	r2, [r7, #0]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d90c      	bls.n	80077d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077b6:	4b65      	ldr	r3, [pc, #404]	; (800794c <HAL_RCC_ClockConfig+0x1b8>)
 80077b8:	683a      	ldr	r2, [r7, #0]
 80077ba:	b2d2      	uxtb	r2, r2
 80077bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077be:	4b63      	ldr	r3, [pc, #396]	; (800794c <HAL_RCC_ClockConfig+0x1b8>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0307 	and.w	r3, r3, #7
 80077c6:	683a      	ldr	r2, [r7, #0]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d001      	beq.n	80077d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e0b8      	b.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d020      	beq.n	800781e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0304 	and.w	r3, r3, #4
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d005      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077e8:	4b59      	ldr	r3, [pc, #356]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	4a58      	ldr	r2, [pc, #352]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 80077ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80077f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0308 	and.w	r3, r3, #8
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d005      	beq.n	800780c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007800:	4b53      	ldr	r3, [pc, #332]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	4a52      	ldr	r2, [pc, #328]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007806:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800780a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800780c:	4b50      	ldr	r3, [pc, #320]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	494d      	ldr	r1, [pc, #308]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 800781a:	4313      	orrs	r3, r2
 800781c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d044      	beq.n	80078b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	2b01      	cmp	r3, #1
 8007830:	d107      	bne.n	8007842 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007832:	4b47      	ldr	r3, [pc, #284]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d119      	bne.n	8007872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	e07f      	b.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	2b02      	cmp	r3, #2
 8007848:	d003      	beq.n	8007852 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800784e:	2b03      	cmp	r3, #3
 8007850:	d107      	bne.n	8007862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007852:	4b3f      	ldr	r3, [pc, #252]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800785a:	2b00      	cmp	r3, #0
 800785c:	d109      	bne.n	8007872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800785e:	2301      	movs	r3, #1
 8007860:	e06f      	b.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007862:	4b3b      	ldr	r3, [pc, #236]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0302 	and.w	r3, r3, #2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d101      	bne.n	8007872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e067      	b.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007872:	4b37      	ldr	r3, [pc, #220]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f023 0203 	bic.w	r2, r3, #3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	4934      	ldr	r1, [pc, #208]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007880:	4313      	orrs	r3, r2
 8007882:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007884:	f7fb f814 	bl	80028b0 <HAL_GetTick>
 8007888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800788a:	e00a      	b.n	80078a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800788c:	f7fb f810 	bl	80028b0 <HAL_GetTick>
 8007890:	4602      	mov	r2, r0
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	1ad3      	subs	r3, r2, r3
 8007896:	f241 3288 	movw	r2, #5000	; 0x1388
 800789a:	4293      	cmp	r3, r2
 800789c:	d901      	bls.n	80078a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800789e:	2303      	movs	r3, #3
 80078a0:	e04f      	b.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078a2:	4b2b      	ldr	r3, [pc, #172]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f003 020c 	and.w	r2, r3, #12
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d1eb      	bne.n	800788c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078b4:	4b25      	ldr	r3, [pc, #148]	; (800794c <HAL_RCC_ClockConfig+0x1b8>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0307 	and.w	r3, r3, #7
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d20c      	bcs.n	80078dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078c2:	4b22      	ldr	r3, [pc, #136]	; (800794c <HAL_RCC_ClockConfig+0x1b8>)
 80078c4:	683a      	ldr	r2, [r7, #0]
 80078c6:	b2d2      	uxtb	r2, r2
 80078c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ca:	4b20      	ldr	r3, [pc, #128]	; (800794c <HAL_RCC_ClockConfig+0x1b8>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 0307 	and.w	r3, r3, #7
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d001      	beq.n	80078dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e032      	b.n	8007942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0304 	and.w	r3, r3, #4
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d008      	beq.n	80078fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078e8:	4b19      	ldr	r3, [pc, #100]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	4916      	ldr	r1, [pc, #88]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 80078f6:	4313      	orrs	r3, r2
 80078f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 0308 	and.w	r3, r3, #8
 8007902:	2b00      	cmp	r3, #0
 8007904:	d009      	beq.n	800791a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007906:	4b12      	ldr	r3, [pc, #72]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	691b      	ldr	r3, [r3, #16]
 8007912:	00db      	lsls	r3, r3, #3
 8007914:	490e      	ldr	r1, [pc, #56]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007916:	4313      	orrs	r3, r2
 8007918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800791a:	f000 f821 	bl	8007960 <HAL_RCC_GetSysClockFreq>
 800791e:	4602      	mov	r2, r0
 8007920:	4b0b      	ldr	r3, [pc, #44]	; (8007950 <HAL_RCC_ClockConfig+0x1bc>)
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	091b      	lsrs	r3, r3, #4
 8007926:	f003 030f 	and.w	r3, r3, #15
 800792a:	490a      	ldr	r1, [pc, #40]	; (8007954 <HAL_RCC_ClockConfig+0x1c0>)
 800792c:	5ccb      	ldrb	r3, [r1, r3]
 800792e:	fa22 f303 	lsr.w	r3, r2, r3
 8007932:	4a09      	ldr	r2, [pc, #36]	; (8007958 <HAL_RCC_ClockConfig+0x1c4>)
 8007934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007936:	4b09      	ldr	r3, [pc, #36]	; (800795c <HAL_RCC_ClockConfig+0x1c8>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4618      	mov	r0, r3
 800793c:	f7fa ff74 	bl	8002828 <HAL_InitTick>

  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	40023c00 	.word	0x40023c00
 8007950:	40023800 	.word	0x40023800
 8007954:	0808dd3c 	.word	0x0808dd3c
 8007958:	20000074 	.word	0x20000074
 800795c:	20000080 	.word	0x20000080

08007960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007960:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007964:	b084      	sub	sp, #16
 8007966:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007968:	2300      	movs	r3, #0
 800796a:	607b      	str	r3, [r7, #4]
 800796c:	2300      	movs	r3, #0
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	2300      	movs	r3, #0
 8007972:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007978:	4b67      	ldr	r3, [pc, #412]	; (8007b18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f003 030c 	and.w	r3, r3, #12
 8007980:	2b08      	cmp	r3, #8
 8007982:	d00d      	beq.n	80079a0 <HAL_RCC_GetSysClockFreq+0x40>
 8007984:	2b08      	cmp	r3, #8
 8007986:	f200 80bd 	bhi.w	8007b04 <HAL_RCC_GetSysClockFreq+0x1a4>
 800798a:	2b00      	cmp	r3, #0
 800798c:	d002      	beq.n	8007994 <HAL_RCC_GetSysClockFreq+0x34>
 800798e:	2b04      	cmp	r3, #4
 8007990:	d003      	beq.n	800799a <HAL_RCC_GetSysClockFreq+0x3a>
 8007992:	e0b7      	b.n	8007b04 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007994:	4b61      	ldr	r3, [pc, #388]	; (8007b1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007996:	60bb      	str	r3, [r7, #8]
       break;
 8007998:	e0b7      	b.n	8007b0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800799a:	4b61      	ldr	r3, [pc, #388]	; (8007b20 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800799c:	60bb      	str	r3, [r7, #8]
      break;
 800799e:	e0b4      	b.n	8007b0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079a0:	4b5d      	ldr	r3, [pc, #372]	; (8007b18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079a8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079aa:	4b5b      	ldr	r3, [pc, #364]	; (8007b18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d04d      	beq.n	8007a52 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079b6:	4b58      	ldr	r3, [pc, #352]	; (8007b18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	099b      	lsrs	r3, r3, #6
 80079bc:	461a      	mov	r2, r3
 80079be:	f04f 0300 	mov.w	r3, #0
 80079c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80079c6:	f04f 0100 	mov.w	r1, #0
 80079ca:	ea02 0800 	and.w	r8, r2, r0
 80079ce:	ea03 0901 	and.w	r9, r3, r1
 80079d2:	4640      	mov	r0, r8
 80079d4:	4649      	mov	r1, r9
 80079d6:	f04f 0200 	mov.w	r2, #0
 80079da:	f04f 0300 	mov.w	r3, #0
 80079de:	014b      	lsls	r3, r1, #5
 80079e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80079e4:	0142      	lsls	r2, r0, #5
 80079e6:	4610      	mov	r0, r2
 80079e8:	4619      	mov	r1, r3
 80079ea:	ebb0 0008 	subs.w	r0, r0, r8
 80079ee:	eb61 0109 	sbc.w	r1, r1, r9
 80079f2:	f04f 0200 	mov.w	r2, #0
 80079f6:	f04f 0300 	mov.w	r3, #0
 80079fa:	018b      	lsls	r3, r1, #6
 80079fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007a00:	0182      	lsls	r2, r0, #6
 8007a02:	1a12      	subs	r2, r2, r0
 8007a04:	eb63 0301 	sbc.w	r3, r3, r1
 8007a08:	f04f 0000 	mov.w	r0, #0
 8007a0c:	f04f 0100 	mov.w	r1, #0
 8007a10:	00d9      	lsls	r1, r3, #3
 8007a12:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007a16:	00d0      	lsls	r0, r2, #3
 8007a18:	4602      	mov	r2, r0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	eb12 0208 	adds.w	r2, r2, r8
 8007a20:	eb43 0309 	adc.w	r3, r3, r9
 8007a24:	f04f 0000 	mov.w	r0, #0
 8007a28:	f04f 0100 	mov.w	r1, #0
 8007a2c:	0259      	lsls	r1, r3, #9
 8007a2e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007a32:	0250      	lsls	r0, r2, #9
 8007a34:	4602      	mov	r2, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	4610      	mov	r0, r2
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f04f 0300 	mov.w	r3, #0
 8007a44:	f7f8 fc14 	bl	8000270 <__aeabi_uldivmod>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e04a      	b.n	8007ae8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a52:	4b31      	ldr	r3, [pc, #196]	; (8007b18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	099b      	lsrs	r3, r3, #6
 8007a58:	461a      	mov	r2, r3
 8007a5a:	f04f 0300 	mov.w	r3, #0
 8007a5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007a62:	f04f 0100 	mov.w	r1, #0
 8007a66:	ea02 0400 	and.w	r4, r2, r0
 8007a6a:	ea03 0501 	and.w	r5, r3, r1
 8007a6e:	4620      	mov	r0, r4
 8007a70:	4629      	mov	r1, r5
 8007a72:	f04f 0200 	mov.w	r2, #0
 8007a76:	f04f 0300 	mov.w	r3, #0
 8007a7a:	014b      	lsls	r3, r1, #5
 8007a7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007a80:	0142      	lsls	r2, r0, #5
 8007a82:	4610      	mov	r0, r2
 8007a84:	4619      	mov	r1, r3
 8007a86:	1b00      	subs	r0, r0, r4
 8007a88:	eb61 0105 	sbc.w	r1, r1, r5
 8007a8c:	f04f 0200 	mov.w	r2, #0
 8007a90:	f04f 0300 	mov.w	r3, #0
 8007a94:	018b      	lsls	r3, r1, #6
 8007a96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007a9a:	0182      	lsls	r2, r0, #6
 8007a9c:	1a12      	subs	r2, r2, r0
 8007a9e:	eb63 0301 	sbc.w	r3, r3, r1
 8007aa2:	f04f 0000 	mov.w	r0, #0
 8007aa6:	f04f 0100 	mov.w	r1, #0
 8007aaa:	00d9      	lsls	r1, r3, #3
 8007aac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007ab0:	00d0      	lsls	r0, r2, #3
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	1912      	adds	r2, r2, r4
 8007ab8:	eb45 0303 	adc.w	r3, r5, r3
 8007abc:	f04f 0000 	mov.w	r0, #0
 8007ac0:	f04f 0100 	mov.w	r1, #0
 8007ac4:	0299      	lsls	r1, r3, #10
 8007ac6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007aca:	0290      	lsls	r0, r2, #10
 8007acc:	4602      	mov	r2, r0
 8007ace:	460b      	mov	r3, r1
 8007ad0:	4610      	mov	r0, r2
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	f04f 0300 	mov.w	r3, #0
 8007adc:	f7f8 fbc8 	bl	8000270 <__aeabi_uldivmod>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007ae8:	4b0b      	ldr	r3, [pc, #44]	; (8007b18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	0c1b      	lsrs	r3, r3, #16
 8007aee:	f003 0303 	and.w	r3, r3, #3
 8007af2:	3301      	adds	r3, #1
 8007af4:	005b      	lsls	r3, r3, #1
 8007af6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007af8:	68fa      	ldr	r2, [r7, #12]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b00:	60bb      	str	r3, [r7, #8]
      break;
 8007b02:	e002      	b.n	8007b0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b04:	4b05      	ldr	r3, [pc, #20]	; (8007b1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007b06:	60bb      	str	r3, [r7, #8]
      break;
 8007b08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007b16:	bf00      	nop
 8007b18:	40023800 	.word	0x40023800
 8007b1c:	00f42400 	.word	0x00f42400
 8007b20:	007a1200 	.word	0x007a1200

08007b24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b24:	b480      	push	{r7}
 8007b26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b28:	4b03      	ldr	r3, [pc, #12]	; (8007b38 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr
 8007b36:	bf00      	nop
 8007b38:	20000074 	.word	0x20000074

08007b3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007b40:	f7ff fff0 	bl	8007b24 <HAL_RCC_GetHCLKFreq>
 8007b44:	4602      	mov	r2, r0
 8007b46:	4b05      	ldr	r3, [pc, #20]	; (8007b5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	0a9b      	lsrs	r3, r3, #10
 8007b4c:	f003 0307 	and.w	r3, r3, #7
 8007b50:	4903      	ldr	r1, [pc, #12]	; (8007b60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b52:	5ccb      	ldrb	r3, [r1, r3]
 8007b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	bd80      	pop	{r7, pc}
 8007b5c:	40023800 	.word	0x40023800
 8007b60:	0808dd4c 	.word	0x0808dd4c

08007b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007b68:	f7ff ffdc 	bl	8007b24 <HAL_RCC_GetHCLKFreq>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	4b05      	ldr	r3, [pc, #20]	; (8007b84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	0b5b      	lsrs	r3, r3, #13
 8007b74:	f003 0307 	and.w	r3, r3, #7
 8007b78:	4903      	ldr	r1, [pc, #12]	; (8007b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b7a:	5ccb      	ldrb	r3, [r1, r3]
 8007b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	40023800 	.word	0x40023800
 8007b88:	0808dd4c 	.word	0x0808dd4c

08007b8c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b94:	2300      	movs	r3, #0
 8007b96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 0301 	and.w	r3, r3, #1
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d105      	bne.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d035      	beq.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007bb4:	4b62      	ldr	r3, [pc, #392]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007bba:	f7fa fe79 	bl	80028b0 <HAL_GetTick>
 8007bbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bc0:	e008      	b.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007bc2:	f7fa fe75 	bl	80028b0 <HAL_GetTick>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d901      	bls.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e0b0      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bd4:	4b5b      	ldr	r3, [pc, #364]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d1f0      	bne.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	019a      	lsls	r2, r3, #6
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	071b      	lsls	r3, r3, #28
 8007bec:	4955      	ldr	r1, [pc, #340]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007bf4:	4b52      	ldr	r3, [pc, #328]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007bfa:	f7fa fe59 	bl	80028b0 <HAL_GetTick>
 8007bfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c00:	e008      	b.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007c02:	f7fa fe55 	bl	80028b0 <HAL_GetTick>
 8007c06:	4602      	mov	r2, r0
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	1ad3      	subs	r3, r2, r3
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	d901      	bls.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c10:	2303      	movs	r3, #3
 8007c12:	e090      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c14:	4b4b      	ldr	r3, [pc, #300]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d0f0      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f003 0302 	and.w	r3, r3, #2
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	f000 8083 	beq.w	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c2e:	2300      	movs	r3, #0
 8007c30:	60fb      	str	r3, [r7, #12]
 8007c32:	4b44      	ldr	r3, [pc, #272]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c36:	4a43      	ldr	r2, [pc, #268]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8007c3e:	4b41      	ldr	r3, [pc, #260]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c46:	60fb      	str	r3, [r7, #12]
 8007c48:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007c4a:	4b3f      	ldr	r3, [pc, #252]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a3e      	ldr	r2, [pc, #248]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c54:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007c56:	f7fa fe2b 	bl	80028b0 <HAL_GetTick>
 8007c5a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007c5c:	e008      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007c5e:	f7fa fe27 	bl	80028b0 <HAL_GetTick>
 8007c62:	4602      	mov	r2, r0
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	2b02      	cmp	r3, #2
 8007c6a:	d901      	bls.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	e062      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007c70:	4b35      	ldr	r3, [pc, #212]	; (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d0f0      	beq.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007c7c:	4b31      	ldr	r3, [pc, #196]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c84:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d02f      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c94:	693a      	ldr	r2, [r7, #16]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d028      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c9a:	4b2a      	ldr	r3, [pc, #168]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ca2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007ca4:	4b29      	ldr	r3, [pc, #164]	; (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007caa:	4b28      	ldr	r3, [pc, #160]	; (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007cb0:	4a24      	ldr	r2, [pc, #144]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007cb6:	4b23      	ldr	r3, [pc, #140]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cba:	f003 0301 	and.w	r3, r3, #1
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d114      	bne.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007cc2:	f7fa fdf5 	bl	80028b0 <HAL_GetTick>
 8007cc6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cc8:	e00a      	b.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cca:	f7fa fdf1 	bl	80028b0 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d901      	bls.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007cdc:	2303      	movs	r3, #3
 8007cde:	e02a      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ce0:	4b18      	ldr	r3, [pc, #96]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ce4:	f003 0302 	and.w	r3, r3, #2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d0ee      	beq.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cf4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cf8:	d10d      	bne.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007cfa:	4b12      	ldr	r3, [pc, #72]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007d0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d0e:	490d      	ldr	r1, [pc, #52]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d10:	4313      	orrs	r3, r2
 8007d12:	608b      	str	r3, [r1, #8]
 8007d14:	e005      	b.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007d16:	4b0b      	ldr	r3, [pc, #44]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	4a0a      	ldr	r2, [pc, #40]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d1c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007d20:	6093      	str	r3, [r2, #8]
 8007d22:	4b08      	ldr	r3, [pc, #32]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d2e:	4905      	ldr	r1, [pc, #20]	; (8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d30:	4313      	orrs	r3, r2
 8007d32:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	42470068 	.word	0x42470068
 8007d44:	40023800 	.word	0x40023800
 8007d48:	40007000 	.word	0x40007000
 8007d4c:	42470e40 	.word	0x42470e40

08007d50 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b087      	sub	sp, #28
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007d64:	2300      	movs	r3, #0
 8007d66:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d13e      	bne.n	8007dec <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007d6e:	4b23      	ldr	r3, [pc, #140]	; (8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d005      	beq.n	8007d8a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d12f      	bne.n	8007de4 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007d84:	4b1e      	ldr	r3, [pc, #120]	; (8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007d86:	617b      	str	r3, [r7, #20]
          break;
 8007d88:	e02f      	b.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007d8a:	4b1c      	ldr	r3, [pc, #112]	; (8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d96:	d108      	bne.n	8007daa <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007d98:	4b18      	ldr	r3, [pc, #96]	; (8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007da0:	4a18      	ldr	r2, [pc, #96]	; (8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da6:	613b      	str	r3, [r7, #16]
 8007da8:	e007      	b.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007daa:	4b14      	ldr	r3, [pc, #80]	; (8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007db2:	4a15      	ldr	r2, [pc, #84]	; (8007e08 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007dba:	4b10      	ldr	r3, [pc, #64]	; (8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dc0:	099b      	lsrs	r3, r3, #6
 8007dc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	fb02 f303 	mul.w	r3, r2, r3
 8007dcc:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007dce:	4b0b      	ldr	r3, [pc, #44]	; (8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dd4:	0f1b      	lsrs	r3, r3, #28
 8007dd6:	f003 0307 	and.w	r3, r3, #7
 8007dda:	68ba      	ldr	r2, [r7, #8]
 8007ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007de0:	617b      	str	r3, [r7, #20]
          break;
 8007de2:	e002      	b.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	617b      	str	r3, [r7, #20]
          break;
 8007de8:	bf00      	nop
        }
      }
      break;
 8007dea:	bf00      	nop
    }
  }
  return frequency;
 8007dec:	697b      	ldr	r3, [r7, #20]
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	371c      	adds	r7, #28
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr
 8007dfa:	bf00      	nop
 8007dfc:	40023800 	.word	0x40023800
 8007e00:	00bb8000 	.word	0x00bb8000
 8007e04:	007a1200 	.word	0x007a1200
 8007e08:	00f42400 	.word	0x00f42400

08007e0c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d101      	bne.n	8007e22 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e034      	b.n	8007e8c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d106      	bne.n	8007e3c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f7fa f892 	bl	8001f60 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	3308      	adds	r3, #8
 8007e44:	4619      	mov	r1, r3
 8007e46:	4610      	mov	r0, r2
 8007e48:	f000 fb3a 	bl	80084c0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6818      	ldr	r0, [r3, #0]
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	461a      	mov	r2, r3
 8007e56:	68b9      	ldr	r1, [r7, #8]
 8007e58:	f000 fb84 	bl	8008564 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6858      	ldr	r0, [r3, #4]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	689a      	ldr	r2, [r3, #8]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e68:	6879      	ldr	r1, [r7, #4]
 8007e6a:	f000 fbb9 	bl	80085e0 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	68fa      	ldr	r2, [r7, #12]
 8007e74:	6892      	ldr	r2, [r2, #8]
 8007e76:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	6892      	ldr	r2, [r2, #8]
 8007e82:	f041 0101 	orr.w	r1, r1, #1
 8007e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d101      	bne.n	8007ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e03f      	b.n	8007f26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d106      	bne.n	8007ec0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f7f9 ff78 	bl	8001db0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2224      	movs	r2, #36	; 0x24
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68da      	ldr	r2, [r3, #12]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ed6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 f929 	bl	8008130 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	691a      	ldr	r2, [r3, #16]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007eec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	695a      	ldr	r2, [r3, #20]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007efc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68da      	ldr	r2, [r3, #12]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2220      	movs	r2, #32
 8007f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f2e:	b580      	push	{r7, lr}
 8007f30:	b08a      	sub	sp, #40	; 0x28
 8007f32:	af02      	add	r7, sp, #8
 8007f34:	60f8      	str	r0, [r7, #12]
 8007f36:	60b9      	str	r1, [r7, #8]
 8007f38:	603b      	str	r3, [r7, #0]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b20      	cmp	r3, #32
 8007f4c:	d17c      	bne.n	8008048 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d002      	beq.n	8007f5a <HAL_UART_Transmit+0x2c>
 8007f54:	88fb      	ldrh	r3, [r7, #6]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d101      	bne.n	8007f5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e075      	b.n	800804a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d101      	bne.n	8007f6c <HAL_UART_Transmit+0x3e>
 8007f68:	2302      	movs	r3, #2
 8007f6a:	e06e      	b.n	800804a <HAL_UART_Transmit+0x11c>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2200      	movs	r2, #0
 8007f78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2221      	movs	r2, #33	; 0x21
 8007f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f82:	f7fa fc95 	bl	80028b0 <HAL_GetTick>
 8007f86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	88fa      	ldrh	r2, [r7, #6]
 8007f8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	88fa      	ldrh	r2, [r7, #6]
 8007f92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f9c:	d108      	bne.n	8007fb0 <HAL_UART_Transmit+0x82>
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	691b      	ldr	r3, [r3, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d104      	bne.n	8007fb0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	61bb      	str	r3, [r7, #24]
 8007fae:	e003      	b.n	8007fb8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007fc0:	e02a      	b.n	8008018 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	2180      	movs	r1, #128	; 0x80
 8007fcc:	68f8      	ldr	r0, [r7, #12]
 8007fce:	f000 f840 	bl	8008052 <UART_WaitOnFlagUntilTimeout>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d001      	beq.n	8007fdc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007fd8:	2303      	movs	r3, #3
 8007fda:	e036      	b.n	800804a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d10b      	bne.n	8007ffa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	881b      	ldrh	r3, [r3, #0]
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ff0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	3302      	adds	r3, #2
 8007ff6:	61bb      	str	r3, [r7, #24]
 8007ff8:	e007      	b.n	800800a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	781a      	ldrb	r2, [r3, #0]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	3301      	adds	r3, #1
 8008008:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800800e:	b29b      	uxth	r3, r3
 8008010:	3b01      	subs	r3, #1
 8008012:	b29a      	uxth	r2, r3
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800801c:	b29b      	uxth	r3, r3
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1cf      	bne.n	8007fc2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	2200      	movs	r2, #0
 800802a:	2140      	movs	r1, #64	; 0x40
 800802c:	68f8      	ldr	r0, [r7, #12]
 800802e:	f000 f810 	bl	8008052 <UART_WaitOnFlagUntilTimeout>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d001      	beq.n	800803c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e006      	b.n	800804a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2220      	movs	r2, #32
 8008040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	e000      	b.n	800804a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008048:	2302      	movs	r3, #2
  }
}
 800804a:	4618      	mov	r0, r3
 800804c:	3720      	adds	r7, #32
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b090      	sub	sp, #64	; 0x40
 8008056:	af00      	add	r7, sp, #0
 8008058:	60f8      	str	r0, [r7, #12]
 800805a:	60b9      	str	r1, [r7, #8]
 800805c:	603b      	str	r3, [r7, #0]
 800805e:	4613      	mov	r3, r2
 8008060:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008062:	e050      	b.n	8008106 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008064:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806a:	d04c      	beq.n	8008106 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800806c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800806e:	2b00      	cmp	r3, #0
 8008070:	d007      	beq.n	8008082 <UART_WaitOnFlagUntilTimeout+0x30>
 8008072:	f7fa fc1d 	bl	80028b0 <HAL_GetTick>
 8008076:	4602      	mov	r2, r0
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	1ad3      	subs	r3, r2, r3
 800807c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800807e:	429a      	cmp	r2, r3
 8008080:	d241      	bcs.n	8008106 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	330c      	adds	r3, #12
 8008088:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800808c:	e853 3f00 	ldrex	r3, [r3]
 8008090:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008098:	63fb      	str	r3, [r7, #60]	; 0x3c
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	330c      	adds	r3, #12
 80080a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80080a2:	637a      	str	r2, [r7, #52]	; 0x34
 80080a4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80080a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080aa:	e841 2300 	strex	r3, r2, [r1]
 80080ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80080b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d1e5      	bne.n	8008082 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3314      	adds	r3, #20
 80080bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	e853 3f00 	ldrex	r3, [r3]
 80080c4:	613b      	str	r3, [r7, #16]
   return(result);
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	f023 0301 	bic.w	r3, r3, #1
 80080cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	3314      	adds	r3, #20
 80080d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080d6:	623a      	str	r2, [r7, #32]
 80080d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080da:	69f9      	ldr	r1, [r7, #28]
 80080dc:	6a3a      	ldr	r2, [r7, #32]
 80080de:	e841 2300 	strex	r3, r2, [r1]
 80080e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d1e5      	bne.n	80080b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2220      	movs	r2, #32
 80080ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2220      	movs	r2, #32
 80080f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008102:	2303      	movs	r3, #3
 8008104:	e00f      	b.n	8008126 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	4013      	ands	r3, r2
 8008110:	68ba      	ldr	r2, [r7, #8]
 8008112:	429a      	cmp	r2, r3
 8008114:	bf0c      	ite	eq
 8008116:	2301      	moveq	r3, #1
 8008118:	2300      	movne	r3, #0
 800811a:	b2db      	uxtb	r3, r3
 800811c:	461a      	mov	r2, r3
 800811e:	79fb      	ldrb	r3, [r7, #7]
 8008120:	429a      	cmp	r2, r3
 8008122:	d09f      	beq.n	8008064 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3740      	adds	r7, #64	; 0x40
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
	...

08008130 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008134:	b09f      	sub	sp, #124	; 0x7c
 8008136:	af00      	add	r7, sp, #0
 8008138:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800813a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008146:	68d9      	ldr	r1, [r3, #12]
 8008148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	ea40 0301 	orr.w	r3, r0, r1
 8008150:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008154:	689a      	ldr	r2, [r3, #8]
 8008156:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	431a      	orrs	r2, r3
 800815c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800815e:	695b      	ldr	r3, [r3, #20]
 8008160:	431a      	orrs	r2, r3
 8008162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008164:	69db      	ldr	r3, [r3, #28]
 8008166:	4313      	orrs	r3, r2
 8008168:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800816a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008174:	f021 010c 	bic.w	r1, r1, #12
 8008178:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800817e:	430b      	orrs	r3, r1
 8008180:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008182:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	695b      	ldr	r3, [r3, #20]
 8008188:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800818c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800818e:	6999      	ldr	r1, [r3, #24]
 8008190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008192:	681a      	ldr	r2, [r3, #0]
 8008194:	ea40 0301 	orr.w	r3, r0, r1
 8008198:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800819a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800819c:	681a      	ldr	r2, [r3, #0]
 800819e:	4bc5      	ldr	r3, [pc, #788]	; (80084b4 <UART_SetConfig+0x384>)
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d004      	beq.n	80081ae <UART_SetConfig+0x7e>
 80081a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	4bc3      	ldr	r3, [pc, #780]	; (80084b8 <UART_SetConfig+0x388>)
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d103      	bne.n	80081b6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80081ae:	f7ff fcd9 	bl	8007b64 <HAL_RCC_GetPCLK2Freq>
 80081b2:	6778      	str	r0, [r7, #116]	; 0x74
 80081b4:	e002      	b.n	80081bc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80081b6:	f7ff fcc1 	bl	8007b3c <HAL_RCC_GetPCLK1Freq>
 80081ba:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081be:	69db      	ldr	r3, [r3, #28]
 80081c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081c4:	f040 80b6 	bne.w	8008334 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80081c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80081ca:	461c      	mov	r4, r3
 80081cc:	f04f 0500 	mov.w	r5, #0
 80081d0:	4622      	mov	r2, r4
 80081d2:	462b      	mov	r3, r5
 80081d4:	1891      	adds	r1, r2, r2
 80081d6:	6439      	str	r1, [r7, #64]	; 0x40
 80081d8:	415b      	adcs	r3, r3
 80081da:	647b      	str	r3, [r7, #68]	; 0x44
 80081dc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80081e0:	1912      	adds	r2, r2, r4
 80081e2:	eb45 0303 	adc.w	r3, r5, r3
 80081e6:	f04f 0000 	mov.w	r0, #0
 80081ea:	f04f 0100 	mov.w	r1, #0
 80081ee:	00d9      	lsls	r1, r3, #3
 80081f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80081f4:	00d0      	lsls	r0, r2, #3
 80081f6:	4602      	mov	r2, r0
 80081f8:	460b      	mov	r3, r1
 80081fa:	1911      	adds	r1, r2, r4
 80081fc:	6639      	str	r1, [r7, #96]	; 0x60
 80081fe:	416b      	adcs	r3, r5
 8008200:	667b      	str	r3, [r7, #100]	; 0x64
 8008202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	461a      	mov	r2, r3
 8008208:	f04f 0300 	mov.w	r3, #0
 800820c:	1891      	adds	r1, r2, r2
 800820e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008210:	415b      	adcs	r3, r3
 8008212:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008214:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008218:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800821c:	f7f8 f828 	bl	8000270 <__aeabi_uldivmod>
 8008220:	4602      	mov	r2, r0
 8008222:	460b      	mov	r3, r1
 8008224:	4ba5      	ldr	r3, [pc, #660]	; (80084bc <UART_SetConfig+0x38c>)
 8008226:	fba3 2302 	umull	r2, r3, r3, r2
 800822a:	095b      	lsrs	r3, r3, #5
 800822c:	011e      	lsls	r6, r3, #4
 800822e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008230:	461c      	mov	r4, r3
 8008232:	f04f 0500 	mov.w	r5, #0
 8008236:	4622      	mov	r2, r4
 8008238:	462b      	mov	r3, r5
 800823a:	1891      	adds	r1, r2, r2
 800823c:	6339      	str	r1, [r7, #48]	; 0x30
 800823e:	415b      	adcs	r3, r3
 8008240:	637b      	str	r3, [r7, #52]	; 0x34
 8008242:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008246:	1912      	adds	r2, r2, r4
 8008248:	eb45 0303 	adc.w	r3, r5, r3
 800824c:	f04f 0000 	mov.w	r0, #0
 8008250:	f04f 0100 	mov.w	r1, #0
 8008254:	00d9      	lsls	r1, r3, #3
 8008256:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800825a:	00d0      	lsls	r0, r2, #3
 800825c:	4602      	mov	r2, r0
 800825e:	460b      	mov	r3, r1
 8008260:	1911      	adds	r1, r2, r4
 8008262:	65b9      	str	r1, [r7, #88]	; 0x58
 8008264:	416b      	adcs	r3, r5
 8008266:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	461a      	mov	r2, r3
 800826e:	f04f 0300 	mov.w	r3, #0
 8008272:	1891      	adds	r1, r2, r2
 8008274:	62b9      	str	r1, [r7, #40]	; 0x28
 8008276:	415b      	adcs	r3, r3
 8008278:	62fb      	str	r3, [r7, #44]	; 0x2c
 800827a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800827e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008282:	f7f7 fff5 	bl	8000270 <__aeabi_uldivmod>
 8008286:	4602      	mov	r2, r0
 8008288:	460b      	mov	r3, r1
 800828a:	4b8c      	ldr	r3, [pc, #560]	; (80084bc <UART_SetConfig+0x38c>)
 800828c:	fba3 1302 	umull	r1, r3, r3, r2
 8008290:	095b      	lsrs	r3, r3, #5
 8008292:	2164      	movs	r1, #100	; 0x64
 8008294:	fb01 f303 	mul.w	r3, r1, r3
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	00db      	lsls	r3, r3, #3
 800829c:	3332      	adds	r3, #50	; 0x32
 800829e:	4a87      	ldr	r2, [pc, #540]	; (80084bc <UART_SetConfig+0x38c>)
 80082a0:	fba2 2303 	umull	r2, r3, r2, r3
 80082a4:	095b      	lsrs	r3, r3, #5
 80082a6:	005b      	lsls	r3, r3, #1
 80082a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80082ac:	441e      	add	r6, r3
 80082ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082b0:	4618      	mov	r0, r3
 80082b2:	f04f 0100 	mov.w	r1, #0
 80082b6:	4602      	mov	r2, r0
 80082b8:	460b      	mov	r3, r1
 80082ba:	1894      	adds	r4, r2, r2
 80082bc:	623c      	str	r4, [r7, #32]
 80082be:	415b      	adcs	r3, r3
 80082c0:	627b      	str	r3, [r7, #36]	; 0x24
 80082c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80082c6:	1812      	adds	r2, r2, r0
 80082c8:	eb41 0303 	adc.w	r3, r1, r3
 80082cc:	f04f 0400 	mov.w	r4, #0
 80082d0:	f04f 0500 	mov.w	r5, #0
 80082d4:	00dd      	lsls	r5, r3, #3
 80082d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80082da:	00d4      	lsls	r4, r2, #3
 80082dc:	4622      	mov	r2, r4
 80082de:	462b      	mov	r3, r5
 80082e0:	1814      	adds	r4, r2, r0
 80082e2:	653c      	str	r4, [r7, #80]	; 0x50
 80082e4:	414b      	adcs	r3, r1
 80082e6:	657b      	str	r3, [r7, #84]	; 0x54
 80082e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	461a      	mov	r2, r3
 80082ee:	f04f 0300 	mov.w	r3, #0
 80082f2:	1891      	adds	r1, r2, r2
 80082f4:	61b9      	str	r1, [r7, #24]
 80082f6:	415b      	adcs	r3, r3
 80082f8:	61fb      	str	r3, [r7, #28]
 80082fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80082fe:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008302:	f7f7 ffb5 	bl	8000270 <__aeabi_uldivmod>
 8008306:	4602      	mov	r2, r0
 8008308:	460b      	mov	r3, r1
 800830a:	4b6c      	ldr	r3, [pc, #432]	; (80084bc <UART_SetConfig+0x38c>)
 800830c:	fba3 1302 	umull	r1, r3, r3, r2
 8008310:	095b      	lsrs	r3, r3, #5
 8008312:	2164      	movs	r1, #100	; 0x64
 8008314:	fb01 f303 	mul.w	r3, r1, r3
 8008318:	1ad3      	subs	r3, r2, r3
 800831a:	00db      	lsls	r3, r3, #3
 800831c:	3332      	adds	r3, #50	; 0x32
 800831e:	4a67      	ldr	r2, [pc, #412]	; (80084bc <UART_SetConfig+0x38c>)
 8008320:	fba2 2303 	umull	r2, r3, r2, r3
 8008324:	095b      	lsrs	r3, r3, #5
 8008326:	f003 0207 	and.w	r2, r3, #7
 800832a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4432      	add	r2, r6
 8008330:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008332:	e0b9      	b.n	80084a8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008334:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008336:	461c      	mov	r4, r3
 8008338:	f04f 0500 	mov.w	r5, #0
 800833c:	4622      	mov	r2, r4
 800833e:	462b      	mov	r3, r5
 8008340:	1891      	adds	r1, r2, r2
 8008342:	6139      	str	r1, [r7, #16]
 8008344:	415b      	adcs	r3, r3
 8008346:	617b      	str	r3, [r7, #20]
 8008348:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800834c:	1912      	adds	r2, r2, r4
 800834e:	eb45 0303 	adc.w	r3, r5, r3
 8008352:	f04f 0000 	mov.w	r0, #0
 8008356:	f04f 0100 	mov.w	r1, #0
 800835a:	00d9      	lsls	r1, r3, #3
 800835c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008360:	00d0      	lsls	r0, r2, #3
 8008362:	4602      	mov	r2, r0
 8008364:	460b      	mov	r3, r1
 8008366:	eb12 0804 	adds.w	r8, r2, r4
 800836a:	eb43 0905 	adc.w	r9, r3, r5
 800836e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	4618      	mov	r0, r3
 8008374:	f04f 0100 	mov.w	r1, #0
 8008378:	f04f 0200 	mov.w	r2, #0
 800837c:	f04f 0300 	mov.w	r3, #0
 8008380:	008b      	lsls	r3, r1, #2
 8008382:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008386:	0082      	lsls	r2, r0, #2
 8008388:	4640      	mov	r0, r8
 800838a:	4649      	mov	r1, r9
 800838c:	f7f7 ff70 	bl	8000270 <__aeabi_uldivmod>
 8008390:	4602      	mov	r2, r0
 8008392:	460b      	mov	r3, r1
 8008394:	4b49      	ldr	r3, [pc, #292]	; (80084bc <UART_SetConfig+0x38c>)
 8008396:	fba3 2302 	umull	r2, r3, r3, r2
 800839a:	095b      	lsrs	r3, r3, #5
 800839c:	011e      	lsls	r6, r3, #4
 800839e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80083a0:	4618      	mov	r0, r3
 80083a2:	f04f 0100 	mov.w	r1, #0
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	1894      	adds	r4, r2, r2
 80083ac:	60bc      	str	r4, [r7, #8]
 80083ae:	415b      	adcs	r3, r3
 80083b0:	60fb      	str	r3, [r7, #12]
 80083b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80083b6:	1812      	adds	r2, r2, r0
 80083b8:	eb41 0303 	adc.w	r3, r1, r3
 80083bc:	f04f 0400 	mov.w	r4, #0
 80083c0:	f04f 0500 	mov.w	r5, #0
 80083c4:	00dd      	lsls	r5, r3, #3
 80083c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80083ca:	00d4      	lsls	r4, r2, #3
 80083cc:	4622      	mov	r2, r4
 80083ce:	462b      	mov	r3, r5
 80083d0:	1814      	adds	r4, r2, r0
 80083d2:	64bc      	str	r4, [r7, #72]	; 0x48
 80083d4:	414b      	adcs	r3, r1
 80083d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	4618      	mov	r0, r3
 80083de:	f04f 0100 	mov.w	r1, #0
 80083e2:	f04f 0200 	mov.w	r2, #0
 80083e6:	f04f 0300 	mov.w	r3, #0
 80083ea:	008b      	lsls	r3, r1, #2
 80083ec:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80083f0:	0082      	lsls	r2, r0, #2
 80083f2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80083f6:	f7f7 ff3b 	bl	8000270 <__aeabi_uldivmod>
 80083fa:	4602      	mov	r2, r0
 80083fc:	460b      	mov	r3, r1
 80083fe:	4b2f      	ldr	r3, [pc, #188]	; (80084bc <UART_SetConfig+0x38c>)
 8008400:	fba3 1302 	umull	r1, r3, r3, r2
 8008404:	095b      	lsrs	r3, r3, #5
 8008406:	2164      	movs	r1, #100	; 0x64
 8008408:	fb01 f303 	mul.w	r3, r1, r3
 800840c:	1ad3      	subs	r3, r2, r3
 800840e:	011b      	lsls	r3, r3, #4
 8008410:	3332      	adds	r3, #50	; 0x32
 8008412:	4a2a      	ldr	r2, [pc, #168]	; (80084bc <UART_SetConfig+0x38c>)
 8008414:	fba2 2303 	umull	r2, r3, r2, r3
 8008418:	095b      	lsrs	r3, r3, #5
 800841a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800841e:	441e      	add	r6, r3
 8008420:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008422:	4618      	mov	r0, r3
 8008424:	f04f 0100 	mov.w	r1, #0
 8008428:	4602      	mov	r2, r0
 800842a:	460b      	mov	r3, r1
 800842c:	1894      	adds	r4, r2, r2
 800842e:	603c      	str	r4, [r7, #0]
 8008430:	415b      	adcs	r3, r3
 8008432:	607b      	str	r3, [r7, #4]
 8008434:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008438:	1812      	adds	r2, r2, r0
 800843a:	eb41 0303 	adc.w	r3, r1, r3
 800843e:	f04f 0400 	mov.w	r4, #0
 8008442:	f04f 0500 	mov.w	r5, #0
 8008446:	00dd      	lsls	r5, r3, #3
 8008448:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800844c:	00d4      	lsls	r4, r2, #3
 800844e:	4622      	mov	r2, r4
 8008450:	462b      	mov	r3, r5
 8008452:	eb12 0a00 	adds.w	sl, r2, r0
 8008456:	eb43 0b01 	adc.w	fp, r3, r1
 800845a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	4618      	mov	r0, r3
 8008460:	f04f 0100 	mov.w	r1, #0
 8008464:	f04f 0200 	mov.w	r2, #0
 8008468:	f04f 0300 	mov.w	r3, #0
 800846c:	008b      	lsls	r3, r1, #2
 800846e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008472:	0082      	lsls	r2, r0, #2
 8008474:	4650      	mov	r0, sl
 8008476:	4659      	mov	r1, fp
 8008478:	f7f7 fefa 	bl	8000270 <__aeabi_uldivmod>
 800847c:	4602      	mov	r2, r0
 800847e:	460b      	mov	r3, r1
 8008480:	4b0e      	ldr	r3, [pc, #56]	; (80084bc <UART_SetConfig+0x38c>)
 8008482:	fba3 1302 	umull	r1, r3, r3, r2
 8008486:	095b      	lsrs	r3, r3, #5
 8008488:	2164      	movs	r1, #100	; 0x64
 800848a:	fb01 f303 	mul.w	r3, r1, r3
 800848e:	1ad3      	subs	r3, r2, r3
 8008490:	011b      	lsls	r3, r3, #4
 8008492:	3332      	adds	r3, #50	; 0x32
 8008494:	4a09      	ldr	r2, [pc, #36]	; (80084bc <UART_SetConfig+0x38c>)
 8008496:	fba2 2303 	umull	r2, r3, r2, r3
 800849a:	095b      	lsrs	r3, r3, #5
 800849c:	f003 020f 	and.w	r2, r3, #15
 80084a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4432      	add	r2, r6
 80084a6:	609a      	str	r2, [r3, #8]
}
 80084a8:	bf00      	nop
 80084aa:	377c      	adds	r7, #124	; 0x7c
 80084ac:	46bd      	mov	sp, r7
 80084ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084b2:	bf00      	nop
 80084b4:	40011000 	.word	0x40011000
 80084b8:	40011400 	.word	0x40011400
 80084bc:	51eb851f 	.word	0x51eb851f

080084c0 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80084c0:	b480      	push	{r7}
 80084c2:	b085      	sub	sp, #20
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80084ca:	2300      	movs	r3, #0
 80084cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084d8:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	4b20      	ldr	r3, [pc, #128]	; (8008560 <FSMC_NORSRAM_Init+0xa0>)
 80084de:	4013      	ands	r3, r2
 80084e0:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80084ea:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80084f0:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80084f6:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80084fc:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008502:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008508:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800850e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008514:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800851a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008520:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008526:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800852c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800852e:	68fa      	ldr	r2, [r7, #12]
 8008530:	4313      	orrs	r3, r2
 8008532:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	2b08      	cmp	r3, #8
 800853a:	d103      	bne.n	8008544 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008542:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	68f9      	ldr	r1, [r7, #12]
 800854c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3714      	adds	r7, #20
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	fff00080 	.word	0xfff00080

08008564 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008564:	b480      	push	{r7}
 8008566:	b087      	sub	sp, #28
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008570:	2300      	movs	r3, #0
 8008572:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	1c5a      	adds	r2, r3, #1
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800857e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008586:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008592:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800859a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80085a2:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	691b      	ldr	r3, [r3, #16]
 80085a8:	3b01      	subs	r3, #1
 80085aa:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80085ac:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	695b      	ldr	r3, [r3, #20]
 80085b2:	3b02      	subs	r3, #2
 80085b4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80085b6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80085bc:	4313      	orrs	r3, r2
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	1c5a      	adds	r2, r3, #1
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6979      	ldr	r1, [r7, #20]
 80085cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	371c      	adds	r7, #28
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
	...

080085e0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	607a      	str	r2, [r7, #4]
 80085ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80085ee:	2300      	movs	r3, #0
 80085f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085f8:	d122      	bne.n	8008640 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008602:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008604:	697a      	ldr	r2, [r7, #20]
 8008606:	4b15      	ldr	r3, [pc, #84]	; (800865c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008608:	4013      	ands	r3, r2
 800860a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008616:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800861e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008626:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800862c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	4313      	orrs	r3, r2
 8008632:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	6979      	ldr	r1, [r7, #20]
 800863a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800863e:	e005      	b.n	800864c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	687a      	ldr	r2, [r7, #4]
 8008644:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	371c      	adds	r7, #28
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	cff00000 	.word	0xcff00000

08008660 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8008666:	4b8d      	ldr	r3, [pc, #564]	; (800889c <MX_LWIP_Init+0x23c>)
 8008668:	22c0      	movs	r2, #192	; 0xc0
 800866a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800866c:	4b8b      	ldr	r3, [pc, #556]	; (800889c <MX_LWIP_Init+0x23c>)
 800866e:	22a8      	movs	r2, #168	; 0xa8
 8008670:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8008672:	4b8a      	ldr	r3, [pc, #552]	; (800889c <MX_LWIP_Init+0x23c>)
 8008674:	2201      	movs	r2, #1
 8008676:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 200;
 8008678:	4b88      	ldr	r3, [pc, #544]	; (800889c <MX_LWIP_Init+0x23c>)
 800867a:	22c8      	movs	r2, #200	; 0xc8
 800867c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800867e:	4b88      	ldr	r3, [pc, #544]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008680:	22ff      	movs	r2, #255	; 0xff
 8008682:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8008684:	4b86      	ldr	r3, [pc, #536]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008686:	22ff      	movs	r2, #255	; 0xff
 8008688:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800868a:	4b85      	ldr	r3, [pc, #532]	; (80088a0 <MX_LWIP_Init+0x240>)
 800868c:	22ff      	movs	r2, #255	; 0xff
 800868e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8008690:	4b83      	ldr	r3, [pc, #524]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008692:	2200      	movs	r2, #0
 8008694:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8008696:	4b83      	ldr	r3, [pc, #524]	; (80088a4 <MX_LWIP_Init+0x244>)
 8008698:	22c0      	movs	r2, #192	; 0xc0
 800869a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800869c:	4b81      	ldr	r3, [pc, #516]	; (80088a4 <MX_LWIP_Init+0x244>)
 800869e:	22a8      	movs	r2, #168	; 0xa8
 80086a0:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 80086a2:	4b80      	ldr	r3, [pc, #512]	; (80088a4 <MX_LWIP_Init+0x244>)
 80086a4:	2201      	movs	r2, #1
 80086a6:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 80086a8:	4b7e      	ldr	r3, [pc, #504]	; (80088a4 <MX_LWIP_Init+0x244>)
 80086aa:	2201      	movs	r2, #1
 80086ac:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 80086ae:	f000 fcd7 	bl	8009060 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80086b2:	4b7a      	ldr	r3, [pc, #488]	; (800889c <MX_LWIP_Init+0x23c>)
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	061a      	lsls	r2, r3, #24
 80086b8:	4b78      	ldr	r3, [pc, #480]	; (800889c <MX_LWIP_Init+0x23c>)
 80086ba:	785b      	ldrb	r3, [r3, #1]
 80086bc:	041b      	lsls	r3, r3, #16
 80086be:	431a      	orrs	r2, r3
 80086c0:	4b76      	ldr	r3, [pc, #472]	; (800889c <MX_LWIP_Init+0x23c>)
 80086c2:	789b      	ldrb	r3, [r3, #2]
 80086c4:	021b      	lsls	r3, r3, #8
 80086c6:	4313      	orrs	r3, r2
 80086c8:	4a74      	ldr	r2, [pc, #464]	; (800889c <MX_LWIP_Init+0x23c>)
 80086ca:	78d2      	ldrb	r2, [r2, #3]
 80086cc:	4313      	orrs	r3, r2
 80086ce:	061a      	lsls	r2, r3, #24
 80086d0:	4b72      	ldr	r3, [pc, #456]	; (800889c <MX_LWIP_Init+0x23c>)
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	0619      	lsls	r1, r3, #24
 80086d6:	4b71      	ldr	r3, [pc, #452]	; (800889c <MX_LWIP_Init+0x23c>)
 80086d8:	785b      	ldrb	r3, [r3, #1]
 80086da:	041b      	lsls	r3, r3, #16
 80086dc:	4319      	orrs	r1, r3
 80086de:	4b6f      	ldr	r3, [pc, #444]	; (800889c <MX_LWIP_Init+0x23c>)
 80086e0:	789b      	ldrb	r3, [r3, #2]
 80086e2:	021b      	lsls	r3, r3, #8
 80086e4:	430b      	orrs	r3, r1
 80086e6:	496d      	ldr	r1, [pc, #436]	; (800889c <MX_LWIP_Init+0x23c>)
 80086e8:	78c9      	ldrb	r1, [r1, #3]
 80086ea:	430b      	orrs	r3, r1
 80086ec:	021b      	lsls	r3, r3, #8
 80086ee:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80086f2:	431a      	orrs	r2, r3
 80086f4:	4b69      	ldr	r3, [pc, #420]	; (800889c <MX_LWIP_Init+0x23c>)
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	0619      	lsls	r1, r3, #24
 80086fa:	4b68      	ldr	r3, [pc, #416]	; (800889c <MX_LWIP_Init+0x23c>)
 80086fc:	785b      	ldrb	r3, [r3, #1]
 80086fe:	041b      	lsls	r3, r3, #16
 8008700:	4319      	orrs	r1, r3
 8008702:	4b66      	ldr	r3, [pc, #408]	; (800889c <MX_LWIP_Init+0x23c>)
 8008704:	789b      	ldrb	r3, [r3, #2]
 8008706:	021b      	lsls	r3, r3, #8
 8008708:	430b      	orrs	r3, r1
 800870a:	4964      	ldr	r1, [pc, #400]	; (800889c <MX_LWIP_Init+0x23c>)
 800870c:	78c9      	ldrb	r1, [r1, #3]
 800870e:	430b      	orrs	r3, r1
 8008710:	0a1b      	lsrs	r3, r3, #8
 8008712:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008716:	431a      	orrs	r2, r3
 8008718:	4b60      	ldr	r3, [pc, #384]	; (800889c <MX_LWIP_Init+0x23c>)
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	0619      	lsls	r1, r3, #24
 800871e:	4b5f      	ldr	r3, [pc, #380]	; (800889c <MX_LWIP_Init+0x23c>)
 8008720:	785b      	ldrb	r3, [r3, #1]
 8008722:	041b      	lsls	r3, r3, #16
 8008724:	4319      	orrs	r1, r3
 8008726:	4b5d      	ldr	r3, [pc, #372]	; (800889c <MX_LWIP_Init+0x23c>)
 8008728:	789b      	ldrb	r3, [r3, #2]
 800872a:	021b      	lsls	r3, r3, #8
 800872c:	430b      	orrs	r3, r1
 800872e:	495b      	ldr	r1, [pc, #364]	; (800889c <MX_LWIP_Init+0x23c>)
 8008730:	78c9      	ldrb	r1, [r1, #3]
 8008732:	430b      	orrs	r3, r1
 8008734:	0e1b      	lsrs	r3, r3, #24
 8008736:	4313      	orrs	r3, r2
 8008738:	4a5b      	ldr	r2, [pc, #364]	; (80088a8 <MX_LWIP_Init+0x248>)
 800873a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800873c:	4b58      	ldr	r3, [pc, #352]	; (80088a0 <MX_LWIP_Init+0x240>)
 800873e:	781b      	ldrb	r3, [r3, #0]
 8008740:	061a      	lsls	r2, r3, #24
 8008742:	4b57      	ldr	r3, [pc, #348]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008744:	785b      	ldrb	r3, [r3, #1]
 8008746:	041b      	lsls	r3, r3, #16
 8008748:	431a      	orrs	r2, r3
 800874a:	4b55      	ldr	r3, [pc, #340]	; (80088a0 <MX_LWIP_Init+0x240>)
 800874c:	789b      	ldrb	r3, [r3, #2]
 800874e:	021b      	lsls	r3, r3, #8
 8008750:	4313      	orrs	r3, r2
 8008752:	4a53      	ldr	r2, [pc, #332]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008754:	78d2      	ldrb	r2, [r2, #3]
 8008756:	4313      	orrs	r3, r2
 8008758:	061a      	lsls	r2, r3, #24
 800875a:	4b51      	ldr	r3, [pc, #324]	; (80088a0 <MX_LWIP_Init+0x240>)
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	0619      	lsls	r1, r3, #24
 8008760:	4b4f      	ldr	r3, [pc, #316]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008762:	785b      	ldrb	r3, [r3, #1]
 8008764:	041b      	lsls	r3, r3, #16
 8008766:	4319      	orrs	r1, r3
 8008768:	4b4d      	ldr	r3, [pc, #308]	; (80088a0 <MX_LWIP_Init+0x240>)
 800876a:	789b      	ldrb	r3, [r3, #2]
 800876c:	021b      	lsls	r3, r3, #8
 800876e:	430b      	orrs	r3, r1
 8008770:	494b      	ldr	r1, [pc, #300]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008772:	78c9      	ldrb	r1, [r1, #3]
 8008774:	430b      	orrs	r3, r1
 8008776:	021b      	lsls	r3, r3, #8
 8008778:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800877c:	431a      	orrs	r2, r3
 800877e:	4b48      	ldr	r3, [pc, #288]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	0619      	lsls	r1, r3, #24
 8008784:	4b46      	ldr	r3, [pc, #280]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008786:	785b      	ldrb	r3, [r3, #1]
 8008788:	041b      	lsls	r3, r3, #16
 800878a:	4319      	orrs	r1, r3
 800878c:	4b44      	ldr	r3, [pc, #272]	; (80088a0 <MX_LWIP_Init+0x240>)
 800878e:	789b      	ldrb	r3, [r3, #2]
 8008790:	021b      	lsls	r3, r3, #8
 8008792:	430b      	orrs	r3, r1
 8008794:	4942      	ldr	r1, [pc, #264]	; (80088a0 <MX_LWIP_Init+0x240>)
 8008796:	78c9      	ldrb	r1, [r1, #3]
 8008798:	430b      	orrs	r3, r1
 800879a:	0a1b      	lsrs	r3, r3, #8
 800879c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80087a0:	431a      	orrs	r2, r3
 80087a2:	4b3f      	ldr	r3, [pc, #252]	; (80088a0 <MX_LWIP_Init+0x240>)
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	0619      	lsls	r1, r3, #24
 80087a8:	4b3d      	ldr	r3, [pc, #244]	; (80088a0 <MX_LWIP_Init+0x240>)
 80087aa:	785b      	ldrb	r3, [r3, #1]
 80087ac:	041b      	lsls	r3, r3, #16
 80087ae:	4319      	orrs	r1, r3
 80087b0:	4b3b      	ldr	r3, [pc, #236]	; (80088a0 <MX_LWIP_Init+0x240>)
 80087b2:	789b      	ldrb	r3, [r3, #2]
 80087b4:	021b      	lsls	r3, r3, #8
 80087b6:	430b      	orrs	r3, r1
 80087b8:	4939      	ldr	r1, [pc, #228]	; (80088a0 <MX_LWIP_Init+0x240>)
 80087ba:	78c9      	ldrb	r1, [r1, #3]
 80087bc:	430b      	orrs	r3, r1
 80087be:	0e1b      	lsrs	r3, r3, #24
 80087c0:	4313      	orrs	r3, r2
 80087c2:	4a3a      	ldr	r2, [pc, #232]	; (80088ac <MX_LWIP_Init+0x24c>)
 80087c4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80087c6:	4b37      	ldr	r3, [pc, #220]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	061a      	lsls	r2, r3, #24
 80087cc:	4b35      	ldr	r3, [pc, #212]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087ce:	785b      	ldrb	r3, [r3, #1]
 80087d0:	041b      	lsls	r3, r3, #16
 80087d2:	431a      	orrs	r2, r3
 80087d4:	4b33      	ldr	r3, [pc, #204]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087d6:	789b      	ldrb	r3, [r3, #2]
 80087d8:	021b      	lsls	r3, r3, #8
 80087da:	4313      	orrs	r3, r2
 80087dc:	4a31      	ldr	r2, [pc, #196]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087de:	78d2      	ldrb	r2, [r2, #3]
 80087e0:	4313      	orrs	r3, r2
 80087e2:	061a      	lsls	r2, r3, #24
 80087e4:	4b2f      	ldr	r3, [pc, #188]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	0619      	lsls	r1, r3, #24
 80087ea:	4b2e      	ldr	r3, [pc, #184]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087ec:	785b      	ldrb	r3, [r3, #1]
 80087ee:	041b      	lsls	r3, r3, #16
 80087f0:	4319      	orrs	r1, r3
 80087f2:	4b2c      	ldr	r3, [pc, #176]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087f4:	789b      	ldrb	r3, [r3, #2]
 80087f6:	021b      	lsls	r3, r3, #8
 80087f8:	430b      	orrs	r3, r1
 80087fa:	492a      	ldr	r1, [pc, #168]	; (80088a4 <MX_LWIP_Init+0x244>)
 80087fc:	78c9      	ldrb	r1, [r1, #3]
 80087fe:	430b      	orrs	r3, r1
 8008800:	021b      	lsls	r3, r3, #8
 8008802:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008806:	431a      	orrs	r2, r3
 8008808:	4b26      	ldr	r3, [pc, #152]	; (80088a4 <MX_LWIP_Init+0x244>)
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	0619      	lsls	r1, r3, #24
 800880e:	4b25      	ldr	r3, [pc, #148]	; (80088a4 <MX_LWIP_Init+0x244>)
 8008810:	785b      	ldrb	r3, [r3, #1]
 8008812:	041b      	lsls	r3, r3, #16
 8008814:	4319      	orrs	r1, r3
 8008816:	4b23      	ldr	r3, [pc, #140]	; (80088a4 <MX_LWIP_Init+0x244>)
 8008818:	789b      	ldrb	r3, [r3, #2]
 800881a:	021b      	lsls	r3, r3, #8
 800881c:	430b      	orrs	r3, r1
 800881e:	4921      	ldr	r1, [pc, #132]	; (80088a4 <MX_LWIP_Init+0x244>)
 8008820:	78c9      	ldrb	r1, [r1, #3]
 8008822:	430b      	orrs	r3, r1
 8008824:	0a1b      	lsrs	r3, r3, #8
 8008826:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800882a:	431a      	orrs	r2, r3
 800882c:	4b1d      	ldr	r3, [pc, #116]	; (80088a4 <MX_LWIP_Init+0x244>)
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	0619      	lsls	r1, r3, #24
 8008832:	4b1c      	ldr	r3, [pc, #112]	; (80088a4 <MX_LWIP_Init+0x244>)
 8008834:	785b      	ldrb	r3, [r3, #1]
 8008836:	041b      	lsls	r3, r3, #16
 8008838:	4319      	orrs	r1, r3
 800883a:	4b1a      	ldr	r3, [pc, #104]	; (80088a4 <MX_LWIP_Init+0x244>)
 800883c:	789b      	ldrb	r3, [r3, #2]
 800883e:	021b      	lsls	r3, r3, #8
 8008840:	430b      	orrs	r3, r1
 8008842:	4918      	ldr	r1, [pc, #96]	; (80088a4 <MX_LWIP_Init+0x244>)
 8008844:	78c9      	ldrb	r1, [r1, #3]
 8008846:	430b      	orrs	r3, r1
 8008848:	0e1b      	lsrs	r3, r3, #24
 800884a:	4313      	orrs	r3, r2
 800884c:	4a18      	ldr	r2, [pc, #96]	; (80088b0 <MX_LWIP_Init+0x250>)
 800884e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8008850:	4b18      	ldr	r3, [pc, #96]	; (80088b4 <MX_LWIP_Init+0x254>)
 8008852:	9302      	str	r3, [sp, #8]
 8008854:	4b18      	ldr	r3, [pc, #96]	; (80088b8 <MX_LWIP_Init+0x258>)
 8008856:	9301      	str	r3, [sp, #4]
 8008858:	2300      	movs	r3, #0
 800885a:	9300      	str	r3, [sp, #0]
 800885c:	4b14      	ldr	r3, [pc, #80]	; (80088b0 <MX_LWIP_Init+0x250>)
 800885e:	4a13      	ldr	r2, [pc, #76]	; (80088ac <MX_LWIP_Init+0x24c>)
 8008860:	4911      	ldr	r1, [pc, #68]	; (80088a8 <MX_LWIP_Init+0x248>)
 8008862:	4816      	ldr	r0, [pc, #88]	; (80088bc <MX_LWIP_Init+0x25c>)
 8008864:	f001 f8b2 	bl	80099cc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8008868:	4814      	ldr	r0, [pc, #80]	; (80088bc <MX_LWIP_Init+0x25c>)
 800886a:	f001 fa61 	bl	8009d30 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800886e:	4b13      	ldr	r3, [pc, #76]	; (80088bc <MX_LWIP_Init+0x25c>)
 8008870:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008874:	089b      	lsrs	r3, r3, #2
 8008876:	f003 0301 	and.w	r3, r3, #1
 800887a:	b2db      	uxtb	r3, r3
 800887c:	2b00      	cmp	r3, #0
 800887e:	d003      	beq.n	8008888 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8008880:	480e      	ldr	r0, [pc, #56]	; (80088bc <MX_LWIP_Init+0x25c>)
 8008882:	f001 fa65 	bl	8009d50 <netif_set_up>
 8008886:	e002      	b.n	800888e <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8008888:	480c      	ldr	r0, [pc, #48]	; (80088bc <MX_LWIP_Init+0x25c>)
 800888a:	f001 facd 	bl	8009e28 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800888e:	490c      	ldr	r1, [pc, #48]	; (80088c0 <MX_LWIP_Init+0x260>)
 8008890:	480a      	ldr	r0, [pc, #40]	; (80088bc <MX_LWIP_Init+0x25c>)
 8008892:	f001 fafb 	bl	8009e8c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8008896:	bf00      	nop
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}
 800889c:	2000e28c 	.word	0x2000e28c
 80088a0:	2000e288 	.word	0x2000e288
 80088a4:	2000e24c 	.word	0x2000e24c
 80088a8:	2000e284 	.word	0x2000e284
 80088ac:	2000e290 	.word	0x2000e290
 80088b0:	2000e294 	.word	0x2000e294
 80088b4:	08013539 	.word	0x08013539
 80088b8:	08008e8d 	.word	0x08008e8d
 80088bc:	2000e250 	.word	0x2000e250
 80088c0:	08008ef9 	.word	0x08008ef9

080088c4 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 80088c8:	4803      	ldr	r0, [pc, #12]	; (80088d8 <MX_LWIP_Process+0x14>)
 80088ca:	f000 fabf 	bl	8008e4c <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 80088ce:	f008 fa4d 	bl	8010d6c <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 80088d2:	bf00      	nop
 80088d4:	bd80      	pop	{r7, pc}
 80088d6:	bf00      	nop
 80088d8:	2000e250 	.word	0x2000e250

080088dc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b08e      	sub	sp, #56	; 0x38
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80088e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80088e8:	2200      	movs	r2, #0
 80088ea:	601a      	str	r2, [r3, #0]
 80088ec:	605a      	str	r2, [r3, #4]
 80088ee:	609a      	str	r2, [r3, #8]
 80088f0:	60da      	str	r2, [r3, #12]
 80088f2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a4a      	ldr	r2, [pc, #296]	; (8008a24 <HAL_ETH_MspInit+0x148>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	f040 808d 	bne.w	8008a1a <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8008900:	2300      	movs	r3, #0
 8008902:	623b      	str	r3, [r7, #32]
 8008904:	4b48      	ldr	r3, [pc, #288]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008908:	4a47      	ldr	r2, [pc, #284]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800890a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800890e:	6313      	str	r3, [r2, #48]	; 0x30
 8008910:	4b45      	ldr	r3, [pc, #276]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008918:	623b      	str	r3, [r7, #32]
 800891a:	6a3b      	ldr	r3, [r7, #32]
 800891c:	2300      	movs	r3, #0
 800891e:	61fb      	str	r3, [r7, #28]
 8008920:	4b41      	ldr	r3, [pc, #260]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008924:	4a40      	ldr	r2, [pc, #256]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008926:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800892a:	6313      	str	r3, [r2, #48]	; 0x30
 800892c:	4b3e      	ldr	r3, [pc, #248]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800892e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008930:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008934:	61fb      	str	r3, [r7, #28]
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	2300      	movs	r3, #0
 800893a:	61bb      	str	r3, [r7, #24]
 800893c:	4b3a      	ldr	r3, [pc, #232]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800893e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008940:	4a39      	ldr	r2, [pc, #228]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008942:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008946:	6313      	str	r3, [r2, #48]	; 0x30
 8008948:	4b37      	ldr	r3, [pc, #220]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800894a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800894c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008950:	61bb      	str	r3, [r7, #24]
 8008952:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008954:	2300      	movs	r3, #0
 8008956:	617b      	str	r3, [r7, #20]
 8008958:	4b33      	ldr	r3, [pc, #204]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800895a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800895c:	4a32      	ldr	r2, [pc, #200]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800895e:	f043 0304 	orr.w	r3, r3, #4
 8008962:	6313      	str	r3, [r2, #48]	; 0x30
 8008964:	4b30      	ldr	r3, [pc, #192]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008968:	f003 0304 	and.w	r3, r3, #4
 800896c:	617b      	str	r3, [r7, #20]
 800896e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008970:	2300      	movs	r3, #0
 8008972:	613b      	str	r3, [r7, #16]
 8008974:	4b2c      	ldr	r3, [pc, #176]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008978:	4a2b      	ldr	r2, [pc, #172]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800897a:	f043 0301 	orr.w	r3, r3, #1
 800897e:	6313      	str	r3, [r2, #48]	; 0x30
 8008980:	4b29      	ldr	r3, [pc, #164]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008984:	f003 0301 	and.w	r3, r3, #1
 8008988:	613b      	str	r3, [r7, #16]
 800898a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800898c:	2300      	movs	r3, #0
 800898e:	60fb      	str	r3, [r7, #12]
 8008990:	4b25      	ldr	r3, [pc, #148]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008994:	4a24      	ldr	r2, [pc, #144]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 8008996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800899a:	6313      	str	r3, [r2, #48]	; 0x30
 800899c:	4b22      	ldr	r3, [pc, #136]	; (8008a28 <HAL_ETH_MspInit+0x14c>)
 800899e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089a4:	60fb      	str	r3, [r7, #12]
 80089a6:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80089a8:	2332      	movs	r3, #50	; 0x32
 80089aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089ac:	2302      	movs	r3, #2
 80089ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089b0:	2300      	movs	r3, #0
 80089b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089b4:	2303      	movs	r3, #3
 80089b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80089b8:	230b      	movs	r3, #11
 80089ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80089bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80089c0:	4619      	mov	r1, r3
 80089c2:	481a      	ldr	r0, [pc, #104]	; (8008a2c <HAL_ETH_MspInit+0x150>)
 80089c4:	f7fc ffd4 	bl	8005970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80089c8:	2386      	movs	r3, #134	; 0x86
 80089ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089cc:	2302      	movs	r3, #2
 80089ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089d0:	2300      	movs	r3, #0
 80089d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089d4:	2303      	movs	r3, #3
 80089d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80089d8:	230b      	movs	r3, #11
 80089da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80089e0:	4619      	mov	r1, r3
 80089e2:	4813      	ldr	r0, [pc, #76]	; (8008a30 <HAL_ETH_MspInit+0x154>)
 80089e4:	f7fc ffc4 	bl	8005970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80089e8:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80089ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089ee:	2302      	movs	r3, #2
 80089f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089f2:	2300      	movs	r3, #0
 80089f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089f6:	2303      	movs	r3, #3
 80089f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80089fa:	230b      	movs	r3, #11
 80089fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80089fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a02:	4619      	mov	r1, r3
 8008a04:	480b      	ldr	r0, [pc, #44]	; (8008a34 <HAL_ETH_MspInit+0x158>)
 8008a06:	f7fc ffb3 	bl	8005970 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 2, 0);
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	2102      	movs	r1, #2
 8008a0e:	203d      	movs	r0, #61	; 0x3d
 8008a10:	f7fa f859 	bl	8002ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8008a14:	203d      	movs	r0, #61	; 0x3d
 8008a16:	f7fa f872 	bl	8002afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	3738      	adds	r7, #56	; 0x38
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}
 8008a22:	bf00      	nop
 8008a24:	40028000 	.word	0x40028000
 8008a28:	40023800 	.word	0x40023800
 8008a2c:	40020800 	.word	0x40020800
 8008a30:	40020000 	.word	0x40020000
 8008a34:	40021800 	.word	0x40021800

08008a38 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b086      	sub	sp, #24
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8008a40:	2300      	movs	r3, #0
 8008a42:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8008a44:	4b52      	ldr	r3, [pc, #328]	; (8008b90 <low_level_init+0x158>)
 8008a46:	4a53      	ldr	r2, [pc, #332]	; (8008b94 <low_level_init+0x15c>)
 8008a48:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8008a4a:	4b51      	ldr	r3, [pc, #324]	; (8008b90 <low_level_init+0x158>)
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8008a50:	4b4f      	ldr	r3, [pc, #316]	; (8008b90 <low_level_init+0x158>)
 8008a52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008a56:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8008a58:	4b4d      	ldr	r3, [pc, #308]	; (8008b90 <low_level_init+0x158>)
 8008a5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a5e:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 8008a60:	4b4b      	ldr	r3, [pc, #300]	; (8008b90 <low_level_init+0x158>)
 8008a62:	2201      	movs	r2, #1
 8008a64:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8008a66:	2300      	movs	r3, #0
 8008a68:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8008a6a:	2380      	movs	r3, #128	; 0x80
 8008a6c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8008a6e:	23e1      	movs	r3, #225	; 0xe1
 8008a70:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8008a72:	2300      	movs	r3, #0
 8008a74:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8008a76:	2300      	movs	r3, #0
 8008a78:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8008a7e:	4a44      	ldr	r2, [pc, #272]	; (8008b90 <low_level_init+0x158>)
 8008a80:	f107 0308 	add.w	r3, r7, #8
 8008a84:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8008a86:	4b42      	ldr	r3, [pc, #264]	; (8008b90 <low_level_init+0x158>)
 8008a88:	2200      	movs	r2, #0
 8008a8a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8008a8c:	4b40      	ldr	r3, [pc, #256]	; (8008b90 <low_level_init+0x158>)
 8008a8e:	2200      	movs	r2, #0
 8008a90:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8008a92:	4b3f      	ldr	r3, [pc, #252]	; (8008b90 <low_level_init+0x158>)
 8008a94:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8008a98:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8008a9a:	483d      	ldr	r0, [pc, #244]	; (8008b90 <low_level_init+0x158>)
 8008a9c:	f7fb fdbc 	bl	8004618 <HAL_ETH_Init>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 8008aa4:	7dfb      	ldrb	r3, [r7, #23]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d108      	bne.n	8008abc <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008ab0:	f043 0304 	orr.w	r3, r3, #4
 8008ab4:	b2da      	uxtb	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8008abc:	2304      	movs	r3, #4
 8008abe:	4a36      	ldr	r2, [pc, #216]	; (8008b98 <low_level_init+0x160>)
 8008ac0:	4936      	ldr	r1, [pc, #216]	; (8008b9c <low_level_init+0x164>)
 8008ac2:	4833      	ldr	r0, [pc, #204]	; (8008b90 <low_level_init+0x158>)
 8008ac4:	f7fb ff44 	bl	8004950 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8008ac8:	2304      	movs	r3, #4
 8008aca:	4a35      	ldr	r2, [pc, #212]	; (8008ba0 <low_level_init+0x168>)
 8008acc:	4935      	ldr	r1, [pc, #212]	; (8008ba4 <low_level_init+0x16c>)
 8008ace:	4830      	ldr	r0, [pc, #192]	; (8008b90 <low_level_init+0x158>)
 8008ad0:	f7fb ffa7 	bl	8004a22 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2206      	movs	r2, #6
 8008ad8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8008adc:	4b2c      	ldr	r3, [pc, #176]	; (8008b90 <low_level_init+0x158>)
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	781a      	ldrb	r2, [r3, #0]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8008ae8:	4b29      	ldr	r3, [pc, #164]	; (8008b90 <low_level_init+0x158>)
 8008aea:	695b      	ldr	r3, [r3, #20]
 8008aec:	785a      	ldrb	r2, [r3, #1]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008af4:	4b26      	ldr	r3, [pc, #152]	; (8008b90 <low_level_init+0x158>)
 8008af6:	695b      	ldr	r3, [r3, #20]
 8008af8:	789a      	ldrb	r2, [r3, #2]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8008b00:	4b23      	ldr	r3, [pc, #140]	; (8008b90 <low_level_init+0x158>)
 8008b02:	695b      	ldr	r3, [r3, #20]
 8008b04:	78da      	ldrb	r2, [r3, #3]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8008b0c:	4b20      	ldr	r3, [pc, #128]	; (8008b90 <low_level_init+0x158>)
 8008b0e:	695b      	ldr	r3, [r3, #20]
 8008b10:	791a      	ldrb	r2, [r3, #4]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8008b18:	4b1d      	ldr	r3, [pc, #116]	; (8008b90 <low_level_init+0x158>)
 8008b1a:	695b      	ldr	r3, [r3, #20]
 8008b1c:	795a      	ldrb	r2, [r3, #5]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8008b2a:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008b32:	f043 030a 	orr.w	r3, r3, #10
 8008b36:	b2da      	uxtb	r2, r3
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8008b3e:	4814      	ldr	r0, [pc, #80]	; (8008b90 <low_level_init+0x158>)
 8008b40:	f7fc fa9d 	bl	800507e <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 8008b44:	f107 0310 	add.w	r3, r7, #16
 8008b48:	461a      	mov	r2, r3
 8008b4a:	2111      	movs	r1, #17
 8008b4c:	4810      	ldr	r0, [pc, #64]	; (8008b90 <low_level_init+0x158>)
 8008b4e:	f7fc f9c8 	bl	8004ee2 <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	f043 0303 	orr.w	r3, r3, #3
 8008b58:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	2111      	movs	r1, #17
 8008b60:	480b      	ldr	r0, [pc, #44]	; (8008b90 <low_level_init+0x158>)
 8008b62:	f7fc fa26 	bl	8004fb2 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 8008b66:	f107 0310 	add.w	r3, r7, #16
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	2112      	movs	r1, #18
 8008b6e:	4808      	ldr	r0, [pc, #32]	; (8008b90 <low_level_init+0x158>)
 8008b70:	f7fc f9b7 	bl	8004ee2 <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	f043 0320 	orr.w	r3, r3, #32
 8008b7a:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	2112      	movs	r1, #18
 8008b82:	4803      	ldr	r0, [pc, #12]	; (8008b90 <low_level_init+0x158>)
 8008b84:	f7fc fa15 	bl	8004fb2 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8008b88:	bf00      	nop
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	2000fb68 	.word	0x2000fb68
 8008b94:	40028000 	.word	0x40028000
 8008b98:	2000fbb0 	.word	0x2000fbb0
 8008b9c:	2000e298 	.word	0x2000e298
 8008ba0:	2000e318 	.word	0x2000e318
 8008ba4:	2000fae8 	.word	0x2000fae8

08008ba8 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b08a      	sub	sp, #40	; 0x28
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8008bb2:	4b4b      	ldr	r3, [pc, #300]	; (8008ce0 <low_level_output+0x138>)
 8008bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8008bca:	4b45      	ldr	r3, [pc, #276]	; (8008ce0 <low_level_output+0x138>)
 8008bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bce:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	623b      	str	r3, [r7, #32]
 8008bd8:	e05a      	b.n	8008c90 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8008bda:	69bb      	ldr	r3, [r7, #24]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	da03      	bge.n	8008bea <low_level_output+0x42>
      {
        errval = ERR_USE;
 8008be2:	23f8      	movs	r3, #248	; 0xf8
 8008be4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8008be8:	e05c      	b.n	8008ca4 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8008bea:	6a3b      	ldr	r3, [r7, #32]
 8008bec:	895b      	ldrh	r3, [r3, #10]
 8008bee:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8008bf4:	e02f      	b.n	8008c56 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8008bf6:	69fa      	ldr	r2, [r7, #28]
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	18d0      	adds	r0, r2, r3
 8008bfc:	6a3b      	ldr	r3, [r7, #32]
 8008bfe:	685a      	ldr	r2, [r3, #4]
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	18d1      	adds	r1, r2, r3
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8008c0a:	3304      	adds	r3, #4
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	f00a fd9b 	bl	8013748 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8008c18:	69bb      	ldr	r3, [r7, #24]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	da03      	bge.n	8008c28 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8008c20:	23f8      	movs	r3, #248	; 0xf8
 8008c22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8008c26:	e03d      	b.n	8008ca4 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8008c2e:	693a      	ldr	r2, [r7, #16]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	4413      	add	r3, r2
 8008c34:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8008c38:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8008c3a:	68ba      	ldr	r2, [r7, #8]
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	1ad3      	subs	r3, r2, r3
 8008c40:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8008c44:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8008c46:	697a      	ldr	r2, [r7, #20]
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	1ad3      	subs	r3, r2, r3
 8008c4c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8008c50:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8008c52:	2300      	movs	r3, #0
 8008c54:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8008c56:	68fa      	ldr	r2, [r7, #12]
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	4413      	add	r3, r2
 8008c5c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d8c8      	bhi.n	8008bf6 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8008c64:	69fa      	ldr	r2, [r7, #28]
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	18d0      	adds	r0, r2, r3
 8008c6a:	6a3b      	ldr	r3, [r7, #32]
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	4413      	add	r3, r2
 8008c72:	68fa      	ldr	r2, [r7, #12]
 8008c74:	4619      	mov	r1, r3
 8008c76:	f00a fd67 	bl	8013748 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8008c7a:	693a      	ldr	r2, [r7, #16]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	4413      	add	r3, r2
 8008c80:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8008c82:	697a      	ldr	r2, [r7, #20]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	4413      	add	r3, r2
 8008c88:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8008c8a:	6a3b      	ldr	r3, [r7, #32]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	623b      	str	r3, [r7, #32]
 8008c90:	6a3b      	ldr	r3, [r7, #32]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d1a1      	bne.n	8008bda <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8008c96:	6979      	ldr	r1, [r7, #20]
 8008c98:	4811      	ldr	r0, [pc, #68]	; (8008ce0 <low_level_output+0x138>)
 8008c9a:	f7fb ff2f 	bl	8004afc <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8008ca4:	4b0e      	ldr	r3, [pc, #56]	; (8008ce0 <low_level_output+0x138>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cac:	3314      	adds	r3, #20
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 0320 	and.w	r3, r3, #32
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00d      	beq.n	8008cd4 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8008cb8:	4b09      	ldr	r3, [pc, #36]	; (8008ce0 <low_level_output+0x138>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cc0:	3314      	adds	r3, #20
 8008cc2:	2220      	movs	r2, #32
 8008cc4:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8008cc6:	4b06      	ldr	r3, [pc, #24]	; (8008ce0 <low_level_output+0x138>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cce:	3304      	adds	r3, #4
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8008cd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3728      	adds	r7, #40	; 0x28
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	2000fb68 	.word	0x2000fb68

08008ce4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b08c      	sub	sp, #48	; 0x30
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8008cec:	2300      	movs	r3, #0
 8008cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8008d04:	2300      	movs	r3, #0
 8008d06:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 8008d08:	484f      	ldr	r0, [pc, #316]	; (8008e48 <low_level_input+0x164>)
 8008d0a:	f7fb ffe1 	bl	8004cd0 <HAL_ETH_GetReceivedFrame>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d001      	beq.n	8008d18 <low_level_input+0x34>

    return NULL;
 8008d14:	2300      	movs	r3, #0
 8008d16:	e092      	b.n	8008e3e <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8008d18:	4b4b      	ldr	r3, [pc, #300]	; (8008e48 <low_level_input+0x164>)
 8008d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d1c:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8008d1e:	4b4a      	ldr	r3, [pc, #296]	; (8008e48 <low_level_input+0x164>)
 8008d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d22:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8008d24:	89fb      	ldrh	r3, [r7, #14]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d007      	beq.n	8008d3a <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8008d2a:	89fb      	ldrh	r3, [r7, #14]
 8008d2c:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8008d30:	4619      	mov	r1, r3
 8008d32:	2000      	movs	r0, #0
 8008d34:	f001 f946 	bl	8009fc4 <pbuf_alloc>
 8008d38:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 8008d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d04b      	beq.n	8008dd8 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8008d40:	4b41      	ldr	r3, [pc, #260]	; (8008e48 <low_level_input+0x164>)
 8008d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d44:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8008d46:	2300      	movs	r3, #0
 8008d48:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8008d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d4e:	e040      	b.n	8008dd2 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8008d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d52:	895b      	ldrh	r3, [r3, #10]
 8008d54:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8008d56:	2300      	movs	r3, #0
 8008d58:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8008d5a:	e021      	b.n	8008da0 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8008d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d5e:	685a      	ldr	r2, [r3, #4]
 8008d60:	69bb      	ldr	r3, [r7, #24]
 8008d62:	18d0      	adds	r0, r2, r3
 8008d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	18d1      	adds	r1, r2, r3
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8008d70:	3304      	adds	r3, #4
 8008d72:	461a      	mov	r2, r3
 8008d74:	f00a fce8 	bl	8013748 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8008d78:	6a3b      	ldr	r3, [r7, #32]
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8008d7e:	6a3b      	ldr	r3, [r7, #32]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8008d84:	69fa      	ldr	r2, [r7, #28]
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	4413      	add	r3, r2
 8008d8a:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8008d8e:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8008d90:	69ba      	ldr	r2, [r7, #24]
 8008d92:	69fb      	ldr	r3, [r7, #28]
 8008d94:	1ad3      	subs	r3, r2, r3
 8008d96:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8008d9a:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8008da0:	697a      	ldr	r2, [r7, #20]
 8008da2:	69fb      	ldr	r3, [r7, #28]
 8008da4:	4413      	add	r3, r2
 8008da6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d8d6      	bhi.n	8008d5c <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8008dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db0:	685a      	ldr	r2, [r3, #4]
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	18d0      	adds	r0, r2, r3
 8008db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	4413      	add	r3, r2
 8008dbc:	697a      	ldr	r2, [r7, #20]
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	f00a fcc2 	bl	8013748 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8008dc4:	69fa      	ldr	r2, [r7, #28]
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	4413      	add	r3, r2
 8008dca:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8008dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d1bb      	bne.n	8008d50 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8008dd8:	4b1b      	ldr	r3, [pc, #108]	; (8008e48 <low_level_input+0x164>)
 8008dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ddc:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8008dde:	2300      	movs	r3, #0
 8008de0:	613b      	str	r3, [r7, #16]
 8008de2:	e00b      	b.n	8008dfc <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8008de4:	6a3b      	ldr	r3, [r7, #32]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008dec:	6a3b      	ldr	r3, [r7, #32]
 8008dee:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8008df0:	6a3b      	ldr	r3, [r7, #32]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	613b      	str	r3, [r7, #16]
 8008dfc:	4b12      	ldr	r3, [pc, #72]	; (8008e48 <low_level_input+0x164>)
 8008dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e00:	693a      	ldr	r2, [r7, #16]
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d3ee      	bcc.n	8008de4 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8008e06:	4b10      	ldr	r3, [pc, #64]	; (8008e48 <low_level_input+0x164>)
 8008e08:	2200      	movs	r2, #0
 8008e0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8008e0c:	4b0e      	ldr	r3, [pc, #56]	; (8008e48 <low_level_input+0x164>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e14:	3314      	adds	r3, #20
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00d      	beq.n	8008e3c <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8008e20:	4b09      	ldr	r3, [pc, #36]	; (8008e48 <low_level_input+0x164>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e28:	3314      	adds	r3, #20
 8008e2a:	2280      	movs	r2, #128	; 0x80
 8008e2c:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8008e2e:	4b06      	ldr	r3, [pc, #24]	; (8008e48 <low_level_input+0x164>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e36:	3308      	adds	r3, #8
 8008e38:	2200      	movs	r2, #0
 8008e3a:	601a      	str	r2, [r3, #0]
  }
  return p;
 8008e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3730      	adds	r7, #48	; 0x30
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	2000fb68 	.word	0x2000fb68

08008e4c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f7ff ff45 	bl	8008ce4 <low_level_input>
 8008e5a:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d010      	beq.n	8008e84 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	6879      	ldr	r1, [r7, #4]
 8008e68:	68f8      	ldr	r0, [r7, #12]
 8008e6a:	4798      	blx	r3
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 8008e70:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d006      	beq.n	8008e86 <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	f001 fb87 	bl	800a58c <pbuf_free>
    p = NULL;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	60fb      	str	r3, [r7, #12]
 8008e82:	e000      	b.n	8008e86 <ethernetif_input+0x3a>
  if (p == NULL) return;
 8008e84:	bf00      	nop
  }
}
 8008e86:	3710      	adds	r7, #16
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b082      	sub	sp, #8
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d106      	bne.n	8008ea8 <ethernetif_init+0x1c>
 8008e9a:	4b0e      	ldr	r3, [pc, #56]	; (8008ed4 <ethernetif_init+0x48>)
 8008e9c:	f240 2215 	movw	r2, #533	; 0x215
 8008ea0:	490d      	ldr	r1, [pc, #52]	; (8008ed8 <ethernetif_init+0x4c>)
 8008ea2:	480e      	ldr	r0, [pc, #56]	; (8008edc <ethernetif_init+0x50>)
 8008ea4:	f00a fc66 	bl	8013774 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2273      	movs	r2, #115	; 0x73
 8008eac:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2274      	movs	r2, #116	; 0x74
 8008eb4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4a09      	ldr	r2, [pc, #36]	; (8008ee0 <ethernetif_init+0x54>)
 8008ebc:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a08      	ldr	r2, [pc, #32]	; (8008ee4 <ethernetif_init+0x58>)
 8008ec2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f7ff fdb7 	bl	8008a38 <low_level_init>

  return ERR_OK;
 8008eca:	2300      	movs	r3, #0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3708      	adds	r7, #8
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}
 8008ed4:	08014998 	.word	0x08014998
 8008ed8:	080149b4 	.word	0x080149b4
 8008edc:	080149c4 	.word	0x080149c4
 8008ee0:	080119fd 	.word	0x080119fd
 8008ee4:	08008ba9 	.word	0x08008ba9

08008ee8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008eec:	f7f9 fce0 	bl	80028b0 <HAL_GetTick>
 8008ef0:	4603      	mov	r3, r0
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	bd80      	pop	{r7, pc}
	...

08008ef8 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8008f00:	2300      	movs	r3, #0
 8008f02:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8008f04:	2300      	movs	r3, #0
 8008f06:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008f0e:	089b      	lsrs	r3, r3, #2
 8008f10:	f003 0301 	and.w	r3, r3, #1
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d05d      	beq.n	8008fd6 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8008f1a:	4b34      	ldr	r3, [pc, #208]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d03f      	beq.n	8008fa2 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8008f22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008f26:	2100      	movs	r1, #0
 8008f28:	4830      	ldr	r0, [pc, #192]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f2a:	f7fc f842 	bl	8004fb2 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8008f2e:	f7f9 fcbf 	bl	80028b0 <HAL_GetTick>
 8008f32:	4603      	mov	r3, r0
 8008f34:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008f36:	f107 0308 	add.w	r3, r7, #8
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	482b      	ldr	r0, [pc, #172]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f40:	f7fb ffcf 	bl	8004ee2 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8008f44:	f7f9 fcb4 	bl	80028b0 <HAL_GetTick>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	1ad3      	subs	r3, r2, r3
 8008f4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f52:	d828      	bhi.n	8008fa6 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	f003 0320 	and.w	r3, r3, #32
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d0eb      	beq.n	8008f36 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8008f5e:	f107 0308 	add.w	r3, r7, #8
 8008f62:	461a      	mov	r2, r3
 8008f64:	2110      	movs	r1, #16
 8008f66:	4821      	ldr	r0, [pc, #132]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f68:	f7fb ffbb 	bl	8004ee2 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	f003 0304 	and.w	r3, r3, #4
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d004      	beq.n	8008f80 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8008f76:	4b1d      	ldr	r3, [pc, #116]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f7c:	60da      	str	r2, [r3, #12]
 8008f7e:	e002      	b.n	8008f86 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8008f80:	4b1a      	ldr	r3, [pc, #104]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f82:	2200      	movs	r2, #0
 8008f84:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	f003 0302 	and.w	r3, r3, #2
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d003      	beq.n	8008f98 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8008f90:	4b16      	ldr	r3, [pc, #88]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f92:	2200      	movs	r2, #0
 8008f94:	609a      	str	r2, [r3, #8]
 8008f96:	e016      	b.n	8008fc6 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8008f98:	4b14      	ldr	r3, [pc, #80]	; (8008fec <ethernetif_update_config+0xf4>)
 8008f9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008f9e:	609a      	str	r2, [r3, #8]
 8008fa0:	e011      	b.n	8008fc6 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8008fa2:	bf00      	nop
 8008fa4:	e000      	b.n	8008fa8 <ethernetif_update_config+0xb0>
          goto error;
 8008fa6:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8008fa8:	4b10      	ldr	r3, [pc, #64]	; (8008fec <ethernetif_update_config+0xf4>)
 8008faa:	68db      	ldr	r3, [r3, #12]
 8008fac:	08db      	lsrs	r3, r3, #3
 8008fae:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8008fb0:	4b0e      	ldr	r3, [pc, #56]	; (8008fec <ethernetif_update_config+0xf4>)
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	085b      	lsrs	r3, r3, #1
 8008fb6:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	480a      	ldr	r0, [pc, #40]	; (8008fec <ethernetif_update_config+0xf4>)
 8008fc2:	f7fb fff6 	bl	8004fb2 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8008fc6:	2100      	movs	r1, #0
 8008fc8:	4808      	ldr	r0, [pc, #32]	; (8008fec <ethernetif_update_config+0xf4>)
 8008fca:	f7fc f8b7 	bl	800513c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8008fce:	4807      	ldr	r0, [pc, #28]	; (8008fec <ethernetif_update_config+0xf4>)
 8008fd0:	f7fc f855 	bl	800507e <HAL_ETH_Start>
 8008fd4:	e002      	b.n	8008fdc <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8008fd6:	4805      	ldr	r0, [pc, #20]	; (8008fec <ethernetif_update_config+0xf4>)
 8008fd8:	f7fc f880 	bl	80050dc <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 f807 	bl	8008ff0 <ethernetif_notify_conn_changed>
}
 8008fe2:	bf00      	nop
 8008fe4:	3710      	adds	r7, #16
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}
 8008fea:	bf00      	nop
 8008fec:	2000fb68 	.word	0x2000fb68

08008ff0 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8008ff8:	bf00      	nop
 8008ffa:	370c      	adds	r7, #12
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr

08009004 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8009004:	b480      	push	{r7}
 8009006:	b083      	sub	sp, #12
 8009008:	af00      	add	r7, sp, #0
 800900a:	4603      	mov	r3, r0
 800900c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800900e:	88fb      	ldrh	r3, [r7, #6]
 8009010:	021b      	lsls	r3, r3, #8
 8009012:	b21a      	sxth	r2, r3
 8009014:	88fb      	ldrh	r3, [r7, #6]
 8009016:	0a1b      	lsrs	r3, r3, #8
 8009018:	b29b      	uxth	r3, r3
 800901a:	b21b      	sxth	r3, r3
 800901c:	4313      	orrs	r3, r2
 800901e:	b21b      	sxth	r3, r3
 8009020:	b29b      	uxth	r3, r3
}
 8009022:	4618      	mov	r0, r3
 8009024:	370c      	adds	r7, #12
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr

0800902e <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800902e:	b480      	push	{r7}
 8009030:	b083      	sub	sp, #12
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	061a      	lsls	r2, r3, #24
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	021b      	lsls	r3, r3, #8
 800903e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009042:	431a      	orrs	r2, r3
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	0a1b      	lsrs	r3, r3, #8
 8009048:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800904c:	431a      	orrs	r2, r3
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	0e1b      	lsrs	r3, r3, #24
 8009052:	4313      	orrs	r3, r2
}
 8009054:	4618      	mov	r0, r3
 8009056:	370c      	adds	r7, #12
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b082      	sub	sp, #8
 8009064:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8009066:	2300      	movs	r3, #0
 8009068:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800906a:	f000 f8d9 	bl	8009220 <mem_init>
  memp_init();
 800906e:	f000 fbeb 	bl	8009848 <memp_init>
  pbuf_init();
  netif_init();
 8009072:	f000 fca3 	bl	80099bc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8009076:	f007 febb 	bl	8010df0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800907a:	f001 fda7 	bl	800abcc <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800907e:	f007 fe2d 	bl	8010cdc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8009082:	bf00      	nop
 8009084:	3708      	adds	r7, #8
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
	...

0800908c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	4603      	mov	r3, r0
 8009094:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8009096:	4b05      	ldr	r3, [pc, #20]	; (80090ac <ptr_to_mem+0x20>)
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	88fb      	ldrh	r3, [r7, #6]
 800909c:	4413      	add	r3, r2
}
 800909e:	4618      	mov	r0, r3
 80090a0:	370c      	adds	r7, #12
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	200008e8 	.word	0x200008e8

080090b0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80090b8:	4b05      	ldr	r3, [pc, #20]	; (80090d0 <mem_to_ptr+0x20>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	1ad3      	subs	r3, r2, r3
 80090c0:	b29b      	uxth	r3, r3
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	370c      	adds	r7, #12
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr
 80090ce:	bf00      	nop
 80090d0:	200008e8 	.word	0x200008e8

080090d4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80090d4:	b590      	push	{r4, r7, lr}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80090dc:	4b47      	ldr	r3, [pc, #284]	; (80091fc <plug_holes+0x128>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	687a      	ldr	r2, [r7, #4]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d206      	bcs.n	80090f4 <plug_holes+0x20>
 80090e6:	4b46      	ldr	r3, [pc, #280]	; (8009200 <plug_holes+0x12c>)
 80090e8:	f240 12df 	movw	r2, #479	; 0x1df
 80090ec:	4945      	ldr	r1, [pc, #276]	; (8009204 <plug_holes+0x130>)
 80090ee:	4846      	ldr	r0, [pc, #280]	; (8009208 <plug_holes+0x134>)
 80090f0:	f00a fb40 	bl	8013774 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80090f4:	4b45      	ldr	r3, [pc, #276]	; (800920c <plug_holes+0x138>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d306      	bcc.n	800910c <plug_holes+0x38>
 80090fe:	4b40      	ldr	r3, [pc, #256]	; (8009200 <plug_holes+0x12c>)
 8009100:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8009104:	4942      	ldr	r1, [pc, #264]	; (8009210 <plug_holes+0x13c>)
 8009106:	4840      	ldr	r0, [pc, #256]	; (8009208 <plug_holes+0x134>)
 8009108:	f00a fb34 	bl	8013774 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	791b      	ldrb	r3, [r3, #4]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d006      	beq.n	8009122 <plug_holes+0x4e>
 8009114:	4b3a      	ldr	r3, [pc, #232]	; (8009200 <plug_holes+0x12c>)
 8009116:	f240 12e1 	movw	r2, #481	; 0x1e1
 800911a:	493e      	ldr	r1, [pc, #248]	; (8009214 <plug_holes+0x140>)
 800911c:	483a      	ldr	r0, [pc, #232]	; (8009208 <plug_holes+0x134>)
 800911e:	f00a fb29 	bl	8013774 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	881b      	ldrh	r3, [r3, #0]
 8009126:	f643 02d8 	movw	r2, #14552	; 0x38d8
 800912a:	4293      	cmp	r3, r2
 800912c:	d906      	bls.n	800913c <plug_holes+0x68>
 800912e:	4b34      	ldr	r3, [pc, #208]	; (8009200 <plug_holes+0x12c>)
 8009130:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8009134:	4938      	ldr	r1, [pc, #224]	; (8009218 <plug_holes+0x144>)
 8009136:	4834      	ldr	r0, [pc, #208]	; (8009208 <plug_holes+0x134>)
 8009138:	f00a fb1c 	bl	8013774 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	881b      	ldrh	r3, [r3, #0]
 8009140:	4618      	mov	r0, r3
 8009142:	f7ff ffa3 	bl	800908c <ptr_to_mem>
 8009146:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8009148:	687a      	ldr	r2, [r7, #4]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	429a      	cmp	r2, r3
 800914e:	d025      	beq.n	800919c <plug_holes+0xc8>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	791b      	ldrb	r3, [r3, #4]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d121      	bne.n	800919c <plug_holes+0xc8>
 8009158:	4b2c      	ldr	r3, [pc, #176]	; (800920c <plug_holes+0x138>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	429a      	cmp	r2, r3
 8009160:	d01c      	beq.n	800919c <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8009162:	4b2e      	ldr	r3, [pc, #184]	; (800921c <plug_holes+0x148>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	68fa      	ldr	r2, [r7, #12]
 8009168:	429a      	cmp	r2, r3
 800916a:	d102      	bne.n	8009172 <plug_holes+0x9e>
      lfree = mem;
 800916c:	4a2b      	ldr	r2, [pc, #172]	; (800921c <plug_holes+0x148>)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	881a      	ldrh	r2, [r3, #0]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	881b      	ldrh	r3, [r3, #0]
 800917e:	f643 02d8 	movw	r2, #14552	; 0x38d8
 8009182:	4293      	cmp	r3, r2
 8009184:	d00a      	beq.n	800919c <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	881b      	ldrh	r3, [r3, #0]
 800918a:	4618      	mov	r0, r3
 800918c:	f7ff ff7e 	bl	800908c <ptr_to_mem>
 8009190:	4604      	mov	r4, r0
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f7ff ff8c 	bl	80090b0 <mem_to_ptr>
 8009198:	4603      	mov	r3, r0
 800919a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	885b      	ldrh	r3, [r3, #2]
 80091a0:	4618      	mov	r0, r3
 80091a2:	f7ff ff73 	bl	800908c <ptr_to_mem>
 80091a6:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d020      	beq.n	80091f2 <plug_holes+0x11e>
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	791b      	ldrb	r3, [r3, #4]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d11c      	bne.n	80091f2 <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80091b8:	4b18      	ldr	r3, [pc, #96]	; (800921c <plug_holes+0x148>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	429a      	cmp	r2, r3
 80091c0:	d102      	bne.n	80091c8 <plug_holes+0xf4>
      lfree = pmem;
 80091c2:	4a16      	ldr	r2, [pc, #88]	; (800921c <plug_holes+0x148>)
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	881a      	ldrh	r2, [r3, #0]
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	881b      	ldrh	r3, [r3, #0]
 80091d4:	f643 02d8 	movw	r2, #14552	; 0x38d8
 80091d8:	4293      	cmp	r3, r2
 80091da:	d00a      	beq.n	80091f2 <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	881b      	ldrh	r3, [r3, #0]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7ff ff53 	bl	800908c <ptr_to_mem>
 80091e6:	4604      	mov	r4, r0
 80091e8:	68b8      	ldr	r0, [r7, #8]
 80091ea:	f7ff ff61 	bl	80090b0 <mem_to_ptr>
 80091ee:	4603      	mov	r3, r0
 80091f0:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80091f2:	bf00      	nop
 80091f4:	3714      	adds	r7, #20
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd90      	pop	{r4, r7, pc}
 80091fa:	bf00      	nop
 80091fc:	200008e8 	.word	0x200008e8
 8009200:	080149ec 	.word	0x080149ec
 8009204:	08014a1c 	.word	0x08014a1c
 8009208:	08014a34 	.word	0x08014a34
 800920c:	200008ec 	.word	0x200008ec
 8009210:	08014a5c 	.word	0x08014a5c
 8009214:	08014a78 	.word	0x08014a78
 8009218:	08014a94 	.word	0x08014a94
 800921c:	200008f0 	.word	0x200008f0

08009220 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8009226:	4b18      	ldr	r3, [pc, #96]	; (8009288 <mem_init+0x68>)
 8009228:	3303      	adds	r3, #3
 800922a:	f023 0303 	bic.w	r3, r3, #3
 800922e:	461a      	mov	r2, r3
 8009230:	4b16      	ldr	r3, [pc, #88]	; (800928c <mem_init+0x6c>)
 8009232:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8009234:	4b15      	ldr	r3, [pc, #84]	; (800928c <mem_init+0x6c>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f643 02d8 	movw	r2, #14552	; 0x38d8
 8009240:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800924e:	f643 00d8 	movw	r0, #14552	; 0x38d8
 8009252:	f7ff ff1b 	bl	800908c <ptr_to_mem>
 8009256:	4603      	mov	r3, r0
 8009258:	4a0d      	ldr	r2, [pc, #52]	; (8009290 <mem_init+0x70>)
 800925a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800925c:	4b0c      	ldr	r3, [pc, #48]	; (8009290 <mem_init+0x70>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2201      	movs	r2, #1
 8009262:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8009264:	4b0a      	ldr	r3, [pc, #40]	; (8009290 <mem_init+0x70>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f643 02d8 	movw	r2, #14552	; 0x38d8
 800926c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800926e:	4b08      	ldr	r3, [pc, #32]	; (8009290 <mem_init+0x70>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f643 02d8 	movw	r2, #14552	; 0x38d8
 8009276:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8009278:	4b04      	ldr	r3, [pc, #16]	; (800928c <mem_init+0x6c>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a05      	ldr	r2, [pc, #20]	; (8009294 <mem_init+0x74>)
 800927e:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8009280:	bf00      	nop
 8009282:	3708      	adds	r7, #8
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	20011398 	.word	0x20011398
 800928c:	200008e8 	.word	0x200008e8
 8009290:	200008ec 	.word	0x200008ec
 8009294:	200008f0 	.word	0x200008f0

08009298 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f7ff ff05 	bl	80090b0 <mem_to_ptr>
 80092a6:	4603      	mov	r3, r0
 80092a8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	881b      	ldrh	r3, [r3, #0]
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7ff feec 	bl	800908c <ptr_to_mem>
 80092b4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	885b      	ldrh	r3, [r3, #2]
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7ff fee6 	bl	800908c <ptr_to_mem>
 80092c0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	881b      	ldrh	r3, [r3, #0]
 80092c6:	f643 02d8 	movw	r2, #14552	; 0x38d8
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d819      	bhi.n	8009302 <mem_link_valid+0x6a>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	885b      	ldrh	r3, [r3, #2]
 80092d2:	f643 02d8 	movw	r2, #14552	; 0x38d8
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d813      	bhi.n	8009302 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80092de:	8afa      	ldrh	r2, [r7, #22]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d004      	beq.n	80092ee <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	881b      	ldrh	r3, [r3, #0]
 80092e8:	8afa      	ldrh	r2, [r7, #22]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d109      	bne.n	8009302 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80092ee:	4b08      	ldr	r3, [pc, #32]	; (8009310 <mem_link_valid+0x78>)
 80092f0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d006      	beq.n	8009306 <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	885b      	ldrh	r3, [r3, #2]
 80092fc:	8afa      	ldrh	r2, [r7, #22]
 80092fe:	429a      	cmp	r2, r3
 8009300:	d001      	beq.n	8009306 <mem_link_valid+0x6e>
    return 0;
 8009302:	2300      	movs	r3, #0
 8009304:	e000      	b.n	8009308 <mem_link_valid+0x70>
  }
  return 1;
 8009306:	2301      	movs	r3, #1
}
 8009308:	4618      	mov	r0, r3
 800930a:	3718      	adds	r7, #24
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}
 8009310:	200008ec 	.word	0x200008ec

08009314 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d04c      	beq.n	80093bc <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f003 0303 	and.w	r3, r3, #3
 8009328:	2b00      	cmp	r3, #0
 800932a:	d007      	beq.n	800933c <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800932c:	4b25      	ldr	r3, [pc, #148]	; (80093c4 <mem_free+0xb0>)
 800932e:	f240 2273 	movw	r2, #627	; 0x273
 8009332:	4925      	ldr	r1, [pc, #148]	; (80093c8 <mem_free+0xb4>)
 8009334:	4825      	ldr	r0, [pc, #148]	; (80093cc <mem_free+0xb8>)
 8009336:	f00a fa1d 	bl	8013774 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800933a:	e040      	b.n	80093be <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	3b08      	subs	r3, #8
 8009340:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8009342:	4b23      	ldr	r3, [pc, #140]	; (80093d0 <mem_free+0xbc>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	429a      	cmp	r2, r3
 800934a:	d306      	bcc.n	800935a <mem_free+0x46>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f103 020c 	add.w	r2, r3, #12
 8009352:	4b20      	ldr	r3, [pc, #128]	; (80093d4 <mem_free+0xc0>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	429a      	cmp	r2, r3
 8009358:	d907      	bls.n	800936a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800935a:	4b1a      	ldr	r3, [pc, #104]	; (80093c4 <mem_free+0xb0>)
 800935c:	f240 227f 	movw	r2, #639	; 0x27f
 8009360:	491d      	ldr	r1, [pc, #116]	; (80093d8 <mem_free+0xc4>)
 8009362:	481a      	ldr	r0, [pc, #104]	; (80093cc <mem_free+0xb8>)
 8009364:	f00a fa06 	bl	8013774 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8009368:	e029      	b.n	80093be <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	791b      	ldrb	r3, [r3, #4]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d107      	bne.n	8009382 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8009372:	4b14      	ldr	r3, [pc, #80]	; (80093c4 <mem_free+0xb0>)
 8009374:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8009378:	4918      	ldr	r1, [pc, #96]	; (80093dc <mem_free+0xc8>)
 800937a:	4814      	ldr	r0, [pc, #80]	; (80093cc <mem_free+0xb8>)
 800937c:	f00a f9fa 	bl	8013774 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8009380:	e01d      	b.n	80093be <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	f7ff ff88 	bl	8009298 <mem_link_valid>
 8009388:	4603      	mov	r3, r0
 800938a:	2b00      	cmp	r3, #0
 800938c:	d107      	bne.n	800939e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800938e:	4b0d      	ldr	r3, [pc, #52]	; (80093c4 <mem_free+0xb0>)
 8009390:	f240 2295 	movw	r2, #661	; 0x295
 8009394:	4912      	ldr	r1, [pc, #72]	; (80093e0 <mem_free+0xcc>)
 8009396:	480d      	ldr	r0, [pc, #52]	; (80093cc <mem_free+0xb8>)
 8009398:	f00a f9ec 	bl	8013774 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800939c:	e00f      	b.n	80093be <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2200      	movs	r2, #0
 80093a2:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80093a4:	4b0f      	ldr	r3, [pc, #60]	; (80093e4 <mem_free+0xd0>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68fa      	ldr	r2, [r7, #12]
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d202      	bcs.n	80093b4 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80093ae:	4a0d      	ldr	r2, [pc, #52]	; (80093e4 <mem_free+0xd0>)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f7ff fe8d 	bl	80090d4 <plug_holes>
 80093ba:	e000      	b.n	80093be <mem_free+0xaa>
    return;
 80093bc:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	080149ec 	.word	0x080149ec
 80093c8:	08014ac0 	.word	0x08014ac0
 80093cc:	08014a34 	.word	0x08014a34
 80093d0:	200008e8 	.word	0x200008e8
 80093d4:	200008ec 	.word	0x200008ec
 80093d8:	08014ae4 	.word	0x08014ae4
 80093dc:	08014b00 	.word	0x08014b00
 80093e0:	08014b28 	.word	0x08014b28
 80093e4:	200008f0 	.word	0x200008f0

080093e8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b088      	sub	sp, #32
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	460b      	mov	r3, r1
 80093f2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 80093f4:	887b      	ldrh	r3, [r7, #2]
 80093f6:	3303      	adds	r3, #3
 80093f8:	b29b      	uxth	r3, r3
 80093fa:	f023 0303 	bic.w	r3, r3, #3
 80093fe:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8009400:	8bfb      	ldrh	r3, [r7, #30]
 8009402:	2b0b      	cmp	r3, #11
 8009404:	d801      	bhi.n	800940a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8009406:	230c      	movs	r3, #12
 8009408:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800940a:	8bfb      	ldrh	r3, [r7, #30]
 800940c:	f643 02d8 	movw	r2, #14552	; 0x38d8
 8009410:	4293      	cmp	r3, r2
 8009412:	d803      	bhi.n	800941c <mem_trim+0x34>
 8009414:	8bfa      	ldrh	r2, [r7, #30]
 8009416:	887b      	ldrh	r3, [r7, #2]
 8009418:	429a      	cmp	r2, r3
 800941a:	d201      	bcs.n	8009420 <mem_trim+0x38>
    return NULL;
 800941c:	2300      	movs	r3, #0
 800941e:	e0d0      	b.n	80095c2 <mem_trim+0x1da>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8009420:	4b6a      	ldr	r3, [pc, #424]	; (80095cc <mem_trim+0x1e4>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	429a      	cmp	r2, r3
 8009428:	d304      	bcc.n	8009434 <mem_trim+0x4c>
 800942a:	4b69      	ldr	r3, [pc, #420]	; (80095d0 <mem_trim+0x1e8>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	429a      	cmp	r2, r3
 8009432:	d306      	bcc.n	8009442 <mem_trim+0x5a>
 8009434:	4b67      	ldr	r3, [pc, #412]	; (80095d4 <mem_trim+0x1ec>)
 8009436:	f240 22d1 	movw	r2, #721	; 0x2d1
 800943a:	4967      	ldr	r1, [pc, #412]	; (80095d8 <mem_trim+0x1f0>)
 800943c:	4867      	ldr	r0, [pc, #412]	; (80095dc <mem_trim+0x1f4>)
 800943e:	f00a f999 	bl	8013774 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8009442:	4b62      	ldr	r3, [pc, #392]	; (80095cc <mem_trim+0x1e4>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	429a      	cmp	r2, r3
 800944a:	d304      	bcc.n	8009456 <mem_trim+0x6e>
 800944c:	4b60      	ldr	r3, [pc, #384]	; (80095d0 <mem_trim+0x1e8>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	687a      	ldr	r2, [r7, #4]
 8009452:	429a      	cmp	r2, r3
 8009454:	d301      	bcc.n	800945a <mem_trim+0x72>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	e0b3      	b.n	80095c2 <mem_trim+0x1da>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	3b08      	subs	r3, #8
 800945e:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8009460:	69b8      	ldr	r0, [r7, #24]
 8009462:	f7ff fe25 	bl	80090b0 <mem_to_ptr>
 8009466:	4603      	mov	r3, r0
 8009468:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800946a:	69bb      	ldr	r3, [r7, #24]
 800946c:	881a      	ldrh	r2, [r3, #0]
 800946e:	8afb      	ldrh	r3, [r7, #22]
 8009470:	1ad3      	subs	r3, r2, r3
 8009472:	b29b      	uxth	r3, r3
 8009474:	3b08      	subs	r3, #8
 8009476:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8009478:	8bfa      	ldrh	r2, [r7, #30]
 800947a:	8abb      	ldrh	r3, [r7, #20]
 800947c:	429a      	cmp	r2, r3
 800947e:	d906      	bls.n	800948e <mem_trim+0xa6>
 8009480:	4b54      	ldr	r3, [pc, #336]	; (80095d4 <mem_trim+0x1ec>)
 8009482:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8009486:	4956      	ldr	r1, [pc, #344]	; (80095e0 <mem_trim+0x1f8>)
 8009488:	4854      	ldr	r0, [pc, #336]	; (80095dc <mem_trim+0x1f4>)
 800948a:	f00a f973 	bl	8013774 <iprintf>
  if (newsize > size) {
 800948e:	8bfa      	ldrh	r2, [r7, #30]
 8009490:	8abb      	ldrh	r3, [r7, #20]
 8009492:	429a      	cmp	r2, r3
 8009494:	d901      	bls.n	800949a <mem_trim+0xb2>
    /* not supported */
    return NULL;
 8009496:	2300      	movs	r3, #0
 8009498:	e093      	b.n	80095c2 <mem_trim+0x1da>
  }
  if (newsize == size) {
 800949a:	8bfa      	ldrh	r2, [r7, #30]
 800949c:	8abb      	ldrh	r3, [r7, #20]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d101      	bne.n	80094a6 <mem_trim+0xbe>
    /* No change in size, simply return */
    return rmem;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	e08d      	b.n	80095c2 <mem_trim+0x1da>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	881b      	ldrh	r3, [r3, #0]
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7ff fdee 	bl	800908c <ptr_to_mem>
 80094b0:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	791b      	ldrb	r3, [r3, #4]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d141      	bne.n	800953e <mem_trim+0x156>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	881b      	ldrh	r3, [r3, #0]
 80094be:	f643 02d8 	movw	r2, #14552	; 0x38d8
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d106      	bne.n	80094d4 <mem_trim+0xec>
 80094c6:	4b43      	ldr	r3, [pc, #268]	; (80095d4 <mem_trim+0x1ec>)
 80094c8:	f240 22f5 	movw	r2, #757	; 0x2f5
 80094cc:	4945      	ldr	r1, [pc, #276]	; (80095e4 <mem_trim+0x1fc>)
 80094ce:	4843      	ldr	r0, [pc, #268]	; (80095dc <mem_trim+0x1f4>)
 80094d0:	f00a f950 	bl	8013774 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	881b      	ldrh	r3, [r3, #0]
 80094d8:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80094da:	8afa      	ldrh	r2, [r7, #22]
 80094dc:	8bfb      	ldrh	r3, [r7, #30]
 80094de:	4413      	add	r3, r2
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	3308      	adds	r3, #8
 80094e4:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80094e6:	4b40      	ldr	r3, [pc, #256]	; (80095e8 <mem_trim+0x200>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d106      	bne.n	80094fe <mem_trim+0x116>
      lfree = ptr_to_mem(ptr2);
 80094f0:	89fb      	ldrh	r3, [r7, #14]
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7ff fdca 	bl	800908c <ptr_to_mem>
 80094f8:	4603      	mov	r3, r0
 80094fa:	4a3b      	ldr	r2, [pc, #236]	; (80095e8 <mem_trim+0x200>)
 80094fc:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80094fe:	89fb      	ldrh	r3, [r7, #14]
 8009500:	4618      	mov	r0, r3
 8009502:	f7ff fdc3 	bl	800908c <ptr_to_mem>
 8009506:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	2200      	movs	r2, #0
 800950c:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	89ba      	ldrh	r2, [r7, #12]
 8009512:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	8afa      	ldrh	r2, [r7, #22]
 8009518:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800951a:	69bb      	ldr	r3, [r7, #24]
 800951c:	89fa      	ldrh	r2, [r7, #14]
 800951e:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	881b      	ldrh	r3, [r3, #0]
 8009524:	f643 02d8 	movw	r2, #14552	; 0x38d8
 8009528:	4293      	cmp	r3, r2
 800952a:	d049      	beq.n	80095c0 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	881b      	ldrh	r3, [r3, #0]
 8009530:	4618      	mov	r0, r3
 8009532:	f7ff fdab 	bl	800908c <ptr_to_mem>
 8009536:	4602      	mov	r2, r0
 8009538:	89fb      	ldrh	r3, [r7, #14]
 800953a:	8053      	strh	r3, [r2, #2]
 800953c:	e040      	b.n	80095c0 <mem_trim+0x1d8>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800953e:	8bfb      	ldrh	r3, [r7, #30]
 8009540:	f103 0214 	add.w	r2, r3, #20
 8009544:	8abb      	ldrh	r3, [r7, #20]
 8009546:	429a      	cmp	r2, r3
 8009548:	d83a      	bhi.n	80095c0 <mem_trim+0x1d8>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800954a:	8afa      	ldrh	r2, [r7, #22]
 800954c:	8bfb      	ldrh	r3, [r7, #30]
 800954e:	4413      	add	r3, r2
 8009550:	b29b      	uxth	r3, r3
 8009552:	3308      	adds	r3, #8
 8009554:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	881b      	ldrh	r3, [r3, #0]
 800955a:	f643 02d8 	movw	r2, #14552	; 0x38d8
 800955e:	4293      	cmp	r3, r2
 8009560:	d106      	bne.n	8009570 <mem_trim+0x188>
 8009562:	4b1c      	ldr	r3, [pc, #112]	; (80095d4 <mem_trim+0x1ec>)
 8009564:	f240 3216 	movw	r2, #790	; 0x316
 8009568:	491e      	ldr	r1, [pc, #120]	; (80095e4 <mem_trim+0x1fc>)
 800956a:	481c      	ldr	r0, [pc, #112]	; (80095dc <mem_trim+0x1f4>)
 800956c:	f00a f902 	bl	8013774 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8009570:	89fb      	ldrh	r3, [r7, #14]
 8009572:	4618      	mov	r0, r3
 8009574:	f7ff fd8a 	bl	800908c <ptr_to_mem>
 8009578:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800957a:	4b1b      	ldr	r3, [pc, #108]	; (80095e8 <mem_trim+0x200>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	693a      	ldr	r2, [r7, #16]
 8009580:	429a      	cmp	r2, r3
 8009582:	d202      	bcs.n	800958a <mem_trim+0x1a2>
      lfree = mem2;
 8009584:	4a18      	ldr	r2, [pc, #96]	; (80095e8 <mem_trim+0x200>)
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	2200      	movs	r2, #0
 800958e:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8009590:	69bb      	ldr	r3, [r7, #24]
 8009592:	881a      	ldrh	r2, [r3, #0]
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	8afa      	ldrh	r2, [r7, #22]
 800959c:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800959e:	69bb      	ldr	r3, [r7, #24]
 80095a0:	89fa      	ldrh	r2, [r7, #14]
 80095a2:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	881b      	ldrh	r3, [r3, #0]
 80095a8:	f643 02d8 	movw	r2, #14552	; 0x38d8
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d007      	beq.n	80095c0 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	881b      	ldrh	r3, [r3, #0]
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7ff fd69 	bl	800908c <ptr_to_mem>
 80095ba:	4602      	mov	r2, r0
 80095bc:	89fb      	ldrh	r3, [r7, #14]
 80095be:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 80095c0:	687b      	ldr	r3, [r7, #4]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3720      	adds	r7, #32
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	200008e8 	.word	0x200008e8
 80095d0:	200008ec 	.word	0x200008ec
 80095d4:	080149ec 	.word	0x080149ec
 80095d8:	08014b5c 	.word	0x08014b5c
 80095dc:	08014a34 	.word	0x08014a34
 80095e0:	08014b74 	.word	0x08014b74
 80095e4:	08014b94 	.word	0x08014b94
 80095e8:	200008f0 	.word	0x200008f0

080095ec <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b088      	sub	sp, #32
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	4603      	mov	r3, r0
 80095f4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80095f6:	88fb      	ldrh	r3, [r7, #6]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d101      	bne.n	8009600 <mem_malloc+0x14>
    return NULL;
 80095fc:	2300      	movs	r3, #0
 80095fe:	e0dd      	b.n	80097bc <mem_malloc+0x1d0>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8009600:	88fb      	ldrh	r3, [r7, #6]
 8009602:	3303      	adds	r3, #3
 8009604:	b29b      	uxth	r3, r3
 8009606:	f023 0303 	bic.w	r3, r3, #3
 800960a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800960c:	8bbb      	ldrh	r3, [r7, #28]
 800960e:	2b0b      	cmp	r3, #11
 8009610:	d801      	bhi.n	8009616 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8009612:	230c      	movs	r3, #12
 8009614:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8009616:	8bbb      	ldrh	r3, [r7, #28]
 8009618:	f643 02d8 	movw	r2, #14552	; 0x38d8
 800961c:	4293      	cmp	r3, r2
 800961e:	d803      	bhi.n	8009628 <mem_malloc+0x3c>
 8009620:	8bba      	ldrh	r2, [r7, #28]
 8009622:	88fb      	ldrh	r3, [r7, #6]
 8009624:	429a      	cmp	r2, r3
 8009626:	d201      	bcs.n	800962c <mem_malloc+0x40>
    return NULL;
 8009628:	2300      	movs	r3, #0
 800962a:	e0c7      	b.n	80097bc <mem_malloc+0x1d0>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800962c:	4b65      	ldr	r3, [pc, #404]	; (80097c4 <mem_malloc+0x1d8>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4618      	mov	r0, r3
 8009632:	f7ff fd3d 	bl	80090b0 <mem_to_ptr>
 8009636:	4603      	mov	r3, r0
 8009638:	83fb      	strh	r3, [r7, #30]
 800963a:	e0b6      	b.n	80097aa <mem_malloc+0x1be>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800963c:	8bfb      	ldrh	r3, [r7, #30]
 800963e:	4618      	mov	r0, r3
 8009640:	f7ff fd24 	bl	800908c <ptr_to_mem>
 8009644:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	791b      	ldrb	r3, [r3, #4]
 800964a:	2b00      	cmp	r3, #0
 800964c:	f040 80a6 	bne.w	800979c <mem_malloc+0x1b0>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	881b      	ldrh	r3, [r3, #0]
 8009654:	461a      	mov	r2, r3
 8009656:	8bfb      	ldrh	r3, [r7, #30]
 8009658:	1ad3      	subs	r3, r2, r3
 800965a:	f1a3 0208 	sub.w	r2, r3, #8
 800965e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8009660:	429a      	cmp	r2, r3
 8009662:	f0c0 809b 	bcc.w	800979c <mem_malloc+0x1b0>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	881b      	ldrh	r3, [r3, #0]
 800966a:	461a      	mov	r2, r3
 800966c:	8bfb      	ldrh	r3, [r7, #30]
 800966e:	1ad3      	subs	r3, r2, r3
 8009670:	f1a3 0208 	sub.w	r2, r3, #8
 8009674:	8bbb      	ldrh	r3, [r7, #28]
 8009676:	3314      	adds	r3, #20
 8009678:	429a      	cmp	r2, r3
 800967a:	d335      	bcc.n	80096e8 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800967c:	8bfa      	ldrh	r2, [r7, #30]
 800967e:	8bbb      	ldrh	r3, [r7, #28]
 8009680:	4413      	add	r3, r2
 8009682:	b29b      	uxth	r3, r3
 8009684:	3308      	adds	r3, #8
 8009686:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8009688:	8a7b      	ldrh	r3, [r7, #18]
 800968a:	f643 02d8 	movw	r2, #14552	; 0x38d8
 800968e:	4293      	cmp	r3, r2
 8009690:	d106      	bne.n	80096a0 <mem_malloc+0xb4>
 8009692:	4b4d      	ldr	r3, [pc, #308]	; (80097c8 <mem_malloc+0x1dc>)
 8009694:	f240 3287 	movw	r2, #903	; 0x387
 8009698:	494c      	ldr	r1, [pc, #304]	; (80097cc <mem_malloc+0x1e0>)
 800969a:	484d      	ldr	r0, [pc, #308]	; (80097d0 <mem_malloc+0x1e4>)
 800969c:	f00a f86a 	bl	8013774 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80096a0:	8a7b      	ldrh	r3, [r7, #18]
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7ff fcf2 	bl	800908c <ptr_to_mem>
 80096a8:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2200      	movs	r2, #0
 80096ae:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	881a      	ldrh	r2, [r3, #0]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	8bfa      	ldrh	r2, [r7, #30]
 80096bc:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	8a7a      	ldrh	r2, [r7, #18]
 80096c2:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	2201      	movs	r2, #1
 80096c8:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	881b      	ldrh	r3, [r3, #0]
 80096ce:	f643 02d8 	movw	r2, #14552	; 0x38d8
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d00b      	beq.n	80096ee <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	881b      	ldrh	r3, [r3, #0]
 80096da:	4618      	mov	r0, r3
 80096dc:	f7ff fcd6 	bl	800908c <ptr_to_mem>
 80096e0:	4602      	mov	r2, r0
 80096e2:	8a7b      	ldrh	r3, [r7, #18]
 80096e4:	8053      	strh	r3, [r2, #2]
 80096e6:	e002      	b.n	80096ee <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	2201      	movs	r2, #1
 80096ec:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80096ee:	4b35      	ldr	r3, [pc, #212]	; (80097c4 <mem_malloc+0x1d8>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	429a      	cmp	r2, r3
 80096f6:	d127      	bne.n	8009748 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 80096f8:	4b32      	ldr	r3, [pc, #200]	; (80097c4 <mem_malloc+0x1d8>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80096fe:	e005      	b.n	800970c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8009700:	69bb      	ldr	r3, [r7, #24]
 8009702:	881b      	ldrh	r3, [r3, #0]
 8009704:	4618      	mov	r0, r3
 8009706:	f7ff fcc1 	bl	800908c <ptr_to_mem>
 800970a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	791b      	ldrb	r3, [r3, #4]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d004      	beq.n	800971e <mem_malloc+0x132>
 8009714:	4b2f      	ldr	r3, [pc, #188]	; (80097d4 <mem_malloc+0x1e8>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	69ba      	ldr	r2, [r7, #24]
 800971a:	429a      	cmp	r2, r3
 800971c:	d1f0      	bne.n	8009700 <mem_malloc+0x114>
          }
          lfree = cur;
 800971e:	4a29      	ldr	r2, [pc, #164]	; (80097c4 <mem_malloc+0x1d8>)
 8009720:	69bb      	ldr	r3, [r7, #24]
 8009722:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8009724:	4b27      	ldr	r3, [pc, #156]	; (80097c4 <mem_malloc+0x1d8>)
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	4b2a      	ldr	r3, [pc, #168]	; (80097d4 <mem_malloc+0x1e8>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	429a      	cmp	r2, r3
 800972e:	d00b      	beq.n	8009748 <mem_malloc+0x15c>
 8009730:	4b24      	ldr	r3, [pc, #144]	; (80097c4 <mem_malloc+0x1d8>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	791b      	ldrb	r3, [r3, #4]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d006      	beq.n	8009748 <mem_malloc+0x15c>
 800973a:	4b23      	ldr	r3, [pc, #140]	; (80097c8 <mem_malloc+0x1dc>)
 800973c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8009740:	4925      	ldr	r1, [pc, #148]	; (80097d8 <mem_malloc+0x1ec>)
 8009742:	4823      	ldr	r0, [pc, #140]	; (80097d0 <mem_malloc+0x1e4>)
 8009744:	f00a f816 	bl	8013774 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8009748:	8bba      	ldrh	r2, [r7, #28]
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	4413      	add	r3, r2
 800974e:	3308      	adds	r3, #8
 8009750:	4a20      	ldr	r2, [pc, #128]	; (80097d4 <mem_malloc+0x1e8>)
 8009752:	6812      	ldr	r2, [r2, #0]
 8009754:	4293      	cmp	r3, r2
 8009756:	d906      	bls.n	8009766 <mem_malloc+0x17a>
 8009758:	4b1b      	ldr	r3, [pc, #108]	; (80097c8 <mem_malloc+0x1dc>)
 800975a:	f240 32b9 	movw	r2, #953	; 0x3b9
 800975e:	491f      	ldr	r1, [pc, #124]	; (80097dc <mem_malloc+0x1f0>)
 8009760:	481b      	ldr	r0, [pc, #108]	; (80097d0 <mem_malloc+0x1e4>)
 8009762:	f00a f807 	bl	8013774 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	f003 0303 	and.w	r3, r3, #3
 800976c:	2b00      	cmp	r3, #0
 800976e:	d006      	beq.n	800977e <mem_malloc+0x192>
 8009770:	4b15      	ldr	r3, [pc, #84]	; (80097c8 <mem_malloc+0x1dc>)
 8009772:	f240 32bb 	movw	r2, #955	; 0x3bb
 8009776:	491a      	ldr	r1, [pc, #104]	; (80097e0 <mem_malloc+0x1f4>)
 8009778:	4815      	ldr	r0, [pc, #84]	; (80097d0 <mem_malloc+0x1e4>)
 800977a:	f009 fffb 	bl	8013774 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	f003 0303 	and.w	r3, r3, #3
 8009784:	2b00      	cmp	r3, #0
 8009786:	d006      	beq.n	8009796 <mem_malloc+0x1aa>
 8009788:	4b0f      	ldr	r3, [pc, #60]	; (80097c8 <mem_malloc+0x1dc>)
 800978a:	f240 32bd 	movw	r2, #957	; 0x3bd
 800978e:	4915      	ldr	r1, [pc, #84]	; (80097e4 <mem_malloc+0x1f8>)
 8009790:	480f      	ldr	r0, [pc, #60]	; (80097d0 <mem_malloc+0x1e4>)
 8009792:	f009 ffef 	bl	8013774 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	3308      	adds	r3, #8
 800979a:	e00f      	b.n	80097bc <mem_malloc+0x1d0>
         ptr = ptr_to_mem(ptr)->next) {
 800979c:	8bfb      	ldrh	r3, [r7, #30]
 800979e:	4618      	mov	r0, r3
 80097a0:	f7ff fc74 	bl	800908c <ptr_to_mem>
 80097a4:	4603      	mov	r3, r0
 80097a6:	881b      	ldrh	r3, [r3, #0]
 80097a8:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80097aa:	8bfa      	ldrh	r2, [r7, #30]
 80097ac:	8bbb      	ldrh	r3, [r7, #28]
 80097ae:	f5c3 5363 	rsb	r3, r3, #14528	; 0x38c0
 80097b2:	3318      	adds	r3, #24
 80097b4:	429a      	cmp	r2, r3
 80097b6:	f4ff af41 	bcc.w	800963c <mem_malloc+0x50>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80097ba:	2300      	movs	r3, #0
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3720      	adds	r7, #32
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	200008f0 	.word	0x200008f0
 80097c8:	080149ec 	.word	0x080149ec
 80097cc:	08014b94 	.word	0x08014b94
 80097d0:	08014a34 	.word	0x08014a34
 80097d4:	200008ec 	.word	0x200008ec
 80097d8:	08014ba8 	.word	0x08014ba8
 80097dc:	08014bc4 	.word	0x08014bc4
 80097e0:	08014bf4 	.word	0x08014bf4
 80097e4:	08014c24 	.word	0x08014c24

080097e8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	2200      	movs	r2, #0
 80097f6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	3303      	adds	r3, #3
 80097fe:	f023 0303 	bic.w	r3, r3, #3
 8009802:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8009804:	2300      	movs	r3, #0
 8009806:	60fb      	str	r3, [r7, #12]
 8009808:	e011      	b.n	800982e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	689b      	ldr	r3, [r3, #8]
 8009818:	68ba      	ldr	r2, [r7, #8]
 800981a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	881b      	ldrh	r3, [r3, #0]
 8009820:	461a      	mov	r2, r3
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	4413      	add	r3, r2
 8009826:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	3301      	adds	r3, #1
 800982c:	60fb      	str	r3, [r7, #12]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	885b      	ldrh	r3, [r3, #2]
 8009832:	461a      	mov	r2, r3
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	4293      	cmp	r3, r2
 8009838:	dbe7      	blt.n	800980a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800983a:	bf00      	nop
 800983c:	bf00      	nop
 800983e:	3714      	adds	r7, #20
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800984e:	2300      	movs	r3, #0
 8009850:	80fb      	strh	r3, [r7, #6]
 8009852:	e009      	b.n	8009868 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8009854:	88fb      	ldrh	r3, [r7, #6]
 8009856:	4a08      	ldr	r2, [pc, #32]	; (8009878 <memp_init+0x30>)
 8009858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800985c:	4618      	mov	r0, r3
 800985e:	f7ff ffc3 	bl	80097e8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8009862:	88fb      	ldrh	r3, [r7, #6]
 8009864:	3301      	adds	r3, #1
 8009866:	80fb      	strh	r3, [r7, #6]
 8009868:	88fb      	ldrh	r3, [r7, #6]
 800986a:	2b08      	cmp	r3, #8
 800986c:	d9f2      	bls.n	8009854 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800986e:	bf00      	nop
 8009870:	bf00      	nop
 8009872:	3708      	adds	r7, #8
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	0808ddc8 	.word	0x0808ddc8

0800987c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d012      	beq.n	80098b8 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	6812      	ldr	r2, [r2, #0]
 800989a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f003 0303 	and.w	r3, r3, #3
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d006      	beq.n	80098b4 <do_memp_malloc_pool+0x38>
 80098a6:	4b07      	ldr	r3, [pc, #28]	; (80098c4 <do_memp_malloc_pool+0x48>)
 80098a8:	f44f 728c 	mov.w	r2, #280	; 0x118
 80098ac:	4906      	ldr	r1, [pc, #24]	; (80098c8 <do_memp_malloc_pool+0x4c>)
 80098ae:	4807      	ldr	r0, [pc, #28]	; (80098cc <do_memp_malloc_pool+0x50>)
 80098b0:	f009 ff60 	bl	8013774 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	e000      	b.n	80098ba <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80098b8:	2300      	movs	r3, #0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3710      	adds	r7, #16
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	08014c48 	.word	0x08014c48
 80098c8:	08014c78 	.word	0x08014c78
 80098cc:	08014c9c 	.word	0x08014c9c

080098d0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	4603      	mov	r3, r0
 80098d8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80098da:	79fb      	ldrb	r3, [r7, #7]
 80098dc:	2b08      	cmp	r3, #8
 80098de:	d908      	bls.n	80098f2 <memp_malloc+0x22>
 80098e0:	4b0a      	ldr	r3, [pc, #40]	; (800990c <memp_malloc+0x3c>)
 80098e2:	f240 1257 	movw	r2, #343	; 0x157
 80098e6:	490a      	ldr	r1, [pc, #40]	; (8009910 <memp_malloc+0x40>)
 80098e8:	480a      	ldr	r0, [pc, #40]	; (8009914 <memp_malloc+0x44>)
 80098ea:	f009 ff43 	bl	8013774 <iprintf>
 80098ee:	2300      	movs	r3, #0
 80098f0:	e008      	b.n	8009904 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80098f2:	79fb      	ldrb	r3, [r7, #7]
 80098f4:	4a08      	ldr	r2, [pc, #32]	; (8009918 <memp_malloc+0x48>)
 80098f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7ff ffbe 	bl	800987c <do_memp_malloc_pool>
 8009900:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8009902:	68fb      	ldr	r3, [r7, #12]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}
 800990c:	08014c48 	.word	0x08014c48
 8009910:	08014cd8 	.word	0x08014cd8
 8009914:	08014c9c 	.word	0x08014c9c
 8009918:	0808ddc8 	.word	0x0808ddc8

0800991c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b084      	sub	sp, #16
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	f003 0303 	and.w	r3, r3, #3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d006      	beq.n	800993e <do_memp_free_pool+0x22>
 8009930:	4b0a      	ldr	r3, [pc, #40]	; (800995c <do_memp_free_pool+0x40>)
 8009932:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8009936:	490a      	ldr	r1, [pc, #40]	; (8009960 <do_memp_free_pool+0x44>)
 8009938:	480a      	ldr	r0, [pc, #40]	; (8009964 <do_memp_free_pool+0x48>)
 800993a:	f009 ff1b 	bl	8013774 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	689b      	ldr	r3, [r3, #8]
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8009954:	bf00      	nop
 8009956:	3710      	adds	r7, #16
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	08014c48 	.word	0x08014c48
 8009960:	08014cf8 	.word	0x08014cf8
 8009964:	08014c9c 	.word	0x08014c9c

08009968 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	4603      	mov	r3, r0
 8009970:	6039      	str	r1, [r7, #0]
 8009972:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8009974:	79fb      	ldrb	r3, [r7, #7]
 8009976:	2b08      	cmp	r3, #8
 8009978:	d907      	bls.n	800998a <memp_free+0x22>
 800997a:	4b0c      	ldr	r3, [pc, #48]	; (80099ac <memp_free+0x44>)
 800997c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8009980:	490b      	ldr	r1, [pc, #44]	; (80099b0 <memp_free+0x48>)
 8009982:	480c      	ldr	r0, [pc, #48]	; (80099b4 <memp_free+0x4c>)
 8009984:	f009 fef6 	bl	8013774 <iprintf>
 8009988:	e00c      	b.n	80099a4 <memp_free+0x3c>

  if (mem == NULL) {
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d008      	beq.n	80099a2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8009990:	79fb      	ldrb	r3, [r7, #7]
 8009992:	4a09      	ldr	r2, [pc, #36]	; (80099b8 <memp_free+0x50>)
 8009994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009998:	6839      	ldr	r1, [r7, #0]
 800999a:	4618      	mov	r0, r3
 800999c:	f7ff ffbe 	bl	800991c <do_memp_free_pool>
 80099a0:	e000      	b.n	80099a4 <memp_free+0x3c>
    return;
 80099a2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80099a4:	3708      	adds	r7, #8
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}
 80099aa:	bf00      	nop
 80099ac:	08014c48 	.word	0x08014c48
 80099b0:	08014d18 	.word	0x08014d18
 80099b4:	08014c9c 	.word	0x08014c9c
 80099b8:	0808ddc8 	.word	0x0808ddc8

080099bc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80099bc:	b480      	push	{r7}
 80099be:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80099c0:	bf00      	nop
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr
	...

080099cc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b086      	sub	sp, #24
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	607a      	str	r2, [r7, #4]
 80099d8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d108      	bne.n	80099f2 <netif_add+0x26>
 80099e0:	4b57      	ldr	r3, [pc, #348]	; (8009b40 <netif_add+0x174>)
 80099e2:	f240 1227 	movw	r2, #295	; 0x127
 80099e6:	4957      	ldr	r1, [pc, #348]	; (8009b44 <netif_add+0x178>)
 80099e8:	4857      	ldr	r0, [pc, #348]	; (8009b48 <netif_add+0x17c>)
 80099ea:	f009 fec3 	bl	8013774 <iprintf>
 80099ee:	2300      	movs	r3, #0
 80099f0:	e0a2      	b.n	8009b38 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80099f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d108      	bne.n	8009a0a <netif_add+0x3e>
 80099f8:	4b51      	ldr	r3, [pc, #324]	; (8009b40 <netif_add+0x174>)
 80099fa:	f44f 7294 	mov.w	r2, #296	; 0x128
 80099fe:	4953      	ldr	r1, [pc, #332]	; (8009b4c <netif_add+0x180>)
 8009a00:	4851      	ldr	r0, [pc, #324]	; (8009b48 <netif_add+0x17c>)
 8009a02:	f009 feb7 	bl	8013774 <iprintf>
 8009a06:	2300      	movs	r3, #0
 8009a08:	e096      	b.n	8009b38 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d101      	bne.n	8009a14 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8009a10:	4b4f      	ldr	r3, [pc, #316]	; (8009b50 <netif_add+0x184>)
 8009a12:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8009a1a:	4b4d      	ldr	r3, [pc, #308]	; (8009b50 <netif_add+0x184>)
 8009a1c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d101      	bne.n	8009a28 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8009a24:	4b4a      	ldr	r3, [pc, #296]	; (8009b50 <netif_add+0x184>)
 8009a26:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2200      	movs	r2, #0
 8009a32:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2200      	movs	r2, #0
 8009a38:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	4a45      	ldr	r2, [pc, #276]	; (8009b54 <netif_add+0x188>)
 8009a3e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2200      	movs	r2, #0
 8009a44:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2200      	movs	r2, #0
 8009a52:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6a3a      	ldr	r2, [r7, #32]
 8009a58:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8009a5a:	4b3f      	ldr	r3, [pc, #252]	; (8009b58 <netif_add+0x18c>)
 8009a5c:	781a      	ldrb	r2, [r3, #0]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a68:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	68b9      	ldr	r1, [r7, #8]
 8009a70:	68f8      	ldr	r0, [r7, #12]
 8009a72:	f000 f913 	bl	8009c9c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8009a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a78:	68f8      	ldr	r0, [r7, #12]
 8009a7a:	4798      	blx	r3
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d001      	beq.n	8009a86 <netif_add+0xba>
    return NULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	e058      	b.n	8009b38 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009a8c:	2bff      	cmp	r3, #255	; 0xff
 8009a8e:	d103      	bne.n	8009a98 <netif_add+0xcc>
        netif->num = 0;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8009a9c:	4b2f      	ldr	r3, [pc, #188]	; (8009b5c <netif_add+0x190>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	617b      	str	r3, [r7, #20]
 8009aa2:	e02b      	b.n	8009afc <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8009aa4:	697a      	ldr	r2, [r7, #20]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d106      	bne.n	8009aba <netif_add+0xee>
 8009aac:	4b24      	ldr	r3, [pc, #144]	; (8009b40 <netif_add+0x174>)
 8009aae:	f240 128b 	movw	r2, #395	; 0x18b
 8009ab2:	492b      	ldr	r1, [pc, #172]	; (8009b60 <netif_add+0x194>)
 8009ab4:	4824      	ldr	r0, [pc, #144]	; (8009b48 <netif_add+0x17c>)
 8009ab6:	f009 fe5d 	bl	8013774 <iprintf>
        num_netifs++;
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	3301      	adds	r3, #1
 8009abe:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	2bff      	cmp	r3, #255	; 0xff
 8009ac4:	dd06      	ble.n	8009ad4 <netif_add+0x108>
 8009ac6:	4b1e      	ldr	r3, [pc, #120]	; (8009b40 <netif_add+0x174>)
 8009ac8:	f240 128d 	movw	r2, #397	; 0x18d
 8009acc:	4925      	ldr	r1, [pc, #148]	; (8009b64 <netif_add+0x198>)
 8009ace:	481e      	ldr	r0, [pc, #120]	; (8009b48 <netif_add+0x17c>)
 8009ad0:	f009 fe50 	bl	8013774 <iprintf>
        if (netif2->num == netif->num) {
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d108      	bne.n	8009af6 <netif_add+0x12a>
          netif->num++;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009aea:	3301      	adds	r3, #1
 8009aec:	b2da      	uxtb	r2, r3
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8009af4:	e005      	b.n	8009b02 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	617b      	str	r3, [r7, #20]
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d1d0      	bne.n	8009aa4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d1be      	bne.n	8009a86 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009b0e:	2bfe      	cmp	r3, #254	; 0xfe
 8009b10:	d103      	bne.n	8009b1a <netif_add+0x14e>
    netif_num = 0;
 8009b12:	4b11      	ldr	r3, [pc, #68]	; (8009b58 <netif_add+0x18c>)
 8009b14:	2200      	movs	r2, #0
 8009b16:	701a      	strb	r2, [r3, #0]
 8009b18:	e006      	b.n	8009b28 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009b20:	3301      	adds	r3, #1
 8009b22:	b2da      	uxtb	r2, r3
 8009b24:	4b0c      	ldr	r3, [pc, #48]	; (8009b58 <netif_add+0x18c>)
 8009b26:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8009b28:	4b0c      	ldr	r3, [pc, #48]	; (8009b5c <netif_add+0x190>)
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8009b30:	4a0a      	ldr	r2, [pc, #40]	; (8009b5c <netif_add+0x190>)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8009b36:	68fb      	ldr	r3, [r7, #12]
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3718      	adds	r7, #24
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}
 8009b40:	08014d34 	.word	0x08014d34
 8009b44:	08014dc8 	.word	0x08014dc8
 8009b48:	08014d84 	.word	0x08014d84
 8009b4c:	08014de4 	.word	0x08014de4
 8009b50:	0808de2c 	.word	0x0808de2c
 8009b54:	08009eaf 	.word	0x08009eaf
 8009b58:	20000918 	.word	0x20000918
 8009b5c:	2001d08c 	.word	0x2001d08c
 8009b60:	08014e08 	.word	0x08014e08
 8009b64:	08014e1c 	.word	0x08014e1c

08009b68 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b082      	sub	sp, #8
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8009b72:	6839      	ldr	r1, [r7, #0]
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f002 fd83 	bl	800c680 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8009b7a:	6839      	ldr	r1, [r7, #0]
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f007 fac1 	bl	8011104 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8009b82:	bf00      	nop
 8009b84:	3708      	adds	r7, #8
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b086      	sub	sp, #24
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d106      	bne.n	8009bac <netif_do_set_ipaddr+0x20>
 8009b9e:	4b1d      	ldr	r3, [pc, #116]	; (8009c14 <netif_do_set_ipaddr+0x88>)
 8009ba0:	f240 12cb 	movw	r2, #459	; 0x1cb
 8009ba4:	491c      	ldr	r1, [pc, #112]	; (8009c18 <netif_do_set_ipaddr+0x8c>)
 8009ba6:	481d      	ldr	r0, [pc, #116]	; (8009c1c <netif_do_set_ipaddr+0x90>)
 8009ba8:	f009 fde4 	bl	8013774 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d106      	bne.n	8009bc0 <netif_do_set_ipaddr+0x34>
 8009bb2:	4b18      	ldr	r3, [pc, #96]	; (8009c14 <netif_do_set_ipaddr+0x88>)
 8009bb4:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8009bb8:	4917      	ldr	r1, [pc, #92]	; (8009c18 <netif_do_set_ipaddr+0x8c>)
 8009bba:	4818      	ldr	r0, [pc, #96]	; (8009c1c <netif_do_set_ipaddr+0x90>)
 8009bbc:	f009 fdda 	bl	8013774 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	681a      	ldr	r2, [r3, #0]
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	3304      	adds	r3, #4
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	d01c      	beq.n	8009c08 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	3304      	adds	r3, #4
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8009bde:	f107 0314 	add.w	r3, r7, #20
 8009be2:	4619      	mov	r1, r3
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f7ff ffbf 	bl	8009b68 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d002      	beq.n	8009bf6 <netif_do_set_ipaddr+0x6a>
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	e000      	b.n	8009bf8 <netif_do_set_ipaddr+0x6c>
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8009bfc:	2101      	movs	r1, #1
 8009bfe:	68f8      	ldr	r0, [r7, #12]
 8009c00:	f000 f8d2 	bl	8009da8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8009c04:	2301      	movs	r3, #1
 8009c06:	e000      	b.n	8009c0a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3718      	adds	r7, #24
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop
 8009c14:	08014d34 	.word	0x08014d34
 8009c18:	08014e4c 	.word	0x08014e4c
 8009c1c:	08014d84 	.word	0x08014d84

08009c20 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b085      	sub	sp, #20
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	60f8      	str	r0, [r7, #12]
 8009c28:	60b9      	str	r1, [r7, #8]
 8009c2a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	681a      	ldr	r2, [r3, #0]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	3308      	adds	r3, #8
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	429a      	cmp	r2, r3
 8009c38:	d00a      	beq.n	8009c50 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d002      	beq.n	8009c46 <netif_do_set_netmask+0x26>
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	e000      	b.n	8009c48 <netif_do_set_netmask+0x28>
 8009c46:	2300      	movs	r3, #0
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	e000      	b.n	8009c52 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3714      	adds	r7, #20
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr

08009c5e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8009c5e:	b480      	push	{r7}
 8009c60:	b085      	sub	sp, #20
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	60f8      	str	r0, [r7, #12]
 8009c66:	60b9      	str	r1, [r7, #8]
 8009c68:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	330c      	adds	r3, #12
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d00a      	beq.n	8009c8e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d002      	beq.n	8009c84 <netif_do_set_gw+0x26>
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	e000      	b.n	8009c86 <netif_do_set_gw+0x28>
 8009c84:	2300      	movs	r3, #0
 8009c86:	68fa      	ldr	r2, [r7, #12]
 8009c88:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e000      	b.n	8009c90 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3714      	adds	r7, #20
 8009c94:	46bd      	mov	sp, r7
 8009c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9a:	4770      	bx	lr

08009c9c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b088      	sub	sp, #32
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	607a      	str	r2, [r7, #4]
 8009ca8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8009caa:	2300      	movs	r3, #0
 8009cac:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d101      	bne.n	8009cbc <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8009cb8:	4b1c      	ldr	r3, [pc, #112]	; (8009d2c <netif_set_addr+0x90>)
 8009cba:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d101      	bne.n	8009cc6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8009cc2:	4b1a      	ldr	r3, [pc, #104]	; (8009d2c <netif_set_addr+0x90>)
 8009cc4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d101      	bne.n	8009cd0 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8009ccc:	4b17      	ldr	r3, [pc, #92]	; (8009d2c <netif_set_addr+0x90>)
 8009cce:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d003      	beq.n	8009cde <netif_set_addr+0x42>
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d101      	bne.n	8009ce2 <netif_set_addr+0x46>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e000      	b.n	8009ce4 <netif_set_addr+0x48>
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	617b      	str	r3, [r7, #20]
  if (remove) {
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d006      	beq.n	8009cfa <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8009cec:	f107 0310 	add.w	r3, r7, #16
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	68b9      	ldr	r1, [r7, #8]
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f7ff ff49 	bl	8009b8c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8009cfa:	69fa      	ldr	r2, [r7, #28]
 8009cfc:	6879      	ldr	r1, [r7, #4]
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f7ff ff8e 	bl	8009c20 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8009d04:	69ba      	ldr	r2, [r7, #24]
 8009d06:	6839      	ldr	r1, [r7, #0]
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f7ff ffa8 	bl	8009c5e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d106      	bne.n	8009d22 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8009d14:	f107 0310 	add.w	r3, r7, #16
 8009d18:	461a      	mov	r2, r3
 8009d1a:	68b9      	ldr	r1, [r7, #8]
 8009d1c:	68f8      	ldr	r0, [r7, #12]
 8009d1e:	f7ff ff35 	bl	8009b8c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8009d22:	bf00      	nop
 8009d24:	3720      	adds	r7, #32
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	0808de2c 	.word	0x0808de2c

08009d30 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b083      	sub	sp, #12
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8009d38:	4a04      	ldr	r2, [pc, #16]	; (8009d4c <netif_set_default+0x1c>)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8009d3e:	bf00      	nop
 8009d40:	370c      	adds	r7, #12
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	2001d090 	.word	0x2001d090

08009d50 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d107      	bne.n	8009d6e <netif_set_up+0x1e>
 8009d5e:	4b0f      	ldr	r3, [pc, #60]	; (8009d9c <netif_set_up+0x4c>)
 8009d60:	f44f 7254 	mov.w	r2, #848	; 0x350
 8009d64:	490e      	ldr	r1, [pc, #56]	; (8009da0 <netif_set_up+0x50>)
 8009d66:	480f      	ldr	r0, [pc, #60]	; (8009da4 <netif_set_up+0x54>)
 8009d68:	f009 fd04 	bl	8013774 <iprintf>
 8009d6c:	e013      	b.n	8009d96 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009d74:	f003 0301 	and.w	r3, r3, #1
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d10c      	bne.n	8009d96 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009d82:	f043 0301 	orr.w	r3, r3, #1
 8009d86:	b2da      	uxtb	r2, r3
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8009d8e:	2103      	movs	r1, #3
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 f809 	bl	8009da8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8009d96:	3708      	adds	r7, #8
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}
 8009d9c:	08014d34 	.word	0x08014d34
 8009da0:	08014ebc 	.word	0x08014ebc
 8009da4:	08014d84 	.word	0x08014d84

08009da8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	460b      	mov	r3, r1
 8009db2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d106      	bne.n	8009dc8 <netif_issue_reports+0x20>
 8009dba:	4b18      	ldr	r3, [pc, #96]	; (8009e1c <netif_issue_reports+0x74>)
 8009dbc:	f240 326d 	movw	r2, #877	; 0x36d
 8009dc0:	4917      	ldr	r1, [pc, #92]	; (8009e20 <netif_issue_reports+0x78>)
 8009dc2:	4818      	ldr	r0, [pc, #96]	; (8009e24 <netif_issue_reports+0x7c>)
 8009dc4:	f009 fcd6 	bl	8013774 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009dce:	f003 0304 	and.w	r3, r3, #4
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d01e      	beq.n	8009e14 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009ddc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d017      	beq.n	8009e14 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009de4:	78fb      	ldrb	r3, [r7, #3]
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d013      	beq.n	8009e16 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	3304      	adds	r3, #4
 8009df2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d00e      	beq.n	8009e16 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009dfe:	f003 0308 	and.w	r3, r3, #8
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d007      	beq.n	8009e16 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	3304      	adds	r3, #4
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f008 f8e3 	bl	8011fd8 <etharp_request>
 8009e12:	e000      	b.n	8009e16 <netif_issue_reports+0x6e>
    return;
 8009e14:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8009e16:	3708      	adds	r7, #8
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}
 8009e1c:	08014d34 	.word	0x08014d34
 8009e20:	08014ed8 	.word	0x08014ed8
 8009e24:	08014d84 	.word	0x08014d84

08009e28 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d107      	bne.n	8009e46 <netif_set_down+0x1e>
 8009e36:	4b12      	ldr	r3, [pc, #72]	; (8009e80 <netif_set_down+0x58>)
 8009e38:	f240 329b 	movw	r2, #923	; 0x39b
 8009e3c:	4911      	ldr	r1, [pc, #68]	; (8009e84 <netif_set_down+0x5c>)
 8009e3e:	4812      	ldr	r0, [pc, #72]	; (8009e88 <netif_set_down+0x60>)
 8009e40:	f009 fc98 	bl	8013774 <iprintf>
 8009e44:	e019      	b.n	8009e7a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009e4c:	f003 0301 	and.w	r3, r3, #1
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d012      	beq.n	8009e7a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009e5a:	f023 0301 	bic.w	r3, r3, #1
 8009e5e:	b2da      	uxtb	r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009e6c:	f003 0308 	and.w	r3, r3, #8
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d002      	beq.n	8009e7a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f007 fc6d 	bl	8011754 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8009e7a:	3708      	adds	r7, #8
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	08014d34 	.word	0x08014d34
 8009e84:	08014efc 	.word	0x08014efc
 8009e88:	08014d84 	.word	0x08014d84

08009e8c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d002      	beq.n	8009ea2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	683a      	ldr	r2, [r7, #0]
 8009ea0:	61da      	str	r2, [r3, #28]
  }
}
 8009ea2:	bf00      	nop
 8009ea4:	370c      	adds	r7, #12
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eac:	4770      	bx	lr

08009eae <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8009eae:	b480      	push	{r7}
 8009eb0:	b085      	sub	sp, #20
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	60f8      	str	r0, [r7, #12]
 8009eb6:	60b9      	str	r1, [r7, #8]
 8009eb8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8009eba:	f06f 030b 	mvn.w	r3, #11
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3714      	adds	r7, #20
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
	...

08009ecc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b085      	sub	sp, #20
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8009ed6:	79fb      	ldrb	r3, [r7, #7]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d013      	beq.n	8009f04 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8009edc:	4b0d      	ldr	r3, [pc, #52]	; (8009f14 <netif_get_by_index+0x48>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	60fb      	str	r3, [r7, #12]
 8009ee2:	e00c      	b.n	8009efe <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009eea:	3301      	adds	r3, #1
 8009eec:	b2db      	uxtb	r3, r3
 8009eee:	79fa      	ldrb	r2, [r7, #7]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d101      	bne.n	8009ef8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	e006      	b.n	8009f06 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	60fb      	str	r3, [r7, #12]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d1ef      	bne.n	8009ee4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8009f04:	2300      	movs	r3, #0
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3714      	adds	r7, #20
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	2001d08c 	.word	0x2001d08c

08009f18 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b082      	sub	sp, #8
 8009f1c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8009f1e:	4b0c      	ldr	r3, [pc, #48]	; (8009f50 <pbuf_free_ooseq+0x38>)
 8009f20:	2200      	movs	r2, #0
 8009f22:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8009f24:	4b0b      	ldr	r3, [pc, #44]	; (8009f54 <pbuf_free_ooseq+0x3c>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	607b      	str	r3, [r7, #4]
 8009f2a:	e00a      	b.n	8009f42 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d003      	beq.n	8009f3c <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f002 fbe1 	bl	800c6fc <tcp_free_ooseq>
      return;
 8009f3a:	e005      	b.n	8009f48 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	607b      	str	r3, [r7, #4]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1f1      	bne.n	8009f2c <pbuf_free_ooseq+0x14>
    }
  }
}
 8009f48:	3708      	adds	r7, #8
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	2001d094 	.word	0x2001d094
 8009f54:	2001d09c 	.word	0x2001d09c

08009f58 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8009f5c:	4b03      	ldr	r3, [pc, #12]	; (8009f6c <pbuf_pool_is_empty+0x14>)
 8009f5e:	2201      	movs	r2, #1
 8009f60:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8009f62:	bf00      	nop
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr
 8009f6c:	2001d094 	.word	0x2001d094

08009f70 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b085      	sub	sp, #20
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	4611      	mov	r1, r2
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	460b      	mov	r3, r1
 8009f80:	80fb      	strh	r3, [r7, #6]
 8009f82:	4613      	mov	r3, r2
 8009f84:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	68ba      	ldr	r2, [r7, #8]
 8009f90:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	88fa      	ldrh	r2, [r7, #6]
 8009f96:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	88ba      	ldrh	r2, [r7, #4]
 8009f9c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8009f9e:	8b3b      	ldrh	r3, [r7, #24]
 8009fa0:	b2da      	uxtb	r2, r3
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	7f3a      	ldrb	r2, [r7, #28]
 8009faa:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	73da      	strb	r2, [r3, #15]
}
 8009fb8:	bf00      	nop
 8009fba:	3714      	adds	r7, #20
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b08c      	sub	sp, #48	; 0x30
 8009fc8:	af02      	add	r7, sp, #8
 8009fca:	4603      	mov	r3, r0
 8009fcc:	71fb      	strb	r3, [r7, #7]
 8009fce:	460b      	mov	r3, r1
 8009fd0:	80bb      	strh	r3, [r7, #4]
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8009fd6:	79fb      	ldrb	r3, [r7, #7]
 8009fd8:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8009fda:	887b      	ldrh	r3, [r7, #2]
 8009fdc:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8009fe0:	d07f      	beq.n	800a0e2 <pbuf_alloc+0x11e>
 8009fe2:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8009fe6:	f300 80c8 	bgt.w	800a17a <pbuf_alloc+0x1b6>
 8009fea:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8009fee:	d010      	beq.n	800a012 <pbuf_alloc+0x4e>
 8009ff0:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8009ff4:	f300 80c1 	bgt.w	800a17a <pbuf_alloc+0x1b6>
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	d002      	beq.n	800a002 <pbuf_alloc+0x3e>
 8009ffc:	2b41      	cmp	r3, #65	; 0x41
 8009ffe:	f040 80bc 	bne.w	800a17a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800a002:	887a      	ldrh	r2, [r7, #2]
 800a004:	88bb      	ldrh	r3, [r7, #4]
 800a006:	4619      	mov	r1, r3
 800a008:	2000      	movs	r0, #0
 800a00a:	f000 f8d1 	bl	800a1b0 <pbuf_alloc_reference>
 800a00e:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800a010:	e0bd      	b.n	800a18e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800a012:	2300      	movs	r3, #0
 800a014:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800a016:	2300      	movs	r3, #0
 800a018:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800a01a:	88bb      	ldrh	r3, [r7, #4]
 800a01c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800a01e:	2008      	movs	r0, #8
 800a020:	f7ff fc56 	bl	80098d0 <memp_malloc>
 800a024:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d109      	bne.n	800a040 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800a02c:	f7ff ff94 	bl	8009f58 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800a030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a032:	2b00      	cmp	r3, #0
 800a034:	d002      	beq.n	800a03c <pbuf_alloc+0x78>
            pbuf_free(p);
 800a036:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a038:	f000 faa8 	bl	800a58c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800a03c:	2300      	movs	r3, #0
 800a03e:	e0a7      	b.n	800a190 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800a040:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a042:	3303      	adds	r3, #3
 800a044:	b29b      	uxth	r3, r3
 800a046:	f023 0303 	bic.w	r3, r3, #3
 800a04a:	b29b      	uxth	r3, r3
 800a04c:	f5c3 7373 	rsb	r3, r3, #972	; 0x3cc
 800a050:	b29b      	uxth	r3, r3
 800a052:	8b7a      	ldrh	r2, [r7, #26]
 800a054:	4293      	cmp	r3, r2
 800a056:	bf28      	it	cs
 800a058:	4613      	movcs	r3, r2
 800a05a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800a05c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a05e:	3310      	adds	r3, #16
 800a060:	693a      	ldr	r2, [r7, #16]
 800a062:	4413      	add	r3, r2
 800a064:	3303      	adds	r3, #3
 800a066:	f023 0303 	bic.w	r3, r3, #3
 800a06a:	4618      	mov	r0, r3
 800a06c:	89f9      	ldrh	r1, [r7, #14]
 800a06e:	8b7a      	ldrh	r2, [r7, #26]
 800a070:	2300      	movs	r3, #0
 800a072:	9301      	str	r3, [sp, #4]
 800a074:	887b      	ldrh	r3, [r7, #2]
 800a076:	9300      	str	r3, [sp, #0]
 800a078:	460b      	mov	r3, r1
 800a07a:	4601      	mov	r1, r0
 800a07c:	6938      	ldr	r0, [r7, #16]
 800a07e:	f7ff ff77 	bl	8009f70 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	f003 0303 	and.w	r3, r3, #3
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d006      	beq.n	800a09c <pbuf_alloc+0xd8>
 800a08e:	4b42      	ldr	r3, [pc, #264]	; (800a198 <pbuf_alloc+0x1d4>)
 800a090:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a094:	4941      	ldr	r1, [pc, #260]	; (800a19c <pbuf_alloc+0x1d8>)
 800a096:	4842      	ldr	r0, [pc, #264]	; (800a1a0 <pbuf_alloc+0x1dc>)
 800a098:	f009 fb6c 	bl	8013774 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800a09c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a09e:	3303      	adds	r3, #3
 800a0a0:	f023 0303 	bic.w	r3, r3, #3
 800a0a4:	f5b3 7f73 	cmp.w	r3, #972	; 0x3cc
 800a0a8:	d106      	bne.n	800a0b8 <pbuf_alloc+0xf4>
 800a0aa:	4b3b      	ldr	r3, [pc, #236]	; (800a198 <pbuf_alloc+0x1d4>)
 800a0ac:	f44f 7281 	mov.w	r2, #258	; 0x102
 800a0b0:	493c      	ldr	r1, [pc, #240]	; (800a1a4 <pbuf_alloc+0x1e0>)
 800a0b2:	483b      	ldr	r0, [pc, #236]	; (800a1a0 <pbuf_alloc+0x1dc>)
 800a0b4:	f009 fb5e 	bl	8013774 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800a0b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d102      	bne.n	800a0c4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	627b      	str	r3, [r7, #36]	; 0x24
 800a0c2:	e002      	b.n	800a0ca <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	693a      	ldr	r2, [r7, #16]
 800a0c8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800a0ce:	8b7a      	ldrh	r2, [r7, #26]
 800a0d0:	89fb      	ldrh	r3, [r7, #14]
 800a0d2:	1ad3      	subs	r3, r2, r3
 800a0d4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800a0da:	8b7b      	ldrh	r3, [r7, #26]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d19e      	bne.n	800a01e <pbuf_alloc+0x5a>
      break;
 800a0e0:	e055      	b.n	800a18e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800a0e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a0e4:	3303      	adds	r3, #3
 800a0e6:	b29b      	uxth	r3, r3
 800a0e8:	f023 0303 	bic.w	r3, r3, #3
 800a0ec:	b29a      	uxth	r2, r3
 800a0ee:	88bb      	ldrh	r3, [r7, #4]
 800a0f0:	3303      	adds	r3, #3
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	f023 0303 	bic.w	r3, r3, #3
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	4413      	add	r3, r2
 800a0fc:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800a0fe:	8b3b      	ldrh	r3, [r7, #24]
 800a100:	3310      	adds	r3, #16
 800a102:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800a104:	8b3a      	ldrh	r2, [r7, #24]
 800a106:	88bb      	ldrh	r3, [r7, #4]
 800a108:	3303      	adds	r3, #3
 800a10a:	f023 0303 	bic.w	r3, r3, #3
 800a10e:	429a      	cmp	r2, r3
 800a110:	d306      	bcc.n	800a120 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800a112:	8afa      	ldrh	r2, [r7, #22]
 800a114:	88bb      	ldrh	r3, [r7, #4]
 800a116:	3303      	adds	r3, #3
 800a118:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d201      	bcs.n	800a124 <pbuf_alloc+0x160>
        return NULL;
 800a120:	2300      	movs	r3, #0
 800a122:	e035      	b.n	800a190 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800a124:	8afb      	ldrh	r3, [r7, #22]
 800a126:	4618      	mov	r0, r3
 800a128:	f7ff fa60 	bl	80095ec <mem_malloc>
 800a12c:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800a12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a130:	2b00      	cmp	r3, #0
 800a132:	d101      	bne.n	800a138 <pbuf_alloc+0x174>
        return NULL;
 800a134:	2300      	movs	r3, #0
 800a136:	e02b      	b.n	800a190 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800a138:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a13a:	3310      	adds	r3, #16
 800a13c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a13e:	4413      	add	r3, r2
 800a140:	3303      	adds	r3, #3
 800a142:	f023 0303 	bic.w	r3, r3, #3
 800a146:	4618      	mov	r0, r3
 800a148:	88b9      	ldrh	r1, [r7, #4]
 800a14a:	88ba      	ldrh	r2, [r7, #4]
 800a14c:	2300      	movs	r3, #0
 800a14e:	9301      	str	r3, [sp, #4]
 800a150:	887b      	ldrh	r3, [r7, #2]
 800a152:	9300      	str	r3, [sp, #0]
 800a154:	460b      	mov	r3, r1
 800a156:	4601      	mov	r1, r0
 800a158:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a15a:	f7ff ff09 	bl	8009f70 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800a15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	f003 0303 	and.w	r3, r3, #3
 800a166:	2b00      	cmp	r3, #0
 800a168:	d010      	beq.n	800a18c <pbuf_alloc+0x1c8>
 800a16a:	4b0b      	ldr	r3, [pc, #44]	; (800a198 <pbuf_alloc+0x1d4>)
 800a16c:	f44f 7291 	mov.w	r2, #290	; 0x122
 800a170:	490d      	ldr	r1, [pc, #52]	; (800a1a8 <pbuf_alloc+0x1e4>)
 800a172:	480b      	ldr	r0, [pc, #44]	; (800a1a0 <pbuf_alloc+0x1dc>)
 800a174:	f009 fafe 	bl	8013774 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800a178:	e008      	b.n	800a18c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800a17a:	4b07      	ldr	r3, [pc, #28]	; (800a198 <pbuf_alloc+0x1d4>)
 800a17c:	f240 1227 	movw	r2, #295	; 0x127
 800a180:	490a      	ldr	r1, [pc, #40]	; (800a1ac <pbuf_alloc+0x1e8>)
 800a182:	4807      	ldr	r0, [pc, #28]	; (800a1a0 <pbuf_alloc+0x1dc>)
 800a184:	f009 faf6 	bl	8013774 <iprintf>
      return NULL;
 800a188:	2300      	movs	r3, #0
 800a18a:	e001      	b.n	800a190 <pbuf_alloc+0x1cc>
      break;
 800a18c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800a18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a190:	4618      	mov	r0, r3
 800a192:	3728      	adds	r7, #40	; 0x28
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}
 800a198:	08014f64 	.word	0x08014f64
 800a19c:	08014f94 	.word	0x08014f94
 800a1a0:	08014fc4 	.word	0x08014fc4
 800a1a4:	08014fec 	.word	0x08014fec
 800a1a8:	08015020 	.word	0x08015020
 800a1ac:	0801504c 	.word	0x0801504c

0800a1b0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b086      	sub	sp, #24
 800a1b4:	af02      	add	r7, sp, #8
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	807b      	strh	r3, [r7, #2]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800a1c0:	883b      	ldrh	r3, [r7, #0]
 800a1c2:	2b41      	cmp	r3, #65	; 0x41
 800a1c4:	d009      	beq.n	800a1da <pbuf_alloc_reference+0x2a>
 800a1c6:	883b      	ldrh	r3, [r7, #0]
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d006      	beq.n	800a1da <pbuf_alloc_reference+0x2a>
 800a1cc:	4b0f      	ldr	r3, [pc, #60]	; (800a20c <pbuf_alloc_reference+0x5c>)
 800a1ce:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800a1d2:	490f      	ldr	r1, [pc, #60]	; (800a210 <pbuf_alloc_reference+0x60>)
 800a1d4:	480f      	ldr	r0, [pc, #60]	; (800a214 <pbuf_alloc_reference+0x64>)
 800a1d6:	f009 facd 	bl	8013774 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800a1da:	2007      	movs	r0, #7
 800a1dc:	f7ff fb78 	bl	80098d0 <memp_malloc>
 800a1e0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d101      	bne.n	800a1ec <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	e00b      	b.n	800a204 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800a1ec:	8879      	ldrh	r1, [r7, #2]
 800a1ee:	887a      	ldrh	r2, [r7, #2]
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	9301      	str	r3, [sp, #4]
 800a1f4:	883b      	ldrh	r3, [r7, #0]
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	460b      	mov	r3, r1
 800a1fa:	6879      	ldr	r1, [r7, #4]
 800a1fc:	68f8      	ldr	r0, [r7, #12]
 800a1fe:	f7ff feb7 	bl	8009f70 <pbuf_init_alloced_pbuf>
  return p;
 800a202:	68fb      	ldr	r3, [r7, #12]
}
 800a204:	4618      	mov	r0, r3
 800a206:	3710      	adds	r7, #16
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}
 800a20c:	08014f64 	.word	0x08014f64
 800a210:	08015068 	.word	0x08015068
 800a214:	08014fc4 	.word	0x08014fc4

0800a218 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b088      	sub	sp, #32
 800a21c:	af02      	add	r7, sp, #8
 800a21e:	607b      	str	r3, [r7, #4]
 800a220:	4603      	mov	r3, r0
 800a222:	73fb      	strb	r3, [r7, #15]
 800a224:	460b      	mov	r3, r1
 800a226:	81bb      	strh	r3, [r7, #12]
 800a228:	4613      	mov	r3, r2
 800a22a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800a22c:	7bfb      	ldrb	r3, [r7, #15]
 800a22e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800a230:	8a7b      	ldrh	r3, [r7, #18]
 800a232:	3303      	adds	r3, #3
 800a234:	f023 0203 	bic.w	r2, r3, #3
 800a238:	89bb      	ldrh	r3, [r7, #12]
 800a23a:	441a      	add	r2, r3
 800a23c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a23e:	429a      	cmp	r2, r3
 800a240:	d901      	bls.n	800a246 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800a242:	2300      	movs	r3, #0
 800a244:	e018      	b.n	800a278 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800a246:	6a3b      	ldr	r3, [r7, #32]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d007      	beq.n	800a25c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800a24c:	8a7b      	ldrh	r3, [r7, #18]
 800a24e:	3303      	adds	r3, #3
 800a250:	f023 0303 	bic.w	r3, r3, #3
 800a254:	6a3a      	ldr	r2, [r7, #32]
 800a256:	4413      	add	r3, r2
 800a258:	617b      	str	r3, [r7, #20]
 800a25a:	e001      	b.n	800a260 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800a25c:	2300      	movs	r3, #0
 800a25e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	89b9      	ldrh	r1, [r7, #12]
 800a264:	89ba      	ldrh	r2, [r7, #12]
 800a266:	2302      	movs	r3, #2
 800a268:	9301      	str	r3, [sp, #4]
 800a26a:	897b      	ldrh	r3, [r7, #10]
 800a26c:	9300      	str	r3, [sp, #0]
 800a26e:	460b      	mov	r3, r1
 800a270:	6979      	ldr	r1, [r7, #20]
 800a272:	f7ff fe7d 	bl	8009f70 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800a276:	687b      	ldr	r3, [r7, #4]
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3718      	adds	r7, #24
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b084      	sub	sp, #16
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	460b      	mov	r3, r1
 800a28a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d106      	bne.n	800a2a0 <pbuf_realloc+0x20>
 800a292:	4b3a      	ldr	r3, [pc, #232]	; (800a37c <pbuf_realloc+0xfc>)
 800a294:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800a298:	4939      	ldr	r1, [pc, #228]	; (800a380 <pbuf_realloc+0x100>)
 800a29a:	483a      	ldr	r0, [pc, #232]	; (800a384 <pbuf_realloc+0x104>)
 800a29c:	f009 fa6a 	bl	8013774 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	891b      	ldrh	r3, [r3, #8]
 800a2a4:	887a      	ldrh	r2, [r7, #2]
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	d263      	bcs.n	800a372 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	891a      	ldrh	r2, [r3, #8]
 800a2ae:	887b      	ldrh	r3, [r7, #2]
 800a2b0:	1ad3      	subs	r3, r2, r3
 800a2b2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800a2b4:	887b      	ldrh	r3, [r7, #2]
 800a2b6:	817b      	strh	r3, [r7, #10]
  q = p;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800a2bc:	e018      	b.n	800a2f0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	895b      	ldrh	r3, [r3, #10]
 800a2c2:	897a      	ldrh	r2, [r7, #10]
 800a2c4:	1ad3      	subs	r3, r2, r3
 800a2c6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	891a      	ldrh	r2, [r3, #8]
 800a2cc:	893b      	ldrh	r3, [r7, #8]
 800a2ce:	1ad3      	subs	r3, r2, r3
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d106      	bne.n	800a2f0 <pbuf_realloc+0x70>
 800a2e2:	4b26      	ldr	r3, [pc, #152]	; (800a37c <pbuf_realloc+0xfc>)
 800a2e4:	f240 12af 	movw	r2, #431	; 0x1af
 800a2e8:	4927      	ldr	r1, [pc, #156]	; (800a388 <pbuf_realloc+0x108>)
 800a2ea:	4826      	ldr	r0, [pc, #152]	; (800a384 <pbuf_realloc+0x104>)
 800a2ec:	f009 fa42 	bl	8013774 <iprintf>
  while (rem_len > q->len) {
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	895b      	ldrh	r3, [r3, #10]
 800a2f4:	897a      	ldrh	r2, [r7, #10]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d8e1      	bhi.n	800a2be <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	7b1b      	ldrb	r3, [r3, #12]
 800a2fe:	f003 030f 	and.w	r3, r3, #15
 800a302:	2b00      	cmp	r3, #0
 800a304:	d121      	bne.n	800a34a <pbuf_realloc+0xca>
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	895b      	ldrh	r3, [r3, #10]
 800a30a:	897a      	ldrh	r2, [r7, #10]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d01c      	beq.n	800a34a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	7b5b      	ldrb	r3, [r3, #13]
 800a314:	f003 0302 	and.w	r3, r3, #2
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d116      	bne.n	800a34a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	685a      	ldr	r2, [r3, #4]
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	1ad3      	subs	r3, r2, r3
 800a324:	b29a      	uxth	r2, r3
 800a326:	897b      	ldrh	r3, [r7, #10]
 800a328:	4413      	add	r3, r2
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	4619      	mov	r1, r3
 800a32e:	68f8      	ldr	r0, [r7, #12]
 800a330:	f7ff f85a 	bl	80093e8 <mem_trim>
 800a334:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d106      	bne.n	800a34a <pbuf_realloc+0xca>
 800a33c:	4b0f      	ldr	r3, [pc, #60]	; (800a37c <pbuf_realloc+0xfc>)
 800a33e:	f240 12bd 	movw	r2, #445	; 0x1bd
 800a342:	4912      	ldr	r1, [pc, #72]	; (800a38c <pbuf_realloc+0x10c>)
 800a344:	480f      	ldr	r0, [pc, #60]	; (800a384 <pbuf_realloc+0x104>)
 800a346:	f009 fa15 	bl	8013774 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	897a      	ldrh	r2, [r7, #10]
 800a34e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	895a      	ldrh	r2, [r3, #10]
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d004      	beq.n	800a36a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4618      	mov	r0, r3
 800a366:	f000 f911 	bl	800a58c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2200      	movs	r2, #0
 800a36e:	601a      	str	r2, [r3, #0]
 800a370:	e000      	b.n	800a374 <pbuf_realloc+0xf4>
    return;
 800a372:	bf00      	nop

}
 800a374:	3710      	adds	r7, #16
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop
 800a37c:	08014f64 	.word	0x08014f64
 800a380:	0801507c 	.word	0x0801507c
 800a384:	08014fc4 	.word	0x08014fc4
 800a388:	08015094 	.word	0x08015094
 800a38c:	080150ac 	.word	0x080150ac

0800a390 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b086      	sub	sp, #24
 800a394:	af00      	add	r7, sp, #0
 800a396:	60f8      	str	r0, [r7, #12]
 800a398:	60b9      	str	r1, [r7, #8]
 800a39a:	4613      	mov	r3, r2
 800a39c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d106      	bne.n	800a3b2 <pbuf_add_header_impl+0x22>
 800a3a4:	4b2b      	ldr	r3, [pc, #172]	; (800a454 <pbuf_add_header_impl+0xc4>)
 800a3a6:	f240 12df 	movw	r2, #479	; 0x1df
 800a3aa:	492b      	ldr	r1, [pc, #172]	; (800a458 <pbuf_add_header_impl+0xc8>)
 800a3ac:	482b      	ldr	r0, [pc, #172]	; (800a45c <pbuf_add_header_impl+0xcc>)
 800a3ae:	f009 f9e1 	bl	8013774 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d003      	beq.n	800a3c0 <pbuf_add_header_impl+0x30>
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3be:	d301      	bcc.n	800a3c4 <pbuf_add_header_impl+0x34>
    return 1;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e043      	b.n	800a44c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d101      	bne.n	800a3ce <pbuf_add_header_impl+0x3e>
    return 0;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	e03e      	b.n	800a44c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	891a      	ldrh	r2, [r3, #8]
 800a3d6:	8a7b      	ldrh	r3, [r7, #18]
 800a3d8:	4413      	add	r3, r2
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	8a7a      	ldrh	r2, [r7, #18]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d901      	bls.n	800a3e6 <pbuf_add_header_impl+0x56>
    return 1;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e032      	b.n	800a44c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	7b1b      	ldrb	r3, [r3, #12]
 800a3ea:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800a3ec:	8a3b      	ldrh	r3, [r7, #16]
 800a3ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d00c      	beq.n	800a410 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	685a      	ldr	r2, [r3, #4]
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	425b      	negs	r3, r3
 800a3fe:	4413      	add	r3, r2
 800a400:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3310      	adds	r3, #16
 800a406:	697a      	ldr	r2, [r7, #20]
 800a408:	429a      	cmp	r2, r3
 800a40a:	d20d      	bcs.n	800a428 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800a40c:	2301      	movs	r3, #1
 800a40e:	e01d      	b.n	800a44c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800a410:	79fb      	ldrb	r3, [r7, #7]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d006      	beq.n	800a424 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	685a      	ldr	r2, [r3, #4]
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	425b      	negs	r3, r3
 800a41e:	4413      	add	r3, r2
 800a420:	617b      	str	r3, [r7, #20]
 800a422:	e001      	b.n	800a428 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800a424:	2301      	movs	r3, #1
 800a426:	e011      	b.n	800a44c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	697a      	ldr	r2, [r7, #20]
 800a42c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	895a      	ldrh	r2, [r3, #10]
 800a432:	8a7b      	ldrh	r3, [r7, #18]
 800a434:	4413      	add	r3, r2
 800a436:	b29a      	uxth	r2, r3
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	891a      	ldrh	r2, [r3, #8]
 800a440:	8a7b      	ldrh	r3, [r7, #18]
 800a442:	4413      	add	r3, r2
 800a444:	b29a      	uxth	r2, r3
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	811a      	strh	r2, [r3, #8]


  return 0;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3718      	adds	r7, #24
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	08014f64 	.word	0x08014f64
 800a458:	080150c8 	.word	0x080150c8
 800a45c:	08014fc4 	.word	0x08014fc4

0800a460 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800a46a:	2200      	movs	r2, #0
 800a46c:	6839      	ldr	r1, [r7, #0]
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f7ff ff8e 	bl	800a390 <pbuf_add_header_impl>
 800a474:	4603      	mov	r3, r0
}
 800a476:	4618      	mov	r0, r3
 800a478:	3708      	adds	r7, #8
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
	...

0800a480 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d106      	bne.n	800a49e <pbuf_remove_header+0x1e>
 800a490:	4b20      	ldr	r3, [pc, #128]	; (800a514 <pbuf_remove_header+0x94>)
 800a492:	f240 224b 	movw	r2, #587	; 0x24b
 800a496:	4920      	ldr	r1, [pc, #128]	; (800a518 <pbuf_remove_header+0x98>)
 800a498:	4820      	ldr	r0, [pc, #128]	; (800a51c <pbuf_remove_header+0x9c>)
 800a49a:	f009 f96b 	bl	8013774 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d003      	beq.n	800a4ac <pbuf_remove_header+0x2c>
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4aa:	d301      	bcc.n	800a4b0 <pbuf_remove_header+0x30>
    return 1;
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	e02c      	b.n	800a50a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d101      	bne.n	800a4ba <pbuf_remove_header+0x3a>
    return 0;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	e027      	b.n	800a50a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	895b      	ldrh	r3, [r3, #10]
 800a4c2:	89fa      	ldrh	r2, [r7, #14]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d908      	bls.n	800a4da <pbuf_remove_header+0x5a>
 800a4c8:	4b12      	ldr	r3, [pc, #72]	; (800a514 <pbuf_remove_header+0x94>)
 800a4ca:	f240 2255 	movw	r2, #597	; 0x255
 800a4ce:	4914      	ldr	r1, [pc, #80]	; (800a520 <pbuf_remove_header+0xa0>)
 800a4d0:	4812      	ldr	r0, [pc, #72]	; (800a51c <pbuf_remove_header+0x9c>)
 800a4d2:	f009 f94f 	bl	8013774 <iprintf>
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e017      	b.n	800a50a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	685a      	ldr	r2, [r3, #4]
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	441a      	add	r2, r3
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	895a      	ldrh	r2, [r3, #10]
 800a4f0:	89fb      	ldrh	r3, [r7, #14]
 800a4f2:	1ad3      	subs	r3, r2, r3
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	891a      	ldrh	r2, [r3, #8]
 800a4fe:	89fb      	ldrh	r3, [r7, #14]
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	b29a      	uxth	r2, r3
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800a508:	2300      	movs	r3, #0
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3710      	adds	r7, #16
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	08014f64 	.word	0x08014f64
 800a518:	080150c8 	.word	0x080150c8
 800a51c:	08014fc4 	.word	0x08014fc4
 800a520:	080150d4 	.word	0x080150d4

0800a524 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	460b      	mov	r3, r1
 800a52e:	807b      	strh	r3, [r7, #2]
 800a530:	4613      	mov	r3, r2
 800a532:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800a534:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	da08      	bge.n	800a54e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800a53c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a540:	425b      	negs	r3, r3
 800a542:	4619      	mov	r1, r3
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f7ff ff9b 	bl	800a480 <pbuf_remove_header>
 800a54a:	4603      	mov	r3, r0
 800a54c:	e007      	b.n	800a55e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800a54e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a552:	787a      	ldrb	r2, [r7, #1]
 800a554:	4619      	mov	r1, r3
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f7ff ff1a 	bl	800a390 <pbuf_add_header_impl>
 800a55c:	4603      	mov	r3, r0
  }
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3708      	adds	r7, #8
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}

0800a566 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800a566:	b580      	push	{r7, lr}
 800a568:	b082      	sub	sp, #8
 800a56a:	af00      	add	r7, sp, #0
 800a56c:	6078      	str	r0, [r7, #4]
 800a56e:	460b      	mov	r3, r1
 800a570:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800a572:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a576:	2201      	movs	r2, #1
 800a578:	4619      	mov	r1, r3
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f7ff ffd2 	bl	800a524 <pbuf_header_impl>
 800a580:	4603      	mov	r3, r0
}
 800a582:	4618      	mov	r0, r3
 800a584:	3708      	adds	r7, #8
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
	...

0800a58c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b086      	sub	sp, #24
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10b      	bne.n	800a5b2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d106      	bne.n	800a5ae <pbuf_free+0x22>
 800a5a0:	4b38      	ldr	r3, [pc, #224]	; (800a684 <pbuf_free+0xf8>)
 800a5a2:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800a5a6:	4938      	ldr	r1, [pc, #224]	; (800a688 <pbuf_free+0xfc>)
 800a5a8:	4838      	ldr	r0, [pc, #224]	; (800a68c <pbuf_free+0x100>)
 800a5aa:	f009 f8e3 	bl	8013774 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	e063      	b.n	800a67a <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800a5b6:	e05c      	b.n	800a672 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	7b9b      	ldrb	r3, [r3, #14]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d106      	bne.n	800a5ce <pbuf_free+0x42>
 800a5c0:	4b30      	ldr	r3, [pc, #192]	; (800a684 <pbuf_free+0xf8>)
 800a5c2:	f240 22f1 	movw	r2, #753	; 0x2f1
 800a5c6:	4932      	ldr	r1, [pc, #200]	; (800a690 <pbuf_free+0x104>)
 800a5c8:	4830      	ldr	r0, [pc, #192]	; (800a68c <pbuf_free+0x100>)
 800a5ca:	f009 f8d3 	bl	8013774 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	7b9b      	ldrb	r3, [r3, #14]
 800a5d2:	3b01      	subs	r3, #1
 800a5d4:	b2da      	uxtb	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	739a      	strb	r2, [r3, #14]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	7b9b      	ldrb	r3, [r3, #14]
 800a5de:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800a5e0:	7dbb      	ldrb	r3, [r7, #22]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d143      	bne.n	800a66e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	7b1b      	ldrb	r3, [r3, #12]
 800a5f0:	f003 030f 	and.w	r3, r3, #15
 800a5f4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	7b5b      	ldrb	r3, [r3, #13]
 800a5fa:	f003 0302 	and.w	r3, r3, #2
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d011      	beq.n	800a626 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d106      	bne.n	800a61c <pbuf_free+0x90>
 800a60e:	4b1d      	ldr	r3, [pc, #116]	; (800a684 <pbuf_free+0xf8>)
 800a610:	f240 22ff 	movw	r2, #767	; 0x2ff
 800a614:	491f      	ldr	r1, [pc, #124]	; (800a694 <pbuf_free+0x108>)
 800a616:	481d      	ldr	r0, [pc, #116]	; (800a68c <pbuf_free+0x100>)
 800a618:	f009 f8ac 	bl	8013774 <iprintf>
        pc->custom_free_function(p);
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	691b      	ldr	r3, [r3, #16]
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	4798      	blx	r3
 800a624:	e01d      	b.n	800a662 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800a626:	7bfb      	ldrb	r3, [r7, #15]
 800a628:	2b02      	cmp	r3, #2
 800a62a:	d104      	bne.n	800a636 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800a62c:	6879      	ldr	r1, [r7, #4]
 800a62e:	2008      	movs	r0, #8
 800a630:	f7ff f99a 	bl	8009968 <memp_free>
 800a634:	e015      	b.n	800a662 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800a636:	7bfb      	ldrb	r3, [r7, #15]
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d104      	bne.n	800a646 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800a63c:	6879      	ldr	r1, [r7, #4]
 800a63e:	2007      	movs	r0, #7
 800a640:	f7ff f992 	bl	8009968 <memp_free>
 800a644:	e00d      	b.n	800a662 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800a646:	7bfb      	ldrb	r3, [r7, #15]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d103      	bne.n	800a654 <pbuf_free+0xc8>
          mem_free(p);
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f7fe fe61 	bl	8009314 <mem_free>
 800a652:	e006      	b.n	800a662 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800a654:	4b0b      	ldr	r3, [pc, #44]	; (800a684 <pbuf_free+0xf8>)
 800a656:	f240 320f 	movw	r2, #783	; 0x30f
 800a65a:	490f      	ldr	r1, [pc, #60]	; (800a698 <pbuf_free+0x10c>)
 800a65c:	480b      	ldr	r0, [pc, #44]	; (800a68c <pbuf_free+0x100>)
 800a65e:	f009 f889 	bl	8013774 <iprintf>
        }
      }
      count++;
 800a662:	7dfb      	ldrb	r3, [r7, #23]
 800a664:	3301      	adds	r3, #1
 800a666:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	607b      	str	r3, [r7, #4]
 800a66c:	e001      	b.n	800a672 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800a66e:	2300      	movs	r3, #0
 800a670:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d19f      	bne.n	800a5b8 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800a678:	7dfb      	ldrb	r3, [r7, #23]
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3718      	adds	r7, #24
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
 800a682:	bf00      	nop
 800a684:	08014f64 	.word	0x08014f64
 800a688:	080150c8 	.word	0x080150c8
 800a68c:	08014fc4 	.word	0x08014fc4
 800a690:	080150f4 	.word	0x080150f4
 800a694:	0801510c 	.word	0x0801510c
 800a698:	08015130 	.word	0x08015130

0800a69c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b085      	sub	sp, #20
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800a6a8:	e005      	b.n	800a6b6 <pbuf_clen+0x1a>
    ++len;
 800a6aa:	89fb      	ldrh	r3, [r7, #14]
 800a6ac:	3301      	adds	r3, #1
 800a6ae:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1f6      	bne.n	800a6aa <pbuf_clen+0xe>
  }
  return len;
 800a6bc:	89fb      	ldrh	r3, [r7, #14]
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3714      	adds	r7, #20
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c8:	4770      	bx	lr
	...

0800a6cc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d010      	beq.n	800a6fc <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	7b9b      	ldrb	r3, [r3, #14]
 800a6de:	3301      	adds	r3, #1
 800a6e0:	b2da      	uxtb	r2, r3
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	7b9b      	ldrb	r3, [r3, #14]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d106      	bne.n	800a6fc <pbuf_ref+0x30>
 800a6ee:	4b05      	ldr	r3, [pc, #20]	; (800a704 <pbuf_ref+0x38>)
 800a6f0:	f240 3242 	movw	r2, #834	; 0x342
 800a6f4:	4904      	ldr	r1, [pc, #16]	; (800a708 <pbuf_ref+0x3c>)
 800a6f6:	4805      	ldr	r0, [pc, #20]	; (800a70c <pbuf_ref+0x40>)
 800a6f8:	f009 f83c 	bl	8013774 <iprintf>
  }
}
 800a6fc:	bf00      	nop
 800a6fe:	3708      	adds	r7, #8
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}
 800a704:	08014f64 	.word	0x08014f64
 800a708:	08015144 	.word	0x08015144
 800a70c:	08014fc4 	.word	0x08014fc4

0800a710 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d002      	beq.n	800a726 <pbuf_cat+0x16>
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d107      	bne.n	800a736 <pbuf_cat+0x26>
 800a726:	4b20      	ldr	r3, [pc, #128]	; (800a7a8 <pbuf_cat+0x98>)
 800a728:	f240 3259 	movw	r2, #857	; 0x359
 800a72c:	491f      	ldr	r1, [pc, #124]	; (800a7ac <pbuf_cat+0x9c>)
 800a72e:	4820      	ldr	r0, [pc, #128]	; (800a7b0 <pbuf_cat+0xa0>)
 800a730:	f009 f820 	bl	8013774 <iprintf>
 800a734:	e034      	b.n	800a7a0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	60fb      	str	r3, [r7, #12]
 800a73a:	e00a      	b.n	800a752 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	891a      	ldrh	r2, [r3, #8]
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	891b      	ldrh	r3, [r3, #8]
 800a744:	4413      	add	r3, r2
 800a746:	b29a      	uxth	r2, r3
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	60fb      	str	r3, [r7, #12]
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d1f0      	bne.n	800a73c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	891a      	ldrh	r2, [r3, #8]
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	895b      	ldrh	r3, [r3, #10]
 800a762:	429a      	cmp	r2, r3
 800a764:	d006      	beq.n	800a774 <pbuf_cat+0x64>
 800a766:	4b10      	ldr	r3, [pc, #64]	; (800a7a8 <pbuf_cat+0x98>)
 800a768:	f240 3262 	movw	r2, #866	; 0x362
 800a76c:	4911      	ldr	r1, [pc, #68]	; (800a7b4 <pbuf_cat+0xa4>)
 800a76e:	4810      	ldr	r0, [pc, #64]	; (800a7b0 <pbuf_cat+0xa0>)
 800a770:	f009 f800 	bl	8013774 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d006      	beq.n	800a78a <pbuf_cat+0x7a>
 800a77c:	4b0a      	ldr	r3, [pc, #40]	; (800a7a8 <pbuf_cat+0x98>)
 800a77e:	f240 3263 	movw	r2, #867	; 0x363
 800a782:	490d      	ldr	r1, [pc, #52]	; (800a7b8 <pbuf_cat+0xa8>)
 800a784:	480a      	ldr	r0, [pc, #40]	; (800a7b0 <pbuf_cat+0xa0>)
 800a786:	f008 fff5 	bl	8013774 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	891a      	ldrh	r2, [r3, #8]
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	891b      	ldrh	r3, [r3, #8]
 800a792:	4413      	add	r3, r2
 800a794:	b29a      	uxth	r2, r3
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	683a      	ldr	r2, [r7, #0]
 800a79e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800a7a0:	3710      	adds	r7, #16
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	08014f64 	.word	0x08014f64
 800a7ac:	08015158 	.word	0x08015158
 800a7b0:	08014fc4 	.word	0x08014fc4
 800a7b4:	08015190 	.word	0x08015190
 800a7b8:	080151c0 	.word	0x080151c0

0800a7bc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b086      	sub	sp, #24
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	617b      	str	r3, [r7, #20]
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d008      	beq.n	800a7e6 <pbuf_copy+0x2a>
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d005      	beq.n	800a7e6 <pbuf_copy+0x2a>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	891a      	ldrh	r2, [r3, #8]
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	891b      	ldrh	r3, [r3, #8]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d209      	bcs.n	800a7fa <pbuf_copy+0x3e>
 800a7e6:	4b57      	ldr	r3, [pc, #348]	; (800a944 <pbuf_copy+0x188>)
 800a7e8:	f240 32c9 	movw	r2, #969	; 0x3c9
 800a7ec:	4956      	ldr	r1, [pc, #344]	; (800a948 <pbuf_copy+0x18c>)
 800a7ee:	4857      	ldr	r0, [pc, #348]	; (800a94c <pbuf_copy+0x190>)
 800a7f0:	f008 ffc0 	bl	8013774 <iprintf>
 800a7f4:	f06f 030f 	mvn.w	r3, #15
 800a7f8:	e09f      	b.n	800a93a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	895b      	ldrh	r3, [r3, #10]
 800a7fe:	461a      	mov	r2, r3
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	1ad2      	subs	r2, r2, r3
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	895b      	ldrh	r3, [r3, #10]
 800a808:	4619      	mov	r1, r3
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	1acb      	subs	r3, r1, r3
 800a80e:	429a      	cmp	r2, r3
 800a810:	d306      	bcc.n	800a820 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	895b      	ldrh	r3, [r3, #10]
 800a816:	461a      	mov	r2, r3
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	1ad3      	subs	r3, r2, r3
 800a81c:	60fb      	str	r3, [r7, #12]
 800a81e:	e005      	b.n	800a82c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	895b      	ldrh	r3, [r3, #10]
 800a824:	461a      	mov	r2, r3
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	1ad3      	subs	r3, r2, r3
 800a82a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	685a      	ldr	r2, [r3, #4]
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	18d0      	adds	r0, r2, r3
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	685a      	ldr	r2, [r3, #4]
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	4413      	add	r3, r2
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	4619      	mov	r1, r3
 800a840:	f008 ff82 	bl	8013748 <memcpy>
    offset_to += len;
 800a844:	697a      	ldr	r2, [r7, #20]
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	4413      	add	r3, r2
 800a84a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800a84c:	693a      	ldr	r2, [r7, #16]
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	4413      	add	r3, r2
 800a852:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	895b      	ldrh	r3, [r3, #10]
 800a858:	461a      	mov	r2, r3
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d906      	bls.n	800a86e <pbuf_copy+0xb2>
 800a860:	4b38      	ldr	r3, [pc, #224]	; (800a944 <pbuf_copy+0x188>)
 800a862:	f240 32d9 	movw	r2, #985	; 0x3d9
 800a866:	493a      	ldr	r1, [pc, #232]	; (800a950 <pbuf_copy+0x194>)
 800a868:	4838      	ldr	r0, [pc, #224]	; (800a94c <pbuf_copy+0x190>)
 800a86a:	f008 ff83 	bl	8013774 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	895b      	ldrh	r3, [r3, #10]
 800a872:	461a      	mov	r2, r3
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	4293      	cmp	r3, r2
 800a878:	d906      	bls.n	800a888 <pbuf_copy+0xcc>
 800a87a:	4b32      	ldr	r3, [pc, #200]	; (800a944 <pbuf_copy+0x188>)
 800a87c:	f240 32da 	movw	r2, #986	; 0x3da
 800a880:	4934      	ldr	r1, [pc, #208]	; (800a954 <pbuf_copy+0x198>)
 800a882:	4832      	ldr	r0, [pc, #200]	; (800a94c <pbuf_copy+0x190>)
 800a884:	f008 ff76 	bl	8013774 <iprintf>
    if (offset_from >= p_from->len) {
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	895b      	ldrh	r3, [r3, #10]
 800a88c:	461a      	mov	r2, r3
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	4293      	cmp	r3, r2
 800a892:	d304      	bcc.n	800a89e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800a894:	2300      	movs	r3, #0
 800a896:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	895b      	ldrh	r3, [r3, #10]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d114      	bne.n	800a8d4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d10c      	bne.n	800a8d4 <pbuf_copy+0x118>
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d009      	beq.n	800a8d4 <pbuf_copy+0x118>
 800a8c0:	4b20      	ldr	r3, [pc, #128]	; (800a944 <pbuf_copy+0x188>)
 800a8c2:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800a8c6:	4924      	ldr	r1, [pc, #144]	; (800a958 <pbuf_copy+0x19c>)
 800a8c8:	4820      	ldr	r0, [pc, #128]	; (800a94c <pbuf_copy+0x190>)
 800a8ca:	f008 ff53 	bl	8013774 <iprintf>
 800a8ce:	f06f 030f 	mvn.w	r3, #15
 800a8d2:	e032      	b.n	800a93a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d013      	beq.n	800a902 <pbuf_copy+0x146>
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	895a      	ldrh	r2, [r3, #10]
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	891b      	ldrh	r3, [r3, #8]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d10d      	bne.n	800a902 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d009      	beq.n	800a902 <pbuf_copy+0x146>
 800a8ee:	4b15      	ldr	r3, [pc, #84]	; (800a944 <pbuf_copy+0x188>)
 800a8f0:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800a8f4:	4919      	ldr	r1, [pc, #100]	; (800a95c <pbuf_copy+0x1a0>)
 800a8f6:	4815      	ldr	r0, [pc, #84]	; (800a94c <pbuf_copy+0x190>)
 800a8f8:	f008 ff3c 	bl	8013774 <iprintf>
 800a8fc:	f06f 0305 	mvn.w	r3, #5
 800a900:	e01b      	b.n	800a93a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d013      	beq.n	800a930 <pbuf_copy+0x174>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	895a      	ldrh	r2, [r3, #10]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	891b      	ldrh	r3, [r3, #8]
 800a910:	429a      	cmp	r2, r3
 800a912:	d10d      	bne.n	800a930 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d009      	beq.n	800a930 <pbuf_copy+0x174>
 800a91c:	4b09      	ldr	r3, [pc, #36]	; (800a944 <pbuf_copy+0x188>)
 800a91e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800a922:	490e      	ldr	r1, [pc, #56]	; (800a95c <pbuf_copy+0x1a0>)
 800a924:	4809      	ldr	r0, [pc, #36]	; (800a94c <pbuf_copy+0x190>)
 800a926:	f008 ff25 	bl	8013774 <iprintf>
 800a92a:	f06f 0305 	mvn.w	r3, #5
 800a92e:	e004      	b.n	800a93a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	f47f af61 	bne.w	800a7fa <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800a938:	2300      	movs	r3, #0
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3718      	adds	r7, #24
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	08014f64 	.word	0x08014f64
 800a948:	0801520c 	.word	0x0801520c
 800a94c:	08014fc4 	.word	0x08014fc4
 800a950:	0801523c 	.word	0x0801523c
 800a954:	08015254 	.word	0x08015254
 800a958:	08015270 	.word	0x08015270
 800a95c:	08015280 	.word	0x08015280

0800a960 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b088      	sub	sp, #32
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	4611      	mov	r1, r2
 800a96c:	461a      	mov	r2, r3
 800a96e:	460b      	mov	r3, r1
 800a970:	80fb      	strh	r3, [r7, #6]
 800a972:	4613      	mov	r3, r2
 800a974:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800a976:	2300      	movs	r3, #0
 800a978:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800a97a:	2300      	movs	r3, #0
 800a97c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d108      	bne.n	800a996 <pbuf_copy_partial+0x36>
 800a984:	4b2b      	ldr	r3, [pc, #172]	; (800aa34 <pbuf_copy_partial+0xd4>)
 800a986:	f240 420a 	movw	r2, #1034	; 0x40a
 800a98a:	492b      	ldr	r1, [pc, #172]	; (800aa38 <pbuf_copy_partial+0xd8>)
 800a98c:	482b      	ldr	r0, [pc, #172]	; (800aa3c <pbuf_copy_partial+0xdc>)
 800a98e:	f008 fef1 	bl	8013774 <iprintf>
 800a992:	2300      	movs	r3, #0
 800a994:	e04a      	b.n	800aa2c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d108      	bne.n	800a9ae <pbuf_copy_partial+0x4e>
 800a99c:	4b25      	ldr	r3, [pc, #148]	; (800aa34 <pbuf_copy_partial+0xd4>)
 800a99e:	f240 420b 	movw	r2, #1035	; 0x40b
 800a9a2:	4927      	ldr	r1, [pc, #156]	; (800aa40 <pbuf_copy_partial+0xe0>)
 800a9a4:	4825      	ldr	r0, [pc, #148]	; (800aa3c <pbuf_copy_partial+0xdc>)
 800a9a6:	f008 fee5 	bl	8013774 <iprintf>
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	e03e      	b.n	800aa2c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	61fb      	str	r3, [r7, #28]
 800a9b2:	e034      	b.n	800aa1e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800a9b4:	88bb      	ldrh	r3, [r7, #4]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d00a      	beq.n	800a9d0 <pbuf_copy_partial+0x70>
 800a9ba:	69fb      	ldr	r3, [r7, #28]
 800a9bc:	895b      	ldrh	r3, [r3, #10]
 800a9be:	88ba      	ldrh	r2, [r7, #4]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d305      	bcc.n	800a9d0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800a9c4:	69fb      	ldr	r3, [r7, #28]
 800a9c6:	895b      	ldrh	r3, [r3, #10]
 800a9c8:	88ba      	ldrh	r2, [r7, #4]
 800a9ca:	1ad3      	subs	r3, r2, r3
 800a9cc:	80bb      	strh	r3, [r7, #4]
 800a9ce:	e023      	b.n	800aa18 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	895a      	ldrh	r2, [r3, #10]
 800a9d4:	88bb      	ldrh	r3, [r7, #4]
 800a9d6:	1ad3      	subs	r3, r2, r3
 800a9d8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800a9da:	8b3a      	ldrh	r2, [r7, #24]
 800a9dc:	88fb      	ldrh	r3, [r7, #6]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d901      	bls.n	800a9e6 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800a9e2:	88fb      	ldrh	r3, [r7, #6]
 800a9e4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800a9e6:	8b7b      	ldrh	r3, [r7, #26]
 800a9e8:	68ba      	ldr	r2, [r7, #8]
 800a9ea:	18d0      	adds	r0, r2, r3
 800a9ec:	69fb      	ldr	r3, [r7, #28]
 800a9ee:	685a      	ldr	r2, [r3, #4]
 800a9f0:	88bb      	ldrh	r3, [r7, #4]
 800a9f2:	4413      	add	r3, r2
 800a9f4:	8b3a      	ldrh	r2, [r7, #24]
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	f008 fea6 	bl	8013748 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800a9fc:	8afa      	ldrh	r2, [r7, #22]
 800a9fe:	8b3b      	ldrh	r3, [r7, #24]
 800aa00:	4413      	add	r3, r2
 800aa02:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800aa04:	8b7a      	ldrh	r2, [r7, #26]
 800aa06:	8b3b      	ldrh	r3, [r7, #24]
 800aa08:	4413      	add	r3, r2
 800aa0a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800aa0c:	88fa      	ldrh	r2, [r7, #6]
 800aa0e:	8b3b      	ldrh	r3, [r7, #24]
 800aa10:	1ad3      	subs	r3, r2, r3
 800aa12:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800aa14:	2300      	movs	r3, #0
 800aa16:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	61fb      	str	r3, [r7, #28]
 800aa1e:	88fb      	ldrh	r3, [r7, #6]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d002      	beq.n	800aa2a <pbuf_copy_partial+0xca>
 800aa24:	69fb      	ldr	r3, [r7, #28]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d1c4      	bne.n	800a9b4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800aa2a:	8afb      	ldrh	r3, [r7, #22]
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3720      	adds	r7, #32
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	08014f64 	.word	0x08014f64
 800aa38:	080152ac 	.word	0x080152ac
 800aa3c:	08014fc4 	.word	0x08014fc4
 800aa40:	080152cc 	.word	0x080152cc

0800aa44 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b088      	sub	sp, #32
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	60b9      	str	r1, [r7, #8]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800aa52:	88fb      	ldrh	r3, [r7, #6]
 800aa54:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d109      	bne.n	800aa74 <pbuf_take+0x30>
 800aa60:	4b3a      	ldr	r3, [pc, #232]	; (800ab4c <pbuf_take+0x108>)
 800aa62:	f240 42b3 	movw	r2, #1203	; 0x4b3
 800aa66:	493a      	ldr	r1, [pc, #232]	; (800ab50 <pbuf_take+0x10c>)
 800aa68:	483a      	ldr	r0, [pc, #232]	; (800ab54 <pbuf_take+0x110>)
 800aa6a:	f008 fe83 	bl	8013774 <iprintf>
 800aa6e:	f06f 030f 	mvn.w	r3, #15
 800aa72:	e067      	b.n	800ab44 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d109      	bne.n	800aa8e <pbuf_take+0x4a>
 800aa7a:	4b34      	ldr	r3, [pc, #208]	; (800ab4c <pbuf_take+0x108>)
 800aa7c:	f240 42b4 	movw	r2, #1204	; 0x4b4
 800aa80:	4935      	ldr	r1, [pc, #212]	; (800ab58 <pbuf_take+0x114>)
 800aa82:	4834      	ldr	r0, [pc, #208]	; (800ab54 <pbuf_take+0x110>)
 800aa84:	f008 fe76 	bl	8013774 <iprintf>
 800aa88:	f06f 030f 	mvn.w	r3, #15
 800aa8c:	e05a      	b.n	800ab44 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	891b      	ldrh	r3, [r3, #8]
 800aa92:	88fa      	ldrh	r2, [r7, #6]
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d909      	bls.n	800aaac <pbuf_take+0x68>
 800aa98:	4b2c      	ldr	r3, [pc, #176]	; (800ab4c <pbuf_take+0x108>)
 800aa9a:	f240 42b5 	movw	r2, #1205	; 0x4b5
 800aa9e:	492f      	ldr	r1, [pc, #188]	; (800ab5c <pbuf_take+0x118>)
 800aaa0:	482c      	ldr	r0, [pc, #176]	; (800ab54 <pbuf_take+0x110>)
 800aaa2:	f008 fe67 	bl	8013774 <iprintf>
 800aaa6:	f04f 33ff 	mov.w	r3, #4294967295
 800aaaa:	e04b      	b.n	800ab44 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d007      	beq.n	800aac2 <pbuf_take+0x7e>
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d004      	beq.n	800aac2 <pbuf_take+0x7e>
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	891b      	ldrh	r3, [r3, #8]
 800aabc:	88fa      	ldrh	r2, [r7, #6]
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d902      	bls.n	800aac8 <pbuf_take+0x84>
    return ERR_ARG;
 800aac2:	f06f 030f 	mvn.w	r3, #15
 800aac6:	e03d      	b.n	800ab44 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	61fb      	str	r3, [r7, #28]
 800aacc:	e028      	b.n	800ab20 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800aace:	69fb      	ldr	r3, [r7, #28]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d106      	bne.n	800aae2 <pbuf_take+0x9e>
 800aad4:	4b1d      	ldr	r3, [pc, #116]	; (800ab4c <pbuf_take+0x108>)
 800aad6:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800aada:	4921      	ldr	r1, [pc, #132]	; (800ab60 <pbuf_take+0x11c>)
 800aadc:	481d      	ldr	r0, [pc, #116]	; (800ab54 <pbuf_take+0x110>)
 800aade:	f008 fe49 	bl	8013774 <iprintf>
    buf_copy_len = total_copy_len;
 800aae2:	697b      	ldr	r3, [r7, #20]
 800aae4:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	895b      	ldrh	r3, [r3, #10]
 800aaea:	461a      	mov	r2, r3
 800aaec:	69bb      	ldr	r3, [r7, #24]
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d902      	bls.n	800aaf8 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800aaf2:	69fb      	ldr	r3, [r7, #28]
 800aaf4:	895b      	ldrh	r3, [r3, #10]
 800aaf6:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	6858      	ldr	r0, [r3, #4]
 800aafc:	68ba      	ldr	r2, [r7, #8]
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	4413      	add	r3, r2
 800ab02:	69ba      	ldr	r2, [r7, #24]
 800ab04:	4619      	mov	r1, r3
 800ab06:	f008 fe1f 	bl	8013748 <memcpy>
    total_copy_len -= buf_copy_len;
 800ab0a:	697a      	ldr	r2, [r7, #20]
 800ab0c:	69bb      	ldr	r3, [r7, #24]
 800ab0e:	1ad3      	subs	r3, r2, r3
 800ab10:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800ab12:	693a      	ldr	r2, [r7, #16]
 800ab14:	69bb      	ldr	r3, [r7, #24]
 800ab16:	4413      	add	r3, r2
 800ab18:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	61fb      	str	r3, [r7, #28]
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d1d3      	bne.n	800aace <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d103      	bne.n	800ab34 <pbuf_take+0xf0>
 800ab2c:	88fb      	ldrh	r3, [r7, #6]
 800ab2e:	693a      	ldr	r2, [r7, #16]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d006      	beq.n	800ab42 <pbuf_take+0xfe>
 800ab34:	4b05      	ldr	r3, [pc, #20]	; (800ab4c <pbuf_take+0x108>)
 800ab36:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 800ab3a:	490a      	ldr	r1, [pc, #40]	; (800ab64 <pbuf_take+0x120>)
 800ab3c:	4805      	ldr	r0, [pc, #20]	; (800ab54 <pbuf_take+0x110>)
 800ab3e:	f008 fe19 	bl	8013774 <iprintf>
  return ERR_OK;
 800ab42:	2300      	movs	r3, #0
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3720      	adds	r7, #32
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	08014f64 	.word	0x08014f64
 800ab50:	0801533c 	.word	0x0801533c
 800ab54:	08014fc4 	.word	0x08014fc4
 800ab58:	08015354 	.word	0x08015354
 800ab5c:	08015370 	.word	0x08015370
 800ab60:	08015390 	.word	0x08015390
 800ab64:	080153a8 	.word	0x080153a8

0800ab68 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	4603      	mov	r3, r0
 800ab70:	603a      	str	r2, [r7, #0]
 800ab72:	71fb      	strb	r3, [r7, #7]
 800ab74:	460b      	mov	r3, r1
 800ab76:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	8919      	ldrh	r1, [r3, #8]
 800ab7c:	88ba      	ldrh	r2, [r7, #4]
 800ab7e:	79fb      	ldrb	r3, [r7, #7]
 800ab80:	4618      	mov	r0, r3
 800ab82:	f7ff fa1f 	bl	8009fc4 <pbuf_alloc>
 800ab86:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d101      	bne.n	800ab92 <pbuf_clone+0x2a>
    return NULL;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	e011      	b.n	800abb6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800ab92:	6839      	ldr	r1, [r7, #0]
 800ab94:	68f8      	ldr	r0, [r7, #12]
 800ab96:	f7ff fe11 	bl	800a7bc <pbuf_copy>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ab9e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d006      	beq.n	800abb4 <pbuf_clone+0x4c>
 800aba6:	4b06      	ldr	r3, [pc, #24]	; (800abc0 <pbuf_clone+0x58>)
 800aba8:	f240 5224 	movw	r2, #1316	; 0x524
 800abac:	4905      	ldr	r1, [pc, #20]	; (800abc4 <pbuf_clone+0x5c>)
 800abae:	4806      	ldr	r0, [pc, #24]	; (800abc8 <pbuf_clone+0x60>)
 800abb0:	f008 fde0 	bl	8013774 <iprintf>
  return q;
 800abb4:	68fb      	ldr	r3, [r7, #12]
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3710      	adds	r7, #16
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	08014f64 	.word	0x08014f64
 800abc4:	080153d8 	.word	0x080153d8
 800abc8:	08014fc4 	.word	0x08014fc4

0800abcc <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800abd0:	f008 fe5e 	bl	8013890 <rand>
 800abd4:	4603      	mov	r3, r0
 800abd6:	b29b      	uxth	r3, r3
 800abd8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800abdc:	b29b      	uxth	r3, r3
 800abde:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800abe2:	b29a      	uxth	r2, r3
 800abe4:	4b01      	ldr	r3, [pc, #4]	; (800abec <tcp_init+0x20>)
 800abe6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800abe8:	bf00      	nop
 800abea:	bd80      	pop	{r7, pc}
 800abec:	20000086 	.word	0x20000086

0800abf0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	7d1b      	ldrb	r3, [r3, #20]
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d105      	bne.n	800ac0c <tcp_free+0x1c>
 800ac00:	4b06      	ldr	r3, [pc, #24]	; (800ac1c <tcp_free+0x2c>)
 800ac02:	22d4      	movs	r2, #212	; 0xd4
 800ac04:	4906      	ldr	r1, [pc, #24]	; (800ac20 <tcp_free+0x30>)
 800ac06:	4807      	ldr	r0, [pc, #28]	; (800ac24 <tcp_free+0x34>)
 800ac08:	f008 fdb4 	bl	8013774 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800ac0c:	6879      	ldr	r1, [r7, #4]
 800ac0e:	2001      	movs	r0, #1
 800ac10:	f7fe feaa 	bl	8009968 <memp_free>
}
 800ac14:	bf00      	nop
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	08015464 	.word	0x08015464
 800ac20:	08015494 	.word	0x08015494
 800ac24:	080154a8 	.word	0x080154a8

0800ac28 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	7d1b      	ldrb	r3, [r3, #20]
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d105      	bne.n	800ac44 <tcp_free_listen+0x1c>
 800ac38:	4b06      	ldr	r3, [pc, #24]	; (800ac54 <tcp_free_listen+0x2c>)
 800ac3a:	22df      	movs	r2, #223	; 0xdf
 800ac3c:	4906      	ldr	r1, [pc, #24]	; (800ac58 <tcp_free_listen+0x30>)
 800ac3e:	4807      	ldr	r0, [pc, #28]	; (800ac5c <tcp_free_listen+0x34>)
 800ac40:	f008 fd98 	bl	8013774 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800ac44:	6879      	ldr	r1, [r7, #4]
 800ac46:	2002      	movs	r0, #2
 800ac48:	f7fe fe8e 	bl	8009968 <memp_free>
}
 800ac4c:	bf00      	nop
 800ac4e:	3708      	adds	r7, #8
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}
 800ac54:	08015464 	.word	0x08015464
 800ac58:	080154d0 	.word	0x080154d0
 800ac5c:	080154a8 	.word	0x080154a8

0800ac60 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800ac64:	f001 f802 	bl	800bc6c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800ac68:	4b07      	ldr	r3, [pc, #28]	; (800ac88 <tcp_tmr+0x28>)
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	b2da      	uxtb	r2, r3
 800ac70:	4b05      	ldr	r3, [pc, #20]	; (800ac88 <tcp_tmr+0x28>)
 800ac72:	701a      	strb	r2, [r3, #0]
 800ac74:	4b04      	ldr	r3, [pc, #16]	; (800ac88 <tcp_tmr+0x28>)
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	f003 0301 	and.w	r3, r3, #1
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d001      	beq.n	800ac84 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800ac80:	f000 fcb4 	bl	800b5ec <tcp_slowtmr>
  }
}
 800ac84:	bf00      	nop
 800ac86:	bd80      	pop	{r7, pc}
 800ac88:	20000919 	.word	0x20000919

0800ac8c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d105      	bne.n	800aca8 <tcp_remove_listener+0x1c>
 800ac9c:	4b0d      	ldr	r3, [pc, #52]	; (800acd4 <tcp_remove_listener+0x48>)
 800ac9e:	22ff      	movs	r2, #255	; 0xff
 800aca0:	490d      	ldr	r1, [pc, #52]	; (800acd8 <tcp_remove_listener+0x4c>)
 800aca2:	480e      	ldr	r0, [pc, #56]	; (800acdc <tcp_remove_listener+0x50>)
 800aca4:	f008 fd66 	bl	8013774 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	60fb      	str	r3, [r7, #12]
 800acac:	e00a      	b.n	800acc4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acb2:	683a      	ldr	r2, [r7, #0]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d102      	bne.n	800acbe <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2200      	movs	r2, #0
 800acbc:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	68db      	ldr	r3, [r3, #12]
 800acc2:	60fb      	str	r3, [r7, #12]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d1f1      	bne.n	800acae <tcp_remove_listener+0x22>
    }
  }
}
 800acca:	bf00      	nop
 800accc:	bf00      	nop
 800acce:	3710      	adds	r7, #16
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	08015464 	.word	0x08015464
 800acd8:	080154ec 	.word	0x080154ec
 800acdc:	080154a8 	.word	0x080154a8

0800ace0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b084      	sub	sp, #16
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d106      	bne.n	800acfc <tcp_listen_closed+0x1c>
 800acee:	4b14      	ldr	r3, [pc, #80]	; (800ad40 <tcp_listen_closed+0x60>)
 800acf0:	f240 1211 	movw	r2, #273	; 0x111
 800acf4:	4913      	ldr	r1, [pc, #76]	; (800ad44 <tcp_listen_closed+0x64>)
 800acf6:	4814      	ldr	r0, [pc, #80]	; (800ad48 <tcp_listen_closed+0x68>)
 800acf8:	f008 fd3c 	bl	8013774 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	7d1b      	ldrb	r3, [r3, #20]
 800ad00:	2b01      	cmp	r3, #1
 800ad02:	d006      	beq.n	800ad12 <tcp_listen_closed+0x32>
 800ad04:	4b0e      	ldr	r3, [pc, #56]	; (800ad40 <tcp_listen_closed+0x60>)
 800ad06:	f44f 7289 	mov.w	r2, #274	; 0x112
 800ad0a:	4910      	ldr	r1, [pc, #64]	; (800ad4c <tcp_listen_closed+0x6c>)
 800ad0c:	480e      	ldr	r0, [pc, #56]	; (800ad48 <tcp_listen_closed+0x68>)
 800ad0e:	f008 fd31 	bl	8013774 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ad12:	2301      	movs	r3, #1
 800ad14:	60fb      	str	r3, [r7, #12]
 800ad16:	e00b      	b.n	800ad30 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800ad18:	4a0d      	ldr	r2, [pc, #52]	; (800ad50 <tcp_listen_closed+0x70>)
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	6879      	ldr	r1, [r7, #4]
 800ad24:	4618      	mov	r0, r3
 800ad26:	f7ff ffb1 	bl	800ac8c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	60fb      	str	r3, [r7, #12]
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2b03      	cmp	r3, #3
 800ad34:	d9f0      	bls.n	800ad18 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800ad36:	bf00      	nop
 800ad38:	bf00      	nop
 800ad3a:	3710      	adds	r7, #16
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}
 800ad40:	08015464 	.word	0x08015464
 800ad44:	08015514 	.word	0x08015514
 800ad48:	080154a8 	.word	0x080154a8
 800ad4c:	08015520 	.word	0x08015520
 800ad50:	0808de04 	.word	0x0808de04

0800ad54 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800ad54:	b5b0      	push	{r4, r5, r7, lr}
 800ad56:	b088      	sub	sp, #32
 800ad58:	af04      	add	r7, sp, #16
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d106      	bne.n	800ad74 <tcp_close_shutdown+0x20>
 800ad66:	4b63      	ldr	r3, [pc, #396]	; (800aef4 <tcp_close_shutdown+0x1a0>)
 800ad68:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800ad6c:	4962      	ldr	r1, [pc, #392]	; (800aef8 <tcp_close_shutdown+0x1a4>)
 800ad6e:	4863      	ldr	r0, [pc, #396]	; (800aefc <tcp_close_shutdown+0x1a8>)
 800ad70:	f008 fd00 	bl	8013774 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800ad74:	78fb      	ldrb	r3, [r7, #3]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d067      	beq.n	800ae4a <tcp_close_shutdown+0xf6>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	7d1b      	ldrb	r3, [r3, #20]
 800ad7e:	2b04      	cmp	r3, #4
 800ad80:	d003      	beq.n	800ad8a <tcp_close_shutdown+0x36>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	7d1b      	ldrb	r3, [r3, #20]
 800ad86:	2b07      	cmp	r3, #7
 800ad88:	d15f      	bne.n	800ae4a <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d105      	bne.n	800ad9e <tcp_close_shutdown+0x4a>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ad96:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d055      	beq.n	800ae4a <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	8b5b      	ldrh	r3, [r3, #26]
 800ada2:	f003 0310 	and.w	r3, r3, #16
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d106      	bne.n	800adb8 <tcp_close_shutdown+0x64>
 800adaa:	4b52      	ldr	r3, [pc, #328]	; (800aef4 <tcp_close_shutdown+0x1a0>)
 800adac:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800adb0:	4953      	ldr	r1, [pc, #332]	; (800af00 <tcp_close_shutdown+0x1ac>)
 800adb2:	4852      	ldr	r0, [pc, #328]	; (800aefc <tcp_close_shutdown+0x1a8>)
 800adb4:	f008 fcde 	bl	8013774 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800adc0:	687d      	ldr	r5, [r7, #4]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	3304      	adds	r3, #4
 800adc6:	687a      	ldr	r2, [r7, #4]
 800adc8:	8ad2      	ldrh	r2, [r2, #22]
 800adca:	6879      	ldr	r1, [r7, #4]
 800adcc:	8b09      	ldrh	r1, [r1, #24]
 800adce:	9102      	str	r1, [sp, #8]
 800add0:	9201      	str	r2, [sp, #4]
 800add2:	9300      	str	r3, [sp, #0]
 800add4:	462b      	mov	r3, r5
 800add6:	4622      	mov	r2, r4
 800add8:	4601      	mov	r1, r0
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f005 fcfc 	bl	80107d8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f001 fad7 	bl	800c394 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800ade6:	4b47      	ldr	r3, [pc, #284]	; (800af04 <tcp_close_shutdown+0x1b0>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	687a      	ldr	r2, [r7, #4]
 800adec:	429a      	cmp	r2, r3
 800adee:	d105      	bne.n	800adfc <tcp_close_shutdown+0xa8>
 800adf0:	4b44      	ldr	r3, [pc, #272]	; (800af04 <tcp_close_shutdown+0x1b0>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	4a43      	ldr	r2, [pc, #268]	; (800af04 <tcp_close_shutdown+0x1b0>)
 800adf8:	6013      	str	r3, [r2, #0]
 800adfa:	e013      	b.n	800ae24 <tcp_close_shutdown+0xd0>
 800adfc:	4b41      	ldr	r3, [pc, #260]	; (800af04 <tcp_close_shutdown+0x1b0>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	60fb      	str	r3, [r7, #12]
 800ae02:	e00c      	b.n	800ae1e <tcp_close_shutdown+0xca>
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	687a      	ldr	r2, [r7, #4]
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d104      	bne.n	800ae18 <tcp_close_shutdown+0xc4>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	68da      	ldr	r2, [r3, #12]
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	60da      	str	r2, [r3, #12]
 800ae16:	e005      	b.n	800ae24 <tcp_close_shutdown+0xd0>
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	68db      	ldr	r3, [r3, #12]
 800ae1c:	60fb      	str	r3, [r7, #12]
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d1ef      	bne.n	800ae04 <tcp_close_shutdown+0xb0>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2200      	movs	r2, #0
 800ae28:	60da      	str	r2, [r3, #12]
 800ae2a:	4b37      	ldr	r3, [pc, #220]	; (800af08 <tcp_close_shutdown+0x1b4>)
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800ae30:	4b36      	ldr	r3, [pc, #216]	; (800af0c <tcp_close_shutdown+0x1b8>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d102      	bne.n	800ae40 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800ae3a:	f003 ff6d 	bl	800ed18 <tcp_trigger_input_pcb_close>
 800ae3e:	e002      	b.n	800ae46 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f7ff fed5 	bl	800abf0 <tcp_free>
      }
      return ERR_OK;
 800ae46:	2300      	movs	r3, #0
 800ae48:	e050      	b.n	800aeec <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	7d1b      	ldrb	r3, [r3, #20]
 800ae4e:	2b02      	cmp	r3, #2
 800ae50:	d03b      	beq.n	800aeca <tcp_close_shutdown+0x176>
 800ae52:	2b02      	cmp	r3, #2
 800ae54:	dc44      	bgt.n	800aee0 <tcp_close_shutdown+0x18c>
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d002      	beq.n	800ae60 <tcp_close_shutdown+0x10c>
 800ae5a:	2b01      	cmp	r3, #1
 800ae5c:	d02a      	beq.n	800aeb4 <tcp_close_shutdown+0x160>
 800ae5e:	e03f      	b.n	800aee0 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	8adb      	ldrh	r3, [r3, #22]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d021      	beq.n	800aeac <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ae68:	4b29      	ldr	r3, [pc, #164]	; (800af10 <tcp_close_shutdown+0x1bc>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d105      	bne.n	800ae7e <tcp_close_shutdown+0x12a>
 800ae72:	4b27      	ldr	r3, [pc, #156]	; (800af10 <tcp_close_shutdown+0x1bc>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	68db      	ldr	r3, [r3, #12]
 800ae78:	4a25      	ldr	r2, [pc, #148]	; (800af10 <tcp_close_shutdown+0x1bc>)
 800ae7a:	6013      	str	r3, [r2, #0]
 800ae7c:	e013      	b.n	800aea6 <tcp_close_shutdown+0x152>
 800ae7e:	4b24      	ldr	r3, [pc, #144]	; (800af10 <tcp_close_shutdown+0x1bc>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	60bb      	str	r3, [r7, #8]
 800ae84:	e00c      	b.n	800aea0 <tcp_close_shutdown+0x14c>
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	68db      	ldr	r3, [r3, #12]
 800ae8a:	687a      	ldr	r2, [r7, #4]
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d104      	bne.n	800ae9a <tcp_close_shutdown+0x146>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	68da      	ldr	r2, [r3, #12]
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	60da      	str	r2, [r3, #12]
 800ae98:	e005      	b.n	800aea6 <tcp_close_shutdown+0x152>
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	68db      	ldr	r3, [r3, #12]
 800ae9e:	60bb      	str	r3, [r7, #8]
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d1ef      	bne.n	800ae86 <tcp_close_shutdown+0x132>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f7ff fe9f 	bl	800abf0 <tcp_free>
      break;
 800aeb2:	e01a      	b.n	800aeea <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f7ff ff13 	bl	800ace0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800aeba:	6879      	ldr	r1, [r7, #4]
 800aebc:	4815      	ldr	r0, [pc, #84]	; (800af14 <tcp_close_shutdown+0x1c0>)
 800aebe:	f001 fab9 	bl	800c434 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f7ff feb0 	bl	800ac28 <tcp_free_listen>
      break;
 800aec8:	e00f      	b.n	800aeea <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800aeca:	6879      	ldr	r1, [r7, #4]
 800aecc:	480d      	ldr	r0, [pc, #52]	; (800af04 <tcp_close_shutdown+0x1b0>)
 800aece:	f001 fab1 	bl	800c434 <tcp_pcb_remove>
 800aed2:	4b0d      	ldr	r3, [pc, #52]	; (800af08 <tcp_close_shutdown+0x1b4>)
 800aed4:	2201      	movs	r2, #1
 800aed6:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f7ff fe89 	bl	800abf0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800aede:	e004      	b.n	800aeea <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f000 f819 	bl	800af18 <tcp_close_shutdown_fin>
 800aee6:	4603      	mov	r3, r0
 800aee8:	e000      	b.n	800aeec <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 800aeea:	2300      	movs	r3, #0
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3710      	adds	r7, #16
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bdb0      	pop	{r4, r5, r7, pc}
 800aef4:	08015464 	.word	0x08015464
 800aef8:	08015538 	.word	0x08015538
 800aefc:	080154a8 	.word	0x080154a8
 800af00:	08015558 	.word	0x08015558
 800af04:	2001d09c 	.word	0x2001d09c
 800af08:	2001d098 	.word	0x2001d098
 800af0c:	2001d0b0 	.word	0x2001d0b0
 800af10:	2001d0a8 	.word	0x2001d0a8
 800af14:	2001d0a4 	.word	0x2001d0a4

0800af18 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b084      	sub	sp, #16
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d106      	bne.n	800af34 <tcp_close_shutdown_fin+0x1c>
 800af26:	4b2e      	ldr	r3, [pc, #184]	; (800afe0 <tcp_close_shutdown_fin+0xc8>)
 800af28:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800af2c:	492d      	ldr	r1, [pc, #180]	; (800afe4 <tcp_close_shutdown_fin+0xcc>)
 800af2e:	482e      	ldr	r0, [pc, #184]	; (800afe8 <tcp_close_shutdown_fin+0xd0>)
 800af30:	f008 fc20 	bl	8013774 <iprintf>

  switch (pcb->state) {
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	7d1b      	ldrb	r3, [r3, #20]
 800af38:	2b07      	cmp	r3, #7
 800af3a:	d020      	beq.n	800af7e <tcp_close_shutdown_fin+0x66>
 800af3c:	2b07      	cmp	r3, #7
 800af3e:	dc2b      	bgt.n	800af98 <tcp_close_shutdown_fin+0x80>
 800af40:	2b03      	cmp	r3, #3
 800af42:	d002      	beq.n	800af4a <tcp_close_shutdown_fin+0x32>
 800af44:	2b04      	cmp	r3, #4
 800af46:	d00d      	beq.n	800af64 <tcp_close_shutdown_fin+0x4c>
 800af48:	e026      	b.n	800af98 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f004 fd52 	bl	800f9f4 <tcp_send_fin>
 800af50:	4603      	mov	r3, r0
 800af52:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800af54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d11f      	bne.n	800af9c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2205      	movs	r2, #5
 800af60:	751a      	strb	r2, [r3, #20]
      }
      break;
 800af62:	e01b      	b.n	800af9c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f004 fd45 	bl	800f9f4 <tcp_send_fin>
 800af6a:	4603      	mov	r3, r0
 800af6c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800af6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d114      	bne.n	800afa0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2205      	movs	r2, #5
 800af7a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800af7c:	e010      	b.n	800afa0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f004 fd38 	bl	800f9f4 <tcp_send_fin>
 800af84:	4603      	mov	r3, r0
 800af86:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800af88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d109      	bne.n	800afa4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2209      	movs	r2, #9
 800af94:	751a      	strb	r2, [r3, #20]
      }
      break;
 800af96:	e005      	b.n	800afa4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800af98:	2300      	movs	r3, #0
 800af9a:	e01c      	b.n	800afd6 <tcp_close_shutdown_fin+0xbe>
      break;
 800af9c:	bf00      	nop
 800af9e:	e002      	b.n	800afa6 <tcp_close_shutdown_fin+0x8e>
      break;
 800afa0:	bf00      	nop
 800afa2:	e000      	b.n	800afa6 <tcp_close_shutdown_fin+0x8e>
      break;
 800afa4:	bf00      	nop
  }

  if (err == ERR_OK) {
 800afa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d103      	bne.n	800afb6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f004 fe5e 	bl	800fc70 <tcp_output>
 800afb4:	e00d      	b.n	800afd2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800afb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afbe:	d108      	bne.n	800afd2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	8b5b      	ldrh	r3, [r3, #26]
 800afc4:	f043 0308 	orr.w	r3, r3, #8
 800afc8:	b29a      	uxth	r2, r3
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800afce:	2300      	movs	r3, #0
 800afd0:	e001      	b.n	800afd6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800afd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3710      	adds	r7, #16
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	bf00      	nop
 800afe0:	08015464 	.word	0x08015464
 800afe4:	08015514 	.word	0x08015514
 800afe8:	080154a8 	.word	0x080154a8

0800afec <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b082      	sub	sp, #8
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d109      	bne.n	800b00e <tcp_close+0x22>
 800affa:	4b0f      	ldr	r3, [pc, #60]	; (800b038 <tcp_close+0x4c>)
 800affc:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800b000:	490e      	ldr	r1, [pc, #56]	; (800b03c <tcp_close+0x50>)
 800b002:	480f      	ldr	r0, [pc, #60]	; (800b040 <tcp_close+0x54>)
 800b004:	f008 fbb6 	bl	8013774 <iprintf>
 800b008:	f06f 030f 	mvn.w	r3, #15
 800b00c:	e00f      	b.n	800b02e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	7d1b      	ldrb	r3, [r3, #20]
 800b012:	2b01      	cmp	r3, #1
 800b014:	d006      	beq.n	800b024 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	8b5b      	ldrh	r3, [r3, #26]
 800b01a:	f043 0310 	orr.w	r3, r3, #16
 800b01e:	b29a      	uxth	r2, r3
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800b024:	2101      	movs	r1, #1
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f7ff fe94 	bl	800ad54 <tcp_close_shutdown>
 800b02c:	4603      	mov	r3, r0
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3708      	adds	r7, #8
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	08015464 	.word	0x08015464
 800b03c:	08015574 	.word	0x08015574
 800b040:	080154a8 	.word	0x080154a8

0800b044 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b08e      	sub	sp, #56	; 0x38
 800b048:	af04      	add	r7, sp, #16
 800b04a:	6078      	str	r0, [r7, #4]
 800b04c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d107      	bne.n	800b064 <tcp_abandon+0x20>
 800b054:	4b52      	ldr	r3, [pc, #328]	; (800b1a0 <tcp_abandon+0x15c>)
 800b056:	f240 223d 	movw	r2, #573	; 0x23d
 800b05a:	4952      	ldr	r1, [pc, #328]	; (800b1a4 <tcp_abandon+0x160>)
 800b05c:	4852      	ldr	r0, [pc, #328]	; (800b1a8 <tcp_abandon+0x164>)
 800b05e:	f008 fb89 	bl	8013774 <iprintf>
 800b062:	e099      	b.n	800b198 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	7d1b      	ldrb	r3, [r3, #20]
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d106      	bne.n	800b07a <tcp_abandon+0x36>
 800b06c:	4b4c      	ldr	r3, [pc, #304]	; (800b1a0 <tcp_abandon+0x15c>)
 800b06e:	f44f 7210 	mov.w	r2, #576	; 0x240
 800b072:	494e      	ldr	r1, [pc, #312]	; (800b1ac <tcp_abandon+0x168>)
 800b074:	484c      	ldr	r0, [pc, #304]	; (800b1a8 <tcp_abandon+0x164>)
 800b076:	f008 fb7d 	bl	8013774 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	7d1b      	ldrb	r3, [r3, #20]
 800b07e:	2b0a      	cmp	r3, #10
 800b080:	d107      	bne.n	800b092 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800b082:	6879      	ldr	r1, [r7, #4]
 800b084:	484a      	ldr	r0, [pc, #296]	; (800b1b0 <tcp_abandon+0x16c>)
 800b086:	f001 f9d5 	bl	800c434 <tcp_pcb_remove>
    tcp_free(pcb);
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f7ff fdb0 	bl	800abf0 <tcp_free>
 800b090:	e082      	b.n	800b198 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800b092:	2300      	movs	r3, #0
 800b094:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800b096:	2300      	movs	r3, #0
 800b098:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b09e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0a4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0ac:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	691b      	ldr	r3, [r3, #16]
 800b0b2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	7d1b      	ldrb	r3, [r3, #20]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d126      	bne.n	800b10a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	8adb      	ldrh	r3, [r3, #22]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d02e      	beq.n	800b122 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800b0c4:	4b3b      	ldr	r3, [pc, #236]	; (800b1b4 <tcp_abandon+0x170>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d105      	bne.n	800b0da <tcp_abandon+0x96>
 800b0ce:	4b39      	ldr	r3, [pc, #228]	; (800b1b4 <tcp_abandon+0x170>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	68db      	ldr	r3, [r3, #12]
 800b0d4:	4a37      	ldr	r2, [pc, #220]	; (800b1b4 <tcp_abandon+0x170>)
 800b0d6:	6013      	str	r3, [r2, #0]
 800b0d8:	e013      	b.n	800b102 <tcp_abandon+0xbe>
 800b0da:	4b36      	ldr	r3, [pc, #216]	; (800b1b4 <tcp_abandon+0x170>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	61fb      	str	r3, [r7, #28]
 800b0e0:	e00c      	b.n	800b0fc <tcp_abandon+0xb8>
 800b0e2:	69fb      	ldr	r3, [r7, #28]
 800b0e4:	68db      	ldr	r3, [r3, #12]
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	429a      	cmp	r2, r3
 800b0ea:	d104      	bne.n	800b0f6 <tcp_abandon+0xb2>
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	68da      	ldr	r2, [r3, #12]
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	60da      	str	r2, [r3, #12]
 800b0f4:	e005      	b.n	800b102 <tcp_abandon+0xbe>
 800b0f6:	69fb      	ldr	r3, [r7, #28]
 800b0f8:	68db      	ldr	r3, [r3, #12]
 800b0fa:	61fb      	str	r3, [r7, #28]
 800b0fc:	69fb      	ldr	r3, [r7, #28]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d1ef      	bne.n	800b0e2 <tcp_abandon+0x9e>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	60da      	str	r2, [r3, #12]
 800b108:	e00b      	b.n	800b122 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	8adb      	ldrh	r3, [r3, #22]
 800b112:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800b114:	6879      	ldr	r1, [r7, #4]
 800b116:	4828      	ldr	r0, [pc, #160]	; (800b1b8 <tcp_abandon+0x174>)
 800b118:	f001 f98c 	bl	800c434 <tcp_pcb_remove>
 800b11c:	4b27      	ldr	r3, [pc, #156]	; (800b1bc <tcp_abandon+0x178>)
 800b11e:	2201      	movs	r2, #1
 800b120:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b126:	2b00      	cmp	r3, #0
 800b128:	d004      	beq.n	800b134 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b12e:	4618      	mov	r0, r3
 800b130:	f000 fe7e 	bl	800be30 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d004      	beq.n	800b146 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b140:	4618      	mov	r0, r3
 800b142:	f000 fe75 	bl	800be30 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d004      	beq.n	800b158 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b152:	4618      	mov	r0, r3
 800b154:	f000 fe6c 	bl	800be30 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800b158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d00e      	beq.n	800b17c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800b15e:	6879      	ldr	r1, [r7, #4]
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	3304      	adds	r3, #4
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	8b12      	ldrh	r2, [r2, #24]
 800b168:	9202      	str	r2, [sp, #8]
 800b16a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b16c:	9201      	str	r2, [sp, #4]
 800b16e:	9300      	str	r3, [sp, #0]
 800b170:	460b      	mov	r3, r1
 800b172:	697a      	ldr	r2, [r7, #20]
 800b174:	69b9      	ldr	r1, [r7, #24]
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f005 fb2e 	bl	80107d8 <tcp_rst>
    }
    last_state = pcb->state;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	7d1b      	ldrb	r3, [r3, #20]
 800b180:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f7ff fd34 	bl	800abf0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800b188:	693b      	ldr	r3, [r7, #16]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d004      	beq.n	800b198 <tcp_abandon+0x154>
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	f06f 010c 	mvn.w	r1, #12
 800b194:	68f8      	ldr	r0, [r7, #12]
 800b196:	4798      	blx	r3
  }
}
 800b198:	3728      	adds	r7, #40	; 0x28
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop
 800b1a0:	08015464 	.word	0x08015464
 800b1a4:	080155a8 	.word	0x080155a8
 800b1a8:	080154a8 	.word	0x080154a8
 800b1ac:	080155c4 	.word	0x080155c4
 800b1b0:	2001d0ac 	.word	0x2001d0ac
 800b1b4:	2001d0a8 	.word	0x2001d0a8
 800b1b8:	2001d09c 	.word	0x2001d09c
 800b1bc:	2001d098 	.word	0x2001d098

0800b1c0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b082      	sub	sp, #8
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800b1c8:	2101      	movs	r1, #1
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f7ff ff3a 	bl	800b044 <tcp_abandon>
}
 800b1d0:	bf00      	nop
 800b1d2:	3708      	adds	r7, #8
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}

0800b1d8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b084      	sub	sp, #16
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d106      	bne.n	800b1f4 <tcp_update_rcv_ann_wnd+0x1c>
 800b1e6:	4b25      	ldr	r3, [pc, #148]	; (800b27c <tcp_update_rcv_ann_wnd+0xa4>)
 800b1e8:	f240 32a6 	movw	r2, #934	; 0x3a6
 800b1ec:	4924      	ldr	r1, [pc, #144]	; (800b280 <tcp_update_rcv_ann_wnd+0xa8>)
 800b1ee:	4825      	ldr	r0, [pc, #148]	; (800b284 <tcp_update_rcv_ann_wnd+0xac>)
 800b1f0:	f008 fac0 	bl	8013774 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1f8:	687a      	ldr	r2, [r7, #4]
 800b1fa:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800b1fc:	4413      	add	r3, r2
 800b1fe:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b204:	687a      	ldr	r2, [r7, #4]
 800b206:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800b208:	f640 1179 	movw	r1, #2425	; 0x979
 800b20c:	428a      	cmp	r2, r1
 800b20e:	bf28      	it	cs
 800b210:	460a      	movcs	r2, r1
 800b212:	b292      	uxth	r2, r2
 800b214:	4413      	add	r3, r2
 800b216:	68fa      	ldr	r2, [r7, #12]
 800b218:	1ad3      	subs	r3, r2, r3
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	db08      	blt.n	800b230 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b22a:	68fa      	ldr	r2, [r7, #12]
 800b22c:	1ad3      	subs	r3, r2, r3
 800b22e:	e020      	b.n	800b272 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b238:	1ad3      	subs	r3, r2, r3
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	dd03      	ble.n	800b246 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2200      	movs	r2, #0
 800b242:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b244:	e014      	b.n	800b270 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b24e:	1ad3      	subs	r3, r2, r3
 800b250:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b258:	d306      	bcc.n	800b268 <tcp_update_rcv_ann_wnd+0x90>
 800b25a:	4b08      	ldr	r3, [pc, #32]	; (800b27c <tcp_update_rcv_ann_wnd+0xa4>)
 800b25c:	f240 32b6 	movw	r2, #950	; 0x3b6
 800b260:	4909      	ldr	r1, [pc, #36]	; (800b288 <tcp_update_rcv_ann_wnd+0xb0>)
 800b262:	4808      	ldr	r0, [pc, #32]	; (800b284 <tcp_update_rcv_ann_wnd+0xac>)
 800b264:	f008 fa86 	bl	8013774 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	b29a      	uxth	r2, r3
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800b270:	2300      	movs	r3, #0
  }
}
 800b272:	4618      	mov	r0, r3
 800b274:	3710      	adds	r7, #16
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}
 800b27a:	bf00      	nop
 800b27c:	08015464 	.word	0x08015464
 800b280:	080156c0 	.word	0x080156c0
 800b284:	080154a8 	.word	0x080154a8
 800b288:	080156e4 	.word	0x080156e4

0800b28c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b084      	sub	sp, #16
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	460b      	mov	r3, r1
 800b296:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d107      	bne.n	800b2ae <tcp_recved+0x22>
 800b29e:	4b20      	ldr	r3, [pc, #128]	; (800b320 <tcp_recved+0x94>)
 800b2a0:	f240 32cf 	movw	r2, #975	; 0x3cf
 800b2a4:	491f      	ldr	r1, [pc, #124]	; (800b324 <tcp_recved+0x98>)
 800b2a6:	4820      	ldr	r0, [pc, #128]	; (800b328 <tcp_recved+0x9c>)
 800b2a8:	f008 fa64 	bl	8013774 <iprintf>
 800b2ac:	e034      	b.n	800b318 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	7d1b      	ldrb	r3, [r3, #20]
 800b2b2:	2b01      	cmp	r3, #1
 800b2b4:	d106      	bne.n	800b2c4 <tcp_recved+0x38>
 800b2b6:	4b1a      	ldr	r3, [pc, #104]	; (800b320 <tcp_recved+0x94>)
 800b2b8:	f240 32d2 	movw	r2, #978	; 0x3d2
 800b2bc:	491b      	ldr	r1, [pc, #108]	; (800b32c <tcp_recved+0xa0>)
 800b2be:	481a      	ldr	r0, [pc, #104]	; (800b328 <tcp_recved+0x9c>)
 800b2c0:	f008 fa58 	bl	8013774 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b2c8:	887b      	ldrh	r3, [r7, #2]
 800b2ca:	4413      	add	r3, r2
 800b2cc:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800b2ce:	89fb      	ldrh	r3, [r7, #14]
 800b2d0:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	d804      	bhi.n	800b2e2 <tcp_recved+0x56>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2dc:	89fa      	ldrh	r2, [r7, #14]
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	d204      	bcs.n	800b2ec <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800b2e8:	851a      	strh	r2, [r3, #40]	; 0x28
 800b2ea:	e002      	b.n	800b2f2 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	89fa      	ldrh	r2, [r7, #14]
 800b2f0:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f7ff ff70 	bl	800b1d8 <tcp_update_rcv_ann_wnd>
 800b2f8:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	f240 42bb 	movw	r2, #1211	; 0x4bb
 800b300:	4293      	cmp	r3, r2
 800b302:	d909      	bls.n	800b318 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	8b5b      	ldrh	r3, [r3, #26]
 800b308:	f043 0302 	orr.w	r3, r3, #2
 800b30c:	b29a      	uxth	r2, r3
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f004 fcac 	bl	800fc70 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800b318:	3710      	adds	r7, #16
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
 800b31e:	bf00      	nop
 800b320:	08015464 	.word	0x08015464
 800b324:	08015700 	.word	0x08015700
 800b328:	080154a8 	.word	0x080154a8
 800b32c:	08015718 	.word	0x08015718

0800b330 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800b336:	2300      	movs	r3, #0
 800b338:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800b33a:	4b1e      	ldr	r3, [pc, #120]	; (800b3b4 <tcp_new_port+0x84>)
 800b33c:	881b      	ldrh	r3, [r3, #0]
 800b33e:	3301      	adds	r3, #1
 800b340:	b29a      	uxth	r2, r3
 800b342:	4b1c      	ldr	r3, [pc, #112]	; (800b3b4 <tcp_new_port+0x84>)
 800b344:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800b346:	4b1b      	ldr	r3, [pc, #108]	; (800b3b4 <tcp_new_port+0x84>)
 800b348:	881b      	ldrh	r3, [r3, #0]
 800b34a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b34e:	4293      	cmp	r3, r2
 800b350:	d103      	bne.n	800b35a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800b352:	4b18      	ldr	r3, [pc, #96]	; (800b3b4 <tcp_new_port+0x84>)
 800b354:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800b358:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800b35a:	2300      	movs	r3, #0
 800b35c:	71fb      	strb	r3, [r7, #7]
 800b35e:	e01e      	b.n	800b39e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800b360:	79fb      	ldrb	r3, [r7, #7]
 800b362:	4a15      	ldr	r2, [pc, #84]	; (800b3b8 <tcp_new_port+0x88>)
 800b364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	603b      	str	r3, [r7, #0]
 800b36c:	e011      	b.n	800b392 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	8ada      	ldrh	r2, [r3, #22]
 800b372:	4b10      	ldr	r3, [pc, #64]	; (800b3b4 <tcp_new_port+0x84>)
 800b374:	881b      	ldrh	r3, [r3, #0]
 800b376:	429a      	cmp	r2, r3
 800b378:	d108      	bne.n	800b38c <tcp_new_port+0x5c>
        n++;
 800b37a:	88bb      	ldrh	r3, [r7, #4]
 800b37c:	3301      	adds	r3, #1
 800b37e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800b380:	88bb      	ldrh	r3, [r7, #4]
 800b382:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b386:	d3d8      	bcc.n	800b33a <tcp_new_port+0xa>
          return 0;
 800b388:	2300      	movs	r3, #0
 800b38a:	e00d      	b.n	800b3a8 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	68db      	ldr	r3, [r3, #12]
 800b390:	603b      	str	r3, [r7, #0]
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d1ea      	bne.n	800b36e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800b398:	79fb      	ldrb	r3, [r7, #7]
 800b39a:	3301      	adds	r3, #1
 800b39c:	71fb      	strb	r3, [r7, #7]
 800b39e:	79fb      	ldrb	r3, [r7, #7]
 800b3a0:	2b03      	cmp	r3, #3
 800b3a2:	d9dd      	bls.n	800b360 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800b3a4:	4b03      	ldr	r3, [pc, #12]	; (800b3b4 <tcp_new_port+0x84>)
 800b3a6:	881b      	ldrh	r3, [r3, #0]
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	370c      	adds	r7, #12
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b2:	4770      	bx	lr
 800b3b4:	20000086 	.word	0x20000086
 800b3b8:	0808de04 	.word	0x0808de04

0800b3bc <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b08a      	sub	sp, #40	; 0x28
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	60f8      	str	r0, [r7, #12]
 800b3c4:	60b9      	str	r1, [r7, #8]
 800b3c6:	603b      	str	r3, [r7, #0]
 800b3c8:	4613      	mov	r3, r2
 800b3ca:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d109      	bne.n	800b3ea <tcp_connect+0x2e>
 800b3d6:	4b7d      	ldr	r3, [pc, #500]	; (800b5cc <tcp_connect+0x210>)
 800b3d8:	f240 4235 	movw	r2, #1077	; 0x435
 800b3dc:	497c      	ldr	r1, [pc, #496]	; (800b5d0 <tcp_connect+0x214>)
 800b3de:	487d      	ldr	r0, [pc, #500]	; (800b5d4 <tcp_connect+0x218>)
 800b3e0:	f008 f9c8 	bl	8013774 <iprintf>
 800b3e4:	f06f 030f 	mvn.w	r3, #15
 800b3e8:	e0ec      	b.n	800b5c4 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d109      	bne.n	800b404 <tcp_connect+0x48>
 800b3f0:	4b76      	ldr	r3, [pc, #472]	; (800b5cc <tcp_connect+0x210>)
 800b3f2:	f240 4236 	movw	r2, #1078	; 0x436
 800b3f6:	4978      	ldr	r1, [pc, #480]	; (800b5d8 <tcp_connect+0x21c>)
 800b3f8:	4876      	ldr	r0, [pc, #472]	; (800b5d4 <tcp_connect+0x218>)
 800b3fa:	f008 f9bb 	bl	8013774 <iprintf>
 800b3fe:	f06f 030f 	mvn.w	r3, #15
 800b402:	e0df      	b.n	800b5c4 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	7d1b      	ldrb	r3, [r3, #20]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d009      	beq.n	800b420 <tcp_connect+0x64>
 800b40c:	4b6f      	ldr	r3, [pc, #444]	; (800b5cc <tcp_connect+0x210>)
 800b40e:	f44f 6287 	mov.w	r2, #1080	; 0x438
 800b412:	4972      	ldr	r1, [pc, #456]	; (800b5dc <tcp_connect+0x220>)
 800b414:	486f      	ldr	r0, [pc, #444]	; (800b5d4 <tcp_connect+0x218>)
 800b416:	f008 f9ad 	bl	8013774 <iprintf>
 800b41a:	f06f 0309 	mvn.w	r3, #9
 800b41e:	e0d1      	b.n	800b5c4 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d002      	beq.n	800b42c <tcp_connect+0x70>
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	e000      	b.n	800b42e <tcp_connect+0x72>
 800b42c:	2300      	movs	r3, #0
 800b42e:	68fa      	ldr	r2, [r7, #12]
 800b430:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	88fa      	ldrh	r2, [r7, #6]
 800b436:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	7a1b      	ldrb	r3, [r3, #8]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d006      	beq.n	800b44e <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	7a1b      	ldrb	r3, [r3, #8]
 800b444:	4618      	mov	r0, r3
 800b446:	f7fe fd41 	bl	8009ecc <netif_get_by_index>
 800b44a:	6278      	str	r0, [r7, #36]	; 0x24
 800b44c:	e005      	b.n	800b45a <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	3304      	adds	r3, #4
 800b452:	4618      	mov	r0, r3
 800b454:	f006 ff60 	bl	8012318 <ip4_route>
 800b458:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 800b45a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d102      	bne.n	800b466 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 800b460:	f06f 0303 	mvn.w	r3, #3
 800b464:	e0ae      	b.n	800b5c4 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d003      	beq.n	800b474 <tcp_connect+0xb8>
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d111      	bne.n	800b498 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 800b474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b476:	2b00      	cmp	r3, #0
 800b478:	d002      	beq.n	800b480 <tcp_connect+0xc4>
 800b47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b47c:	3304      	adds	r3, #4
 800b47e:	e000      	b.n	800b482 <tcp_connect+0xc6>
 800b480:	2300      	movs	r3, #0
 800b482:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 800b484:	69fb      	ldr	r3, [r7, #28]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d102      	bne.n	800b490 <tcp_connect+0xd4>
      return ERR_RTE;
 800b48a:	f06f 0303 	mvn.w	r3, #3
 800b48e:	e099      	b.n	800b5c4 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800b490:	69fb      	ldr	r3, [r7, #28]
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	8adb      	ldrh	r3, [r3, #22]
 800b49c:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	8adb      	ldrh	r3, [r3, #22]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d10c      	bne.n	800b4c0 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 800b4a6:	f7ff ff43 	bl	800b330 <tcp_new_port>
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	461a      	mov	r2, r3
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	8adb      	ldrh	r3, [r3, #22]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d102      	bne.n	800b4c0 <tcp_connect+0x104>
      return ERR_BUF;
 800b4ba:	f06f 0301 	mvn.w	r3, #1
 800b4be:	e081      	b.n	800b5c4 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 800b4c0:	68f8      	ldr	r0, [r7, #12]
 800b4c2:	f001 f84b 	bl	800c55c <tcp_next_iss>
 800b4c6:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	697a      	ldr	r2, [r7, #20]
 800b4d2:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	1e5a      	subs	r2, r3, #1
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	1e5a      	subs	r2, r3, #1
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	1e5a      	subs	r2, r3, #1
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800b4f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800b50a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f44f 7206 	mov.w	r2, #536	; 0x218
 800b514:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	3304      	adds	r3, #4
 800b51e:	461a      	mov	r2, r3
 800b520:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b522:	f001 f841 	bl	800c5a8 <tcp_eff_send_mss_netif>
 800b526:	4603      	mov	r3, r0
 800b528:	461a      	mov	r2, r3
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	2201      	movs	r2, #1
 800b532:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	683a      	ldr	r2, [r7, #0]
 800b53a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800b53e:	2102      	movs	r1, #2
 800b540:	68f8      	ldr	r0, [r7, #12]
 800b542:	f004 faa7 	bl	800fa94 <tcp_enqueue_flags>
 800b546:	4603      	mov	r3, r0
 800b548:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 800b54a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d136      	bne.n	800b5c0 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2202      	movs	r2, #2
 800b556:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 800b558:	8b7b      	ldrh	r3, [r7, #26]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d021      	beq.n	800b5a2 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800b55e:	4b20      	ldr	r3, [pc, #128]	; (800b5e0 <tcp_connect+0x224>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68fa      	ldr	r2, [r7, #12]
 800b564:	429a      	cmp	r2, r3
 800b566:	d105      	bne.n	800b574 <tcp_connect+0x1b8>
 800b568:	4b1d      	ldr	r3, [pc, #116]	; (800b5e0 <tcp_connect+0x224>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	68db      	ldr	r3, [r3, #12]
 800b56e:	4a1c      	ldr	r2, [pc, #112]	; (800b5e0 <tcp_connect+0x224>)
 800b570:	6013      	str	r3, [r2, #0]
 800b572:	e013      	b.n	800b59c <tcp_connect+0x1e0>
 800b574:	4b1a      	ldr	r3, [pc, #104]	; (800b5e0 <tcp_connect+0x224>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	623b      	str	r3, [r7, #32]
 800b57a:	e00c      	b.n	800b596 <tcp_connect+0x1da>
 800b57c:	6a3b      	ldr	r3, [r7, #32]
 800b57e:	68db      	ldr	r3, [r3, #12]
 800b580:	68fa      	ldr	r2, [r7, #12]
 800b582:	429a      	cmp	r2, r3
 800b584:	d104      	bne.n	800b590 <tcp_connect+0x1d4>
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	68da      	ldr	r2, [r3, #12]
 800b58a:	6a3b      	ldr	r3, [r7, #32]
 800b58c:	60da      	str	r2, [r3, #12]
 800b58e:	e005      	b.n	800b59c <tcp_connect+0x1e0>
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	68db      	ldr	r3, [r3, #12]
 800b594:	623b      	str	r3, [r7, #32]
 800b596:	6a3b      	ldr	r3, [r7, #32]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d1ef      	bne.n	800b57c <tcp_connect+0x1c0>
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 800b5a2:	4b10      	ldr	r3, [pc, #64]	; (800b5e4 <tcp_connect+0x228>)
 800b5a4:	681a      	ldr	r2, [r3, #0]
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	60da      	str	r2, [r3, #12]
 800b5aa:	4a0e      	ldr	r2, [pc, #56]	; (800b5e4 <tcp_connect+0x228>)
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	6013      	str	r3, [r2, #0]
 800b5b0:	f005 fad4 	bl	8010b5c <tcp_timer_needed>
 800b5b4:	4b0c      	ldr	r3, [pc, #48]	; (800b5e8 <tcp_connect+0x22c>)
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 800b5ba:	68f8      	ldr	r0, [r7, #12]
 800b5bc:	f004 fb58 	bl	800fc70 <tcp_output>
  }
  return ret;
 800b5c0:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3728      	adds	r7, #40	; 0x28
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}
 800b5cc:	08015464 	.word	0x08015464
 800b5d0:	08015740 	.word	0x08015740
 800b5d4:	080154a8 	.word	0x080154a8
 800b5d8:	0801575c 	.word	0x0801575c
 800b5dc:	08015778 	.word	0x08015778
 800b5e0:	2001d0a8 	.word	0x2001d0a8
 800b5e4:	2001d09c 	.word	0x2001d09c
 800b5e8:	2001d098 	.word	0x2001d098

0800b5ec <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800b5ec:	b5b0      	push	{r4, r5, r7, lr}
 800b5ee:	b090      	sub	sp, #64	; 0x40
 800b5f0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800b5f8:	4b94      	ldr	r3, [pc, #592]	; (800b84c <tcp_slowtmr+0x260>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	4a93      	ldr	r2, [pc, #588]	; (800b84c <tcp_slowtmr+0x260>)
 800b600:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800b602:	4b93      	ldr	r3, [pc, #588]	; (800b850 <tcp_slowtmr+0x264>)
 800b604:	781b      	ldrb	r3, [r3, #0]
 800b606:	3301      	adds	r3, #1
 800b608:	b2da      	uxtb	r2, r3
 800b60a:	4b91      	ldr	r3, [pc, #580]	; (800b850 <tcp_slowtmr+0x264>)
 800b60c:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800b60e:	2300      	movs	r3, #0
 800b610:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800b612:	4b90      	ldr	r3, [pc, #576]	; (800b854 <tcp_slowtmr+0x268>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800b618:	e29f      	b.n	800bb5a <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800b61a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b61c:	7d1b      	ldrb	r3, [r3, #20]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d106      	bne.n	800b630 <tcp_slowtmr+0x44>
 800b622:	4b8d      	ldr	r3, [pc, #564]	; (800b858 <tcp_slowtmr+0x26c>)
 800b624:	f240 42be 	movw	r2, #1214	; 0x4be
 800b628:	498c      	ldr	r1, [pc, #560]	; (800b85c <tcp_slowtmr+0x270>)
 800b62a:	488d      	ldr	r0, [pc, #564]	; (800b860 <tcp_slowtmr+0x274>)
 800b62c:	f008 f8a2 	bl	8013774 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800b630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b632:	7d1b      	ldrb	r3, [r3, #20]
 800b634:	2b01      	cmp	r3, #1
 800b636:	d106      	bne.n	800b646 <tcp_slowtmr+0x5a>
 800b638:	4b87      	ldr	r3, [pc, #540]	; (800b858 <tcp_slowtmr+0x26c>)
 800b63a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800b63e:	4989      	ldr	r1, [pc, #548]	; (800b864 <tcp_slowtmr+0x278>)
 800b640:	4887      	ldr	r0, [pc, #540]	; (800b860 <tcp_slowtmr+0x274>)
 800b642:	f008 f897 	bl	8013774 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800b646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b648:	7d1b      	ldrb	r3, [r3, #20]
 800b64a:	2b0a      	cmp	r3, #10
 800b64c:	d106      	bne.n	800b65c <tcp_slowtmr+0x70>
 800b64e:	4b82      	ldr	r3, [pc, #520]	; (800b858 <tcp_slowtmr+0x26c>)
 800b650:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800b654:	4984      	ldr	r1, [pc, #528]	; (800b868 <tcp_slowtmr+0x27c>)
 800b656:	4882      	ldr	r0, [pc, #520]	; (800b860 <tcp_slowtmr+0x274>)
 800b658:	f008 f88c 	bl	8013774 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800b65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b65e:	7f9a      	ldrb	r2, [r3, #30]
 800b660:	4b7b      	ldr	r3, [pc, #492]	; (800b850 <tcp_slowtmr+0x264>)
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	429a      	cmp	r2, r3
 800b666:	d105      	bne.n	800b674 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800b668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b66a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800b66c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b66e:	68db      	ldr	r3, [r3, #12]
 800b670:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800b672:	e272      	b.n	800bb5a <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800b674:	4b76      	ldr	r3, [pc, #472]	; (800b850 <tcp_slowtmr+0x264>)
 800b676:	781a      	ldrb	r2, [r3, #0]
 800b678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b67a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800b67c:	2300      	movs	r3, #0
 800b67e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800b682:	2300      	movs	r3, #0
 800b684:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800b688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b68a:	7d1b      	ldrb	r3, [r3, #20]
 800b68c:	2b02      	cmp	r3, #2
 800b68e:	d10a      	bne.n	800b6a6 <tcp_slowtmr+0xba>
 800b690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b692:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b696:	2b05      	cmp	r3, #5
 800b698:	d905      	bls.n	800b6a6 <tcp_slowtmr+0xba>
      ++pcb_remove;
 800b69a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b69e:	3301      	adds	r3, #1
 800b6a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b6a4:	e11e      	b.n	800b8e4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800b6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b6ac:	2b0b      	cmp	r3, #11
 800b6ae:	d905      	bls.n	800b6bc <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800b6b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6b4:	3301      	adds	r3, #1
 800b6b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b6ba:	e113      	b.n	800b8e4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800b6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6be:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d075      	beq.n	800b7b2 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800b6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d006      	beq.n	800b6dc <tcp_slowtmr+0xf0>
 800b6ce:	4b62      	ldr	r3, [pc, #392]	; (800b858 <tcp_slowtmr+0x26c>)
 800b6d0:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800b6d4:	4965      	ldr	r1, [pc, #404]	; (800b86c <tcp_slowtmr+0x280>)
 800b6d6:	4862      	ldr	r0, [pc, #392]	; (800b860 <tcp_slowtmr+0x274>)
 800b6d8:	f008 f84c 	bl	8013774 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800b6dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d106      	bne.n	800b6f2 <tcp_slowtmr+0x106>
 800b6e4:	4b5c      	ldr	r3, [pc, #368]	; (800b858 <tcp_slowtmr+0x26c>)
 800b6e6:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800b6ea:	4961      	ldr	r1, [pc, #388]	; (800b870 <tcp_slowtmr+0x284>)
 800b6ec:	485c      	ldr	r0, [pc, #368]	; (800b860 <tcp_slowtmr+0x274>)
 800b6ee:	f008 f841 	bl	8013774 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800b6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800b6f8:	2b0b      	cmp	r3, #11
 800b6fa:	d905      	bls.n	800b708 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800b6fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b700:	3301      	adds	r3, #1
 800b702:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b706:	e0ed      	b.n	800b8e4 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800b708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b70a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b70e:	3b01      	subs	r3, #1
 800b710:	4a58      	ldr	r2, [pc, #352]	; (800b874 <tcp_slowtmr+0x288>)
 800b712:	5cd3      	ldrb	r3, [r2, r3]
 800b714:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800b716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b718:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b71c:	7c7a      	ldrb	r2, [r7, #17]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d907      	bls.n	800b732 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800b722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b724:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b728:	3301      	adds	r3, #1
 800b72a:	b2da      	uxtb	r2, r3
 800b72c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b72e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800b732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b734:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b738:	7c7a      	ldrb	r2, [r7, #17]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	f200 80d2 	bhi.w	800b8e4 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800b740:	2301      	movs	r3, #1
 800b742:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800b744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b746:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d108      	bne.n	800b760 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800b74e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b750:	f005 f936 	bl	80109c0 <tcp_zero_window_probe>
 800b754:	4603      	mov	r3, r0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d014      	beq.n	800b784 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800b75a:	2300      	movs	r3, #0
 800b75c:	623b      	str	r3, [r7, #32]
 800b75e:	e011      	b.n	800b784 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800b760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b762:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b766:	4619      	mov	r1, r3
 800b768:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b76a:	f003 fffb 	bl	800f764 <tcp_split_unsent_seg>
 800b76e:	4603      	mov	r3, r0
 800b770:	2b00      	cmp	r3, #0
 800b772:	d107      	bne.n	800b784 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800b774:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b776:	f004 fa7b 	bl	800fc70 <tcp_output>
 800b77a:	4603      	mov	r3, r0
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d101      	bne.n	800b784 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800b780:	2300      	movs	r3, #0
 800b782:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800b784:	6a3b      	ldr	r3, [r7, #32]
 800b786:	2b00      	cmp	r3, #0
 800b788:	f000 80ac 	beq.w	800b8e4 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800b78c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b78e:	2200      	movs	r2, #0
 800b790:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800b794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b796:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b79a:	2b06      	cmp	r3, #6
 800b79c:	f200 80a2 	bhi.w	800b8e4 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800b7a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7a2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	b2da      	uxtb	r2, r3
 800b7aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ac:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800b7b0:	e098      	b.n	800b8e4 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800b7b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	db0f      	blt.n	800b7dc <tcp_slowtmr+0x1f0>
 800b7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7be:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b7c2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d008      	beq.n	800b7dc <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800b7ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7cc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b7d0:	b29b      	uxth	r3, r3
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	b29b      	uxth	r3, r3
 800b7d6:	b21a      	sxth	r2, r3
 800b7d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7da:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800b7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7de:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800b7e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	db7b      	blt.n	800b8e4 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800b7ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b7ee:	f004 fd31 	bl	8010254 <tcp_rexmit_rto_prepare>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d007      	beq.n	800b808 <tcp_slowtmr+0x21c>
 800b7f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d171      	bne.n	800b8e4 <tcp_slowtmr+0x2f8>
 800b800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b802:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b804:	2b00      	cmp	r3, #0
 800b806:	d06d      	beq.n	800b8e4 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800b808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b80a:	7d1b      	ldrb	r3, [r3, #20]
 800b80c:	2b02      	cmp	r3, #2
 800b80e:	d03a      	beq.n	800b886 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800b810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b812:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b816:	2b0c      	cmp	r3, #12
 800b818:	bf28      	it	cs
 800b81a:	230c      	movcs	r3, #12
 800b81c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800b81e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b820:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b824:	10db      	asrs	r3, r3, #3
 800b826:	b21b      	sxth	r3, r3
 800b828:	461a      	mov	r2, r3
 800b82a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b82c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800b830:	4413      	add	r3, r2
 800b832:	7efa      	ldrb	r2, [r7, #27]
 800b834:	4910      	ldr	r1, [pc, #64]	; (800b878 <tcp_slowtmr+0x28c>)
 800b836:	5c8a      	ldrb	r2, [r1, r2]
 800b838:	4093      	lsls	r3, r2
 800b83a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800b842:	4293      	cmp	r3, r2
 800b844:	dc1a      	bgt.n	800b87c <tcp_slowtmr+0x290>
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	b21a      	sxth	r2, r3
 800b84a:	e019      	b.n	800b880 <tcp_slowtmr+0x294>
 800b84c:	2001d0a0 	.word	0x2001d0a0
 800b850:	2000091a 	.word	0x2000091a
 800b854:	2001d09c 	.word	0x2001d09c
 800b858:	08015464 	.word	0x08015464
 800b85c:	080157a8 	.word	0x080157a8
 800b860:	080154a8 	.word	0x080154a8
 800b864:	080157d4 	.word	0x080157d4
 800b868:	08015800 	.word	0x08015800
 800b86c:	08015830 	.word	0x08015830
 800b870:	08015864 	.word	0x08015864
 800b874:	0808ddfc 	.word	0x0808ddfc
 800b878:	0808ddec 	.word	0x0808ddec
 800b87c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800b880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b882:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800b886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b888:	2200      	movs	r2, #0
 800b88a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800b88c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b88e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800b892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b894:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800b898:	4293      	cmp	r3, r2
 800b89a:	bf28      	it	cs
 800b89c:	4613      	movcs	r3, r2
 800b89e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800b8a0:	8a7b      	ldrh	r3, [r7, #18]
 800b8a2:	085b      	lsrs	r3, r3, #1
 800b8a4:	b29a      	uxth	r2, r3
 800b8a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8a8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800b8ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ae:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800b8b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b8b6:	005b      	lsls	r3, r3, #1
 800b8b8:	b29b      	uxth	r3, r3
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	d206      	bcs.n	800b8cc <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800b8be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b8c2:	005b      	lsls	r3, r3, #1
 800b8c4:	b29a      	uxth	r2, r3
 800b8c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800b8cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ce:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800b8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8d2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800b8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800b8de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8e0:	f004 fd28 	bl	8010334 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800b8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8e6:	7d1b      	ldrb	r3, [r3, #20]
 800b8e8:	2b06      	cmp	r3, #6
 800b8ea:	d111      	bne.n	800b910 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800b8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ee:	8b5b      	ldrh	r3, [r3, #26]
 800b8f0:	f003 0310 	and.w	r3, r3, #16
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d00b      	beq.n	800b910 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b8f8:	4b9d      	ldr	r3, [pc, #628]	; (800bb70 <tcp_slowtmr+0x584>)
 800b8fa:	681a      	ldr	r2, [r3, #0]
 800b8fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8fe:	6a1b      	ldr	r3, [r3, #32]
 800b900:	1ad3      	subs	r3, r2, r3
 800b902:	2b28      	cmp	r3, #40	; 0x28
 800b904:	d904      	bls.n	800b910 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800b906:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b90a:	3301      	adds	r3, #1
 800b90c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b912:	7a5b      	ldrb	r3, [r3, #9]
 800b914:	f003 0308 	and.w	r3, r3, #8
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d04c      	beq.n	800b9b6 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800b91c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b91e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b920:	2b04      	cmp	r3, #4
 800b922:	d003      	beq.n	800b92c <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800b924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b926:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800b928:	2b07      	cmp	r3, #7
 800b92a:	d144      	bne.n	800b9b6 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b92c:	4b90      	ldr	r3, [pc, #576]	; (800bb70 <tcp_slowtmr+0x584>)
 800b92e:	681a      	ldr	r2, [r3, #0]
 800b930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b932:	6a1b      	ldr	r3, [r3, #32]
 800b934:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800b936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b93c:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800b940:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800b944:	498b      	ldr	r1, [pc, #556]	; (800bb74 <tcp_slowtmr+0x588>)
 800b946:	fba1 1303 	umull	r1, r3, r1, r3
 800b94a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b94c:	429a      	cmp	r2, r3
 800b94e:	d90a      	bls.n	800b966 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800b950:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b954:	3301      	adds	r3, #1
 800b956:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800b95a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b95e:	3301      	adds	r3, #1
 800b960:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b964:	e027      	b.n	800b9b6 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b966:	4b82      	ldr	r3, [pc, #520]	; (800bb70 <tcp_slowtmr+0x584>)
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b96c:	6a1b      	ldr	r3, [r3, #32]
 800b96e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800b970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b972:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800b976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b978:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800b97c:	4618      	mov	r0, r3
 800b97e:	4b7e      	ldr	r3, [pc, #504]	; (800bb78 <tcp_slowtmr+0x58c>)
 800b980:	fb03 f300 	mul.w	r3, r3, r0
 800b984:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800b986:	497b      	ldr	r1, [pc, #492]	; (800bb74 <tcp_slowtmr+0x588>)
 800b988:	fba1 1303 	umull	r1, r3, r1, r3
 800b98c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b98e:	429a      	cmp	r2, r3
 800b990:	d911      	bls.n	800b9b6 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800b992:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b994:	f004 ffd4 	bl	8010940 <tcp_keepalive>
 800b998:	4603      	mov	r3, r0
 800b99a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800b99e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d107      	bne.n	800b9b6 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800b9a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9a8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	b2da      	uxtb	r2, r3
 800b9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9b2:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800b9b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d011      	beq.n	800b9e2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800b9be:	4b6c      	ldr	r3, [pc, #432]	; (800bb70 <tcp_slowtmr+0x584>)
 800b9c0:	681a      	ldr	r2, [r3, #0]
 800b9c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9c4:	6a1b      	ldr	r3, [r3, #32]
 800b9c6:	1ad2      	subs	r2, r2, r3
 800b9c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9ca:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	005b      	lsls	r3, r3, #1
 800b9d4:	440b      	add	r3, r1
 800b9d6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d302      	bcc.n	800b9e2 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800b9dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b9de:	f000 fe8d 	bl	800c6fc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800b9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9e4:	7d1b      	ldrb	r3, [r3, #20]
 800b9e6:	2b03      	cmp	r3, #3
 800b9e8:	d10b      	bne.n	800ba02 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b9ea:	4b61      	ldr	r3, [pc, #388]	; (800bb70 <tcp_slowtmr+0x584>)
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9f0:	6a1b      	ldr	r3, [r3, #32]
 800b9f2:	1ad3      	subs	r3, r2, r3
 800b9f4:	2b28      	cmp	r3, #40	; 0x28
 800b9f6:	d904      	bls.n	800ba02 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800b9f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800ba02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba04:	7d1b      	ldrb	r3, [r3, #20]
 800ba06:	2b09      	cmp	r3, #9
 800ba08:	d10b      	bne.n	800ba22 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ba0a:	4b59      	ldr	r3, [pc, #356]	; (800bb70 <tcp_slowtmr+0x584>)
 800ba0c:	681a      	ldr	r2, [r3, #0]
 800ba0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba10:	6a1b      	ldr	r3, [r3, #32]
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	2bf0      	cmp	r3, #240	; 0xf0
 800ba16:	d904      	bls.n	800ba22 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800ba18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba1c:	3301      	adds	r3, #1
 800ba1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800ba22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d060      	beq.n	800baec <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800ba2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba30:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800ba32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ba34:	f000 fcae 	bl	800c394 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800ba38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d010      	beq.n	800ba60 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800ba3e:	4b4f      	ldr	r3, [pc, #316]	; (800bb7c <tcp_slowtmr+0x590>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d106      	bne.n	800ba56 <tcp_slowtmr+0x46a>
 800ba48:	4b4d      	ldr	r3, [pc, #308]	; (800bb80 <tcp_slowtmr+0x594>)
 800ba4a:	f240 526d 	movw	r2, #1389	; 0x56d
 800ba4e:	494d      	ldr	r1, [pc, #308]	; (800bb84 <tcp_slowtmr+0x598>)
 800ba50:	484d      	ldr	r0, [pc, #308]	; (800bb88 <tcp_slowtmr+0x59c>)
 800ba52:	f007 fe8f 	bl	8013774 <iprintf>
        prev->next = pcb->next;
 800ba56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba58:	68da      	ldr	r2, [r3, #12]
 800ba5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba5c:	60da      	str	r2, [r3, #12]
 800ba5e:	e00f      	b.n	800ba80 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800ba60:	4b46      	ldr	r3, [pc, #280]	; (800bb7c <tcp_slowtmr+0x590>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d006      	beq.n	800ba78 <tcp_slowtmr+0x48c>
 800ba6a:	4b45      	ldr	r3, [pc, #276]	; (800bb80 <tcp_slowtmr+0x594>)
 800ba6c:	f240 5271 	movw	r2, #1393	; 0x571
 800ba70:	4946      	ldr	r1, [pc, #280]	; (800bb8c <tcp_slowtmr+0x5a0>)
 800ba72:	4845      	ldr	r0, [pc, #276]	; (800bb88 <tcp_slowtmr+0x59c>)
 800ba74:	f007 fe7e 	bl	8013774 <iprintf>
        tcp_active_pcbs = pcb->next;
 800ba78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba7a:	68db      	ldr	r3, [r3, #12]
 800ba7c:	4a3f      	ldr	r2, [pc, #252]	; (800bb7c <tcp_slowtmr+0x590>)
 800ba7e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800ba80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d013      	beq.n	800bab0 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800ba88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800ba8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800ba90:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800ba92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba94:	3304      	adds	r3, #4
 800ba96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba98:	8ad2      	ldrh	r2, [r2, #22]
 800ba9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba9c:	8b09      	ldrh	r1, [r1, #24]
 800ba9e:	9102      	str	r1, [sp, #8]
 800baa0:	9201      	str	r2, [sp, #4]
 800baa2:	9300      	str	r3, [sp, #0]
 800baa4:	462b      	mov	r3, r5
 800baa6:	4622      	mov	r2, r4
 800baa8:	4601      	mov	r1, r0
 800baaa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800baac:	f004 fe94 	bl	80107d8 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800bab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bab2:	691b      	ldr	r3, [r3, #16]
 800bab4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800bab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bab8:	7d1b      	ldrb	r3, [r3, #20]
 800baba:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800babc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800babe:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800bac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bac2:	68db      	ldr	r3, [r3, #12]
 800bac4:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800bac6:	6838      	ldr	r0, [r7, #0]
 800bac8:	f7ff f892 	bl	800abf0 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800bacc:	4b30      	ldr	r3, [pc, #192]	; (800bb90 <tcp_slowtmr+0x5a4>)
 800bace:	2200      	movs	r2, #0
 800bad0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d004      	beq.n	800bae2 <tcp_slowtmr+0x4f6>
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	f06f 010c 	mvn.w	r1, #12
 800bade:	68b8      	ldr	r0, [r7, #8]
 800bae0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800bae2:	4b2b      	ldr	r3, [pc, #172]	; (800bb90 <tcp_slowtmr+0x5a4>)
 800bae4:	781b      	ldrb	r3, [r3, #0]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d037      	beq.n	800bb5a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800baea:	e590      	b.n	800b60e <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800baec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baee:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800baf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800baf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baf8:	7f1b      	ldrb	r3, [r3, #28]
 800bafa:	3301      	adds	r3, #1
 800bafc:	b2da      	uxtb	r2, r3
 800bafe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb00:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800bb02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb04:	7f1a      	ldrb	r2, [r3, #28]
 800bb06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb08:	7f5b      	ldrb	r3, [r3, #29]
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d325      	bcc.n	800bb5a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800bb0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb10:	2200      	movs	r2, #0
 800bb12:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800bb14:	4b1e      	ldr	r3, [pc, #120]	; (800bb90 <tcp_slowtmr+0x5a4>)
 800bb16:	2200      	movs	r2, #0
 800bb18:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800bb1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d00b      	beq.n	800bb3c <tcp_slowtmr+0x550>
 800bb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bb2c:	6912      	ldr	r2, [r2, #16]
 800bb2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bb30:	4610      	mov	r0, r2
 800bb32:	4798      	blx	r3
 800bb34:	4603      	mov	r3, r0
 800bb36:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800bb3a:	e002      	b.n	800bb42 <tcp_slowtmr+0x556>
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800bb42:	4b13      	ldr	r3, [pc, #76]	; (800bb90 <tcp_slowtmr+0x5a4>)
 800bb44:	781b      	ldrb	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d000      	beq.n	800bb4c <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800bb4a:	e560      	b.n	800b60e <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800bb4c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d102      	bne.n	800bb5a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800bb54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb56:	f004 f88b 	bl	800fc70 <tcp_output>
  while (pcb != NULL) {
 800bb5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	f47f ad5c 	bne.w	800b61a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800bb62:	2300      	movs	r3, #0
 800bb64:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800bb66:	4b0b      	ldr	r3, [pc, #44]	; (800bb94 <tcp_slowtmr+0x5a8>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800bb6c:	e067      	b.n	800bc3e <tcp_slowtmr+0x652>
 800bb6e:	bf00      	nop
 800bb70:	2001d0a0 	.word	0x2001d0a0
 800bb74:	10624dd3 	.word	0x10624dd3
 800bb78:	000124f8 	.word	0x000124f8
 800bb7c:	2001d09c 	.word	0x2001d09c
 800bb80:	08015464 	.word	0x08015464
 800bb84:	0801589c 	.word	0x0801589c
 800bb88:	080154a8 	.word	0x080154a8
 800bb8c:	080158c8 	.word	0x080158c8
 800bb90:	2001d098 	.word	0x2001d098
 800bb94:	2001d0ac 	.word	0x2001d0ac
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800bb98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb9a:	7d1b      	ldrb	r3, [r3, #20]
 800bb9c:	2b0a      	cmp	r3, #10
 800bb9e:	d006      	beq.n	800bbae <tcp_slowtmr+0x5c2>
 800bba0:	4b2b      	ldr	r3, [pc, #172]	; (800bc50 <tcp_slowtmr+0x664>)
 800bba2:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800bba6:	492b      	ldr	r1, [pc, #172]	; (800bc54 <tcp_slowtmr+0x668>)
 800bba8:	482b      	ldr	r0, [pc, #172]	; (800bc58 <tcp_slowtmr+0x66c>)
 800bbaa:	f007 fde3 	bl	8013774 <iprintf>
    pcb_remove = 0;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800bbb4:	4b29      	ldr	r3, [pc, #164]	; (800bc5c <tcp_slowtmr+0x670>)
 800bbb6:	681a      	ldr	r2, [r3, #0]
 800bbb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbba:	6a1b      	ldr	r3, [r3, #32]
 800bbbc:	1ad3      	subs	r3, r2, r3
 800bbbe:	2bf0      	cmp	r3, #240	; 0xf0
 800bbc0:	d904      	bls.n	800bbcc <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800bbc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bbc6:	3301      	adds	r3, #1
 800bbc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800bbcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d02f      	beq.n	800bc34 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800bbd4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bbd6:	f000 fbdd 	bl	800c394 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800bbda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d010      	beq.n	800bc02 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800bbe0:	4b1f      	ldr	r3, [pc, #124]	; (800bc60 <tcp_slowtmr+0x674>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d106      	bne.n	800bbf8 <tcp_slowtmr+0x60c>
 800bbea:	4b19      	ldr	r3, [pc, #100]	; (800bc50 <tcp_slowtmr+0x664>)
 800bbec:	f240 52af 	movw	r2, #1455	; 0x5af
 800bbf0:	491c      	ldr	r1, [pc, #112]	; (800bc64 <tcp_slowtmr+0x678>)
 800bbf2:	4819      	ldr	r0, [pc, #100]	; (800bc58 <tcp_slowtmr+0x66c>)
 800bbf4:	f007 fdbe 	bl	8013774 <iprintf>
        prev->next = pcb->next;
 800bbf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbfa:	68da      	ldr	r2, [r3, #12]
 800bbfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbfe:	60da      	str	r2, [r3, #12]
 800bc00:	e00f      	b.n	800bc22 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800bc02:	4b17      	ldr	r3, [pc, #92]	; (800bc60 <tcp_slowtmr+0x674>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d006      	beq.n	800bc1a <tcp_slowtmr+0x62e>
 800bc0c:	4b10      	ldr	r3, [pc, #64]	; (800bc50 <tcp_slowtmr+0x664>)
 800bc0e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800bc12:	4915      	ldr	r1, [pc, #84]	; (800bc68 <tcp_slowtmr+0x67c>)
 800bc14:	4810      	ldr	r0, [pc, #64]	; (800bc58 <tcp_slowtmr+0x66c>)
 800bc16:	f007 fdad 	bl	8013774 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800bc1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc1c:	68db      	ldr	r3, [r3, #12]
 800bc1e:	4a10      	ldr	r2, [pc, #64]	; (800bc60 <tcp_slowtmr+0x674>)
 800bc20:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800bc22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc24:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800bc26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc28:	68db      	ldr	r3, [r3, #12]
 800bc2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800bc2c:	69f8      	ldr	r0, [r7, #28]
 800bc2e:	f7fe ffdf 	bl	800abf0 <tcp_free>
 800bc32:	e004      	b.n	800bc3e <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800bc34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc36:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800bc38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc3a:	68db      	ldr	r3, [r3, #12]
 800bc3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800bc3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d1a9      	bne.n	800bb98 <tcp_slowtmr+0x5ac>
    }
  }
}
 800bc44:	bf00      	nop
 800bc46:	bf00      	nop
 800bc48:	3730      	adds	r7, #48	; 0x30
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bdb0      	pop	{r4, r5, r7, pc}
 800bc4e:	bf00      	nop
 800bc50:	08015464 	.word	0x08015464
 800bc54:	080158f4 	.word	0x080158f4
 800bc58:	080154a8 	.word	0x080154a8
 800bc5c:	2001d0a0 	.word	0x2001d0a0
 800bc60:	2001d0ac 	.word	0x2001d0ac
 800bc64:	08015924 	.word	0x08015924
 800bc68:	0801594c 	.word	0x0801594c

0800bc6c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b082      	sub	sp, #8
 800bc70:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800bc72:	4b2d      	ldr	r3, [pc, #180]	; (800bd28 <tcp_fasttmr+0xbc>)
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	3301      	adds	r3, #1
 800bc78:	b2da      	uxtb	r2, r3
 800bc7a:	4b2b      	ldr	r3, [pc, #172]	; (800bd28 <tcp_fasttmr+0xbc>)
 800bc7c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800bc7e:	4b2b      	ldr	r3, [pc, #172]	; (800bd2c <tcp_fasttmr+0xc0>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800bc84:	e048      	b.n	800bd18 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	7f9a      	ldrb	r2, [r3, #30]
 800bc8a:	4b27      	ldr	r3, [pc, #156]	; (800bd28 <tcp_fasttmr+0xbc>)
 800bc8c:	781b      	ldrb	r3, [r3, #0]
 800bc8e:	429a      	cmp	r2, r3
 800bc90:	d03f      	beq.n	800bd12 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800bc92:	4b25      	ldr	r3, [pc, #148]	; (800bd28 <tcp_fasttmr+0xbc>)
 800bc94:	781a      	ldrb	r2, [r3, #0]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	8b5b      	ldrh	r3, [r3, #26]
 800bc9e:	f003 0301 	and.w	r3, r3, #1
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d010      	beq.n	800bcc8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	8b5b      	ldrh	r3, [r3, #26]
 800bcaa:	f043 0302 	orr.w	r3, r3, #2
 800bcae:	b29a      	uxth	r2, r3
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f003 ffdb 	bl	800fc70 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	8b5b      	ldrh	r3, [r3, #26]
 800bcbe:	f023 0303 	bic.w	r3, r3, #3
 800bcc2:	b29a      	uxth	r2, r3
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	8b5b      	ldrh	r3, [r3, #26]
 800bccc:	f003 0308 	and.w	r3, r3, #8
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d009      	beq.n	800bce8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	8b5b      	ldrh	r3, [r3, #26]
 800bcd8:	f023 0308 	bic.w	r3, r3, #8
 800bcdc:	b29a      	uxth	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f7ff f918 	bl	800af18 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d00a      	beq.n	800bd0c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800bcf6:	4b0e      	ldr	r3, [pc, #56]	; (800bd30 <tcp_fasttmr+0xc4>)
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f000 f819 	bl	800bd34 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800bd02:	4b0b      	ldr	r3, [pc, #44]	; (800bd30 <tcp_fasttmr+0xc4>)
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d000      	beq.n	800bd0c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800bd0a:	e7b8      	b.n	800bc7e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	607b      	str	r3, [r7, #4]
 800bd10:	e002      	b.n	800bd18 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	68db      	ldr	r3, [r3, #12]
 800bd16:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d1b3      	bne.n	800bc86 <tcp_fasttmr+0x1a>
    }
  }
}
 800bd1e:	bf00      	nop
 800bd20:	bf00      	nop
 800bd22:	3708      	adds	r7, #8
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}
 800bd28:	2000091a 	.word	0x2000091a
 800bd2c:	2001d09c 	.word	0x2001d09c
 800bd30:	2001d098 	.word	0x2001d098

0800bd34 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800bd34:	b590      	push	{r4, r7, lr}
 800bd36:	b085      	sub	sp, #20
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d109      	bne.n	800bd56 <tcp_process_refused_data+0x22>
 800bd42:	4b38      	ldr	r3, [pc, #224]	; (800be24 <tcp_process_refused_data+0xf0>)
 800bd44:	f240 6209 	movw	r2, #1545	; 0x609
 800bd48:	4937      	ldr	r1, [pc, #220]	; (800be28 <tcp_process_refused_data+0xf4>)
 800bd4a:	4838      	ldr	r0, [pc, #224]	; (800be2c <tcp_process_refused_data+0xf8>)
 800bd4c:	f007 fd12 	bl	8013774 <iprintf>
 800bd50:	f06f 030f 	mvn.w	r3, #15
 800bd54:	e061      	b.n	800be1a <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd5a:	7b5b      	ldrb	r3, [r3, #13]
 800bd5c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd62:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2200      	movs	r2, #0
 800bd68:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d00b      	beq.n	800bd8c <tcp_process_refused_data+0x58>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6918      	ldr	r0, [r3, #16]
 800bd7e:	2300      	movs	r3, #0
 800bd80:	68ba      	ldr	r2, [r7, #8]
 800bd82:	6879      	ldr	r1, [r7, #4]
 800bd84:	47a0      	blx	r4
 800bd86:	4603      	mov	r3, r0
 800bd88:	73fb      	strb	r3, [r7, #15]
 800bd8a:	e007      	b.n	800bd9c <tcp_process_refused_data+0x68>
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	68ba      	ldr	r2, [r7, #8]
 800bd90:	6879      	ldr	r1, [r7, #4]
 800bd92:	2000      	movs	r0, #0
 800bd94:	f000 f8a6 	bl	800bee4 <tcp_recv_null>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800bd9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d12b      	bne.n	800bdfc <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800bda4:	7bbb      	ldrb	r3, [r7, #14]
 800bda6:	f003 0320 	and.w	r3, r3, #32
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d034      	beq.n	800be18 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bdb2:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800bdb6:	4293      	cmp	r3, r2
 800bdb8:	d005      	beq.n	800bdc6 <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	b29a      	uxth	r2, r3
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d00b      	beq.n	800bde8 <tcp_process_refused_data+0xb4>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6918      	ldr	r0, [r3, #16]
 800bdda:	2300      	movs	r3, #0
 800bddc:	2200      	movs	r2, #0
 800bdde:	6879      	ldr	r1, [r7, #4]
 800bde0:	47a0      	blx	r4
 800bde2:	4603      	mov	r3, r0
 800bde4:	73fb      	strb	r3, [r7, #15]
 800bde6:	e001      	b.n	800bdec <tcp_process_refused_data+0xb8>
 800bde8:	2300      	movs	r3, #0
 800bdea:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800bdec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bdf0:	f113 0f0d 	cmn.w	r3, #13
 800bdf4:	d110      	bne.n	800be18 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 800bdf6:	f06f 030c 	mvn.w	r3, #12
 800bdfa:	e00e      	b.n	800be1a <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 800bdfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be00:	f113 0f0d 	cmn.w	r3, #13
 800be04:	d102      	bne.n	800be0c <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800be06:	f06f 030c 	mvn.w	r3, #12
 800be0a:	e006      	b.n	800be1a <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	68ba      	ldr	r2, [r7, #8]
 800be10:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800be12:	f06f 0304 	mvn.w	r3, #4
 800be16:	e000      	b.n	800be1a <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 800be18:	2300      	movs	r3, #0
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	3714      	adds	r7, #20
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd90      	pop	{r4, r7, pc}
 800be22:	bf00      	nop
 800be24:	08015464 	.word	0x08015464
 800be28:	08015974 	.word	0x08015974
 800be2c:	080154a8 	.word	0x080154a8

0800be30 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b084      	sub	sp, #16
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800be38:	e007      	b.n	800be4a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f000 f80a 	bl	800be5a <tcp_seg_free>
    seg = next;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d1f4      	bne.n	800be3a <tcp_segs_free+0xa>
  }
}
 800be50:	bf00      	nop
 800be52:	bf00      	nop
 800be54:	3710      	adds	r7, #16
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}

0800be5a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800be5a:	b580      	push	{r7, lr}
 800be5c:	b082      	sub	sp, #8
 800be5e:	af00      	add	r7, sp, #0
 800be60:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d00c      	beq.n	800be82 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d004      	beq.n	800be7a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	685b      	ldr	r3, [r3, #4]
 800be74:	4618      	mov	r0, r3
 800be76:	f7fe fb89 	bl	800a58c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800be7a:	6879      	ldr	r1, [r7, #4]
 800be7c:	2003      	movs	r0, #3
 800be7e:	f7fd fd73 	bl	8009968 <memp_free>
  }
}
 800be82:	bf00      	nop
 800be84:	3708      	adds	r7, #8
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
	...

0800be8c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d106      	bne.n	800bea8 <tcp_seg_copy+0x1c>
 800be9a:	4b0f      	ldr	r3, [pc, #60]	; (800bed8 <tcp_seg_copy+0x4c>)
 800be9c:	f240 6282 	movw	r2, #1666	; 0x682
 800bea0:	490e      	ldr	r1, [pc, #56]	; (800bedc <tcp_seg_copy+0x50>)
 800bea2:	480f      	ldr	r0, [pc, #60]	; (800bee0 <tcp_seg_copy+0x54>)
 800bea4:	f007 fc66 	bl	8013774 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800bea8:	2003      	movs	r0, #3
 800beaa:	f7fd fd11 	bl	80098d0 <memp_malloc>
 800beae:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d101      	bne.n	800beba <tcp_seg_copy+0x2e>
    return NULL;
 800beb6:	2300      	movs	r3, #0
 800beb8:	e00a      	b.n	800bed0 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800beba:	2210      	movs	r2, #16
 800bebc:	6879      	ldr	r1, [r7, #4]
 800bebe:	68f8      	ldr	r0, [r7, #12]
 800bec0:	f007 fc42 	bl	8013748 <memcpy>
  pbuf_ref(cseg->p);
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	4618      	mov	r0, r3
 800beca:	f7fe fbff 	bl	800a6cc <pbuf_ref>
  return cseg;
 800bece:	68fb      	ldr	r3, [r7, #12]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3710      	adds	r7, #16
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	08015464 	.word	0x08015464
 800bedc:	080159b8 	.word	0x080159b8
 800bee0:	080154a8 	.word	0x080154a8

0800bee4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b084      	sub	sp, #16
 800bee8:	af00      	add	r7, sp, #0
 800beea:	60f8      	str	r0, [r7, #12]
 800beec:	60b9      	str	r1, [r7, #8]
 800beee:	607a      	str	r2, [r7, #4]
 800bef0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800bef2:	68bb      	ldr	r3, [r7, #8]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d109      	bne.n	800bf0c <tcp_recv_null+0x28>
 800bef8:	4b12      	ldr	r3, [pc, #72]	; (800bf44 <tcp_recv_null+0x60>)
 800befa:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800befe:	4912      	ldr	r1, [pc, #72]	; (800bf48 <tcp_recv_null+0x64>)
 800bf00:	4812      	ldr	r0, [pc, #72]	; (800bf4c <tcp_recv_null+0x68>)
 800bf02:	f007 fc37 	bl	8013774 <iprintf>
 800bf06:	f06f 030f 	mvn.w	r3, #15
 800bf0a:	e016      	b.n	800bf3a <tcp_recv_null+0x56>

  if (p != NULL) {
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d009      	beq.n	800bf26 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	891b      	ldrh	r3, [r3, #8]
 800bf16:	4619      	mov	r1, r3
 800bf18:	68b8      	ldr	r0, [r7, #8]
 800bf1a:	f7ff f9b7 	bl	800b28c <tcp_recved>
    pbuf_free(p);
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f7fe fb34 	bl	800a58c <pbuf_free>
 800bf24:	e008      	b.n	800bf38 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800bf26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d104      	bne.n	800bf38 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800bf2e:	68b8      	ldr	r0, [r7, #8]
 800bf30:	f7ff f85c 	bl	800afec <tcp_close>
 800bf34:	4603      	mov	r3, r0
 800bf36:	e000      	b.n	800bf3a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800bf38:	2300      	movs	r3, #0
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3710      	adds	r7, #16
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}
 800bf42:	bf00      	nop
 800bf44:	08015464 	.word	0x08015464
 800bf48:	080159d4 	.word	0x080159d4
 800bf4c:	080154a8 	.word	0x080154a8

0800bf50 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b086      	sub	sp, #24
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	4603      	mov	r3, r0
 800bf58:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800bf5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	db01      	blt.n	800bf66 <tcp_kill_prio+0x16>
 800bf62:	79fb      	ldrb	r3, [r7, #7]
 800bf64:	e000      	b.n	800bf68 <tcp_kill_prio+0x18>
 800bf66:	237f      	movs	r3, #127	; 0x7f
 800bf68:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800bf6a:	7afb      	ldrb	r3, [r7, #11]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d034      	beq.n	800bfda <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800bf70:	7afb      	ldrb	r3, [r7, #11]
 800bf72:	3b01      	subs	r3, #1
 800bf74:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800bf76:	2300      	movs	r3, #0
 800bf78:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800bf7e:	4b19      	ldr	r3, [pc, #100]	; (800bfe4 <tcp_kill_prio+0x94>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	617b      	str	r3, [r7, #20]
 800bf84:	e01f      	b.n	800bfc6 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	7d5b      	ldrb	r3, [r3, #21]
 800bf8a:	7afa      	ldrb	r2, [r7, #11]
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d80c      	bhi.n	800bfaa <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800bf90:	697b      	ldr	r3, [r7, #20]
 800bf92:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800bf94:	7afa      	ldrb	r2, [r7, #11]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d112      	bne.n	800bfc0 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800bf9a:	4b13      	ldr	r3, [pc, #76]	; (800bfe8 <tcp_kill_prio+0x98>)
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	6a1b      	ldr	r3, [r3, #32]
 800bfa2:	1ad3      	subs	r3, r2, r3
 800bfa4:	68fa      	ldr	r2, [r7, #12]
 800bfa6:	429a      	cmp	r2, r3
 800bfa8:	d80a      	bhi.n	800bfc0 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800bfaa:	4b0f      	ldr	r3, [pc, #60]	; (800bfe8 <tcp_kill_prio+0x98>)
 800bfac:	681a      	ldr	r2, [r3, #0]
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	6a1b      	ldr	r3, [r3, #32]
 800bfb2:	1ad3      	subs	r3, r2, r3
 800bfb4:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	7d5b      	ldrb	r3, [r3, #21]
 800bfbe:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	68db      	ldr	r3, [r3, #12]
 800bfc4:	617b      	str	r3, [r7, #20]
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d1dc      	bne.n	800bf86 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800bfcc:	693b      	ldr	r3, [r7, #16]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d004      	beq.n	800bfdc <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800bfd2:	6938      	ldr	r0, [r7, #16]
 800bfd4:	f7ff f8f4 	bl	800b1c0 <tcp_abort>
 800bfd8:	e000      	b.n	800bfdc <tcp_kill_prio+0x8c>
    return;
 800bfda:	bf00      	nop
  }
}
 800bfdc:	3718      	adds	r7, #24
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}
 800bfe2:	bf00      	nop
 800bfe4:	2001d09c 	.word	0x2001d09c
 800bfe8:	2001d0a0 	.word	0x2001d0a0

0800bfec <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b086      	sub	sp, #24
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	4603      	mov	r3, r0
 800bff4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800bff6:	79fb      	ldrb	r3, [r7, #7]
 800bff8:	2b08      	cmp	r3, #8
 800bffa:	d009      	beq.n	800c010 <tcp_kill_state+0x24>
 800bffc:	79fb      	ldrb	r3, [r7, #7]
 800bffe:	2b09      	cmp	r3, #9
 800c000:	d006      	beq.n	800c010 <tcp_kill_state+0x24>
 800c002:	4b1a      	ldr	r3, [pc, #104]	; (800c06c <tcp_kill_state+0x80>)
 800c004:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800c008:	4919      	ldr	r1, [pc, #100]	; (800c070 <tcp_kill_state+0x84>)
 800c00a:	481a      	ldr	r0, [pc, #104]	; (800c074 <tcp_kill_state+0x88>)
 800c00c:	f007 fbb2 	bl	8013774 <iprintf>

  inactivity = 0;
 800c010:	2300      	movs	r3, #0
 800c012:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800c014:	2300      	movs	r3, #0
 800c016:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c018:	4b17      	ldr	r3, [pc, #92]	; (800c078 <tcp_kill_state+0x8c>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	617b      	str	r3, [r7, #20]
 800c01e:	e017      	b.n	800c050 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	7d1b      	ldrb	r3, [r3, #20]
 800c024:	79fa      	ldrb	r2, [r7, #7]
 800c026:	429a      	cmp	r2, r3
 800c028:	d10f      	bne.n	800c04a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c02a:	4b14      	ldr	r3, [pc, #80]	; (800c07c <tcp_kill_state+0x90>)
 800c02c:	681a      	ldr	r2, [r3, #0]
 800c02e:	697b      	ldr	r3, [r7, #20]
 800c030:	6a1b      	ldr	r3, [r3, #32]
 800c032:	1ad3      	subs	r3, r2, r3
 800c034:	68fa      	ldr	r2, [r7, #12]
 800c036:	429a      	cmp	r2, r3
 800c038:	d807      	bhi.n	800c04a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800c03a:	4b10      	ldr	r3, [pc, #64]	; (800c07c <tcp_kill_state+0x90>)
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	6a1b      	ldr	r3, [r3, #32]
 800c042:	1ad3      	subs	r3, r2, r3
 800c044:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800c046:	697b      	ldr	r3, [r7, #20]
 800c048:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	68db      	ldr	r3, [r3, #12]
 800c04e:	617b      	str	r3, [r7, #20]
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d1e4      	bne.n	800c020 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d003      	beq.n	800c064 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800c05c:	2100      	movs	r1, #0
 800c05e:	6938      	ldr	r0, [r7, #16]
 800c060:	f7fe fff0 	bl	800b044 <tcp_abandon>
  }
}
 800c064:	bf00      	nop
 800c066:	3718      	adds	r7, #24
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}
 800c06c:	08015464 	.word	0x08015464
 800c070:	080159f0 	.word	0x080159f0
 800c074:	080154a8 	.word	0x080154a8
 800c078:	2001d09c 	.word	0x2001d09c
 800c07c:	2001d0a0 	.word	0x2001d0a0

0800c080 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b084      	sub	sp, #16
 800c084:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800c086:	2300      	movs	r3, #0
 800c088:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800c08a:	2300      	movs	r3, #0
 800c08c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c08e:	4b12      	ldr	r3, [pc, #72]	; (800c0d8 <tcp_kill_timewait+0x58>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	60fb      	str	r3, [r7, #12]
 800c094:	e012      	b.n	800c0bc <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c096:	4b11      	ldr	r3, [pc, #68]	; (800c0dc <tcp_kill_timewait+0x5c>)
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	6a1b      	ldr	r3, [r3, #32]
 800c09e:	1ad3      	subs	r3, r2, r3
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d807      	bhi.n	800c0b6 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800c0a6:	4b0d      	ldr	r3, [pc, #52]	; (800c0dc <tcp_kill_timewait+0x5c>)
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6a1b      	ldr	r3, [r3, #32]
 800c0ae:	1ad3      	subs	r3, r2, r3
 800c0b0:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	68db      	ldr	r3, [r3, #12]
 800c0ba:	60fb      	str	r3, [r7, #12]
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d1e9      	bne.n	800c096 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d002      	beq.n	800c0ce <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800c0c8:	68b8      	ldr	r0, [r7, #8]
 800c0ca:	f7ff f879 	bl	800b1c0 <tcp_abort>
  }
}
 800c0ce:	bf00      	nop
 800c0d0:	3710      	adds	r7, #16
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}
 800c0d6:	bf00      	nop
 800c0d8:	2001d0ac 	.word	0x2001d0ac
 800c0dc:	2001d0a0 	.word	0x2001d0a0

0800c0e0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800c0e6:	4b10      	ldr	r3, [pc, #64]	; (800c128 <tcp_handle_closepend+0x48>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800c0ec:	e014      	b.n	800c118 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	68db      	ldr	r3, [r3, #12]
 800c0f2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	8b5b      	ldrh	r3, [r3, #26]
 800c0f8:	f003 0308 	and.w	r3, r3, #8
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d009      	beq.n	800c114 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	8b5b      	ldrh	r3, [r3, #26]
 800c104:	f023 0308 	bic.w	r3, r3, #8
 800c108:	b29a      	uxth	r2, r3
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f7fe ff02 	bl	800af18 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d1e7      	bne.n	800c0ee <tcp_handle_closepend+0xe>
  }
}
 800c11e:	bf00      	nop
 800c120:	bf00      	nop
 800c122:	3708      	adds	r7, #8
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}
 800c128:	2001d09c 	.word	0x2001d09c

0800c12c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b084      	sub	sp, #16
 800c130:	af00      	add	r7, sp, #0
 800c132:	4603      	mov	r3, r0
 800c134:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c136:	2001      	movs	r0, #1
 800c138:	f7fd fbca 	bl	80098d0 <memp_malloc>
 800c13c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d126      	bne.n	800c192 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800c144:	f7ff ffcc 	bl	800c0e0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800c148:	f7ff ff9a 	bl	800c080 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c14c:	2001      	movs	r0, #1
 800c14e:	f7fd fbbf 	bl	80098d0 <memp_malloc>
 800c152:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d11b      	bne.n	800c192 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800c15a:	2009      	movs	r0, #9
 800c15c:	f7ff ff46 	bl	800bfec <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c160:	2001      	movs	r0, #1
 800c162:	f7fd fbb5 	bl	80098d0 <memp_malloc>
 800c166:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d111      	bne.n	800c192 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800c16e:	2008      	movs	r0, #8
 800c170:	f7ff ff3c 	bl	800bfec <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c174:	2001      	movs	r0, #1
 800c176:	f7fd fbab 	bl	80098d0 <memp_malloc>
 800c17a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d107      	bne.n	800c192 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800c182:	79fb      	ldrb	r3, [r7, #7]
 800c184:	4618      	mov	r0, r3
 800c186:	f7ff fee3 	bl	800bf50 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c18a:	2001      	movs	r0, #1
 800c18c:	f7fd fba0 	bl	80098d0 <memp_malloc>
 800c190:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d03f      	beq.n	800c218 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800c198:	229c      	movs	r2, #156	; 0x9c
 800c19a:	2100      	movs	r1, #0
 800c19c:	68f8      	ldr	r0, [r7, #12]
 800c19e:	f007 fae1 	bl	8013764 <memset>
    pcb->prio = prio;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	79fa      	ldrb	r2, [r7, #7]
 800c1a6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800c1ae:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800c1b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	22ff      	movs	r2, #255	; 0xff
 800c1c6:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	f44f 7206 	mov.w	r2, #536	; 0x218
 800c1ce:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2206      	movs	r2, #6
 800c1d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2206      	movs	r2, #6
 800c1dc:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c1e4:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800c1ee:	4b0d      	ldr	r3, [pc, #52]	; (800c224 <tcp_alloc+0xf8>)
 800c1f0:	681a      	ldr	r2, [r3, #0]
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800c1f6:	4b0c      	ldr	r3, [pc, #48]	; (800c228 <tcp_alloc+0xfc>)
 800c1f8:	781a      	ldrb	r2, [r3, #0]
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800c204:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	4a08      	ldr	r2, [pc, #32]	; (800c22c <tcp_alloc+0x100>)
 800c20c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	4a07      	ldr	r2, [pc, #28]	; (800c230 <tcp_alloc+0x104>)
 800c214:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800c218:	68fb      	ldr	r3, [r7, #12]
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3710      	adds	r7, #16
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
 800c222:	bf00      	nop
 800c224:	2001d0a0 	.word	0x2001d0a0
 800c228:	2000091a 	.word	0x2000091a
 800c22c:	0800bee5 	.word	0x0800bee5
 800c230:	006ddd00 	.word	0x006ddd00

0800c234 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800c238:	2040      	movs	r0, #64	; 0x40
 800c23a:	f7ff ff77 	bl	800c12c <tcp_alloc>
 800c23e:	4603      	mov	r3, r0
}
 800c240:	4618      	mov	r0, r3
 800c242:	bd80      	pop	{r7, pc}

0800c244 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800c244:	b480      	push	{r7}
 800c246:	b083      	sub	sp, #12
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
 800c24c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d002      	beq.n	800c25a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	683a      	ldr	r2, [r7, #0]
 800c258:	611a      	str	r2, [r3, #16]
  }
}
 800c25a:	bf00      	nop
 800c25c:	370c      	adds	r7, #12
 800c25e:	46bd      	mov	sp, r7
 800c260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c264:	4770      	bx	lr
	...

0800c268 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b082      	sub	sp, #8
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
 800c270:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d00e      	beq.n	800c296 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	7d1b      	ldrb	r3, [r3, #20]
 800c27c:	2b01      	cmp	r3, #1
 800c27e:	d106      	bne.n	800c28e <tcp_recv+0x26>
 800c280:	4b07      	ldr	r3, [pc, #28]	; (800c2a0 <tcp_recv+0x38>)
 800c282:	f240 72df 	movw	r2, #2015	; 0x7df
 800c286:	4907      	ldr	r1, [pc, #28]	; (800c2a4 <tcp_recv+0x3c>)
 800c288:	4807      	ldr	r0, [pc, #28]	; (800c2a8 <tcp_recv+0x40>)
 800c28a:	f007 fa73 	bl	8013774 <iprintf>
    pcb->recv = recv;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	683a      	ldr	r2, [r7, #0]
 800c292:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 800c296:	bf00      	nop
 800c298:	3708      	adds	r7, #8
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
 800c29e:	bf00      	nop
 800c2a0:	08015464 	.word	0x08015464
 800c2a4:	08015a00 	.word	0x08015a00
 800c2a8:	080154a8 	.word	0x080154a8

0800c2ac <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b082      	sub	sp, #8
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d00e      	beq.n	800c2da <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	7d1b      	ldrb	r3, [r3, #20]
 800c2c0:	2b01      	cmp	r3, #1
 800c2c2:	d106      	bne.n	800c2d2 <tcp_sent+0x26>
 800c2c4:	4b07      	ldr	r3, [pc, #28]	; (800c2e4 <tcp_sent+0x38>)
 800c2c6:	f240 72f3 	movw	r2, #2035	; 0x7f3
 800c2ca:	4907      	ldr	r1, [pc, #28]	; (800c2e8 <tcp_sent+0x3c>)
 800c2cc:	4807      	ldr	r0, [pc, #28]	; (800c2ec <tcp_sent+0x40>)
 800c2ce:	f007 fa51 	bl	8013774 <iprintf>
    pcb->sent = sent;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	683a      	ldr	r2, [r7, #0]
 800c2d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 800c2da:	bf00      	nop
 800c2dc:	3708      	adds	r7, #8
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	08015464 	.word	0x08015464
 800c2e8:	08015a28 	.word	0x08015a28
 800c2ec:	080154a8 	.word	0x080154a8

0800c2f0 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b082      	sub	sp, #8
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00e      	beq.n	800c31e <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	7d1b      	ldrb	r3, [r3, #20]
 800c304:	2b01      	cmp	r3, #1
 800c306:	d106      	bne.n	800c316 <tcp_err+0x26>
 800c308:	4b07      	ldr	r3, [pc, #28]	; (800c328 <tcp_err+0x38>)
 800c30a:	f640 020d 	movw	r2, #2061	; 0x80d
 800c30e:	4907      	ldr	r1, [pc, #28]	; (800c32c <tcp_err+0x3c>)
 800c310:	4807      	ldr	r0, [pc, #28]	; (800c330 <tcp_err+0x40>)
 800c312:	f007 fa2f 	bl	8013774 <iprintf>
    pcb->errf = err;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	683a      	ldr	r2, [r7, #0]
 800c31a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 800c31e:	bf00      	nop
 800c320:	3708      	adds	r7, #8
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}
 800c326:	bf00      	nop
 800c328:	08015464 	.word	0x08015464
 800c32c:	08015a50 	.word	0x08015a50
 800c330:	080154a8 	.word	0x080154a8

0800c334 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b084      	sub	sp, #16
 800c338:	af00      	add	r7, sp, #0
 800c33a:	60f8      	str	r0, [r7, #12]
 800c33c:	60b9      	str	r1, [r7, #8]
 800c33e:	4613      	mov	r3, r2
 800c340:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d107      	bne.n	800c358 <tcp_poll+0x24>
 800c348:	4b0e      	ldr	r3, [pc, #56]	; (800c384 <tcp_poll+0x50>)
 800c34a:	f640 023d 	movw	r2, #2109	; 0x83d
 800c34e:	490e      	ldr	r1, [pc, #56]	; (800c388 <tcp_poll+0x54>)
 800c350:	480e      	ldr	r0, [pc, #56]	; (800c38c <tcp_poll+0x58>)
 800c352:	f007 fa0f 	bl	8013774 <iprintf>
 800c356:	e011      	b.n	800c37c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	7d1b      	ldrb	r3, [r3, #20]
 800c35c:	2b01      	cmp	r3, #1
 800c35e:	d106      	bne.n	800c36e <tcp_poll+0x3a>
 800c360:	4b08      	ldr	r3, [pc, #32]	; (800c384 <tcp_poll+0x50>)
 800c362:	f640 023e 	movw	r2, #2110	; 0x83e
 800c366:	490a      	ldr	r1, [pc, #40]	; (800c390 <tcp_poll+0x5c>)
 800c368:	4808      	ldr	r0, [pc, #32]	; (800c38c <tcp_poll+0x58>)
 800c36a:	f007 fa03 	bl	8013774 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	68ba      	ldr	r2, [r7, #8]
 800c372:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	79fa      	ldrb	r2, [r7, #7]
 800c37a:	775a      	strb	r2, [r3, #29]
}
 800c37c:	3710      	adds	r7, #16
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}
 800c382:	bf00      	nop
 800c384:	08015464 	.word	0x08015464
 800c388:	08015a78 	.word	0x08015a78
 800c38c:	080154a8 	.word	0x080154a8
 800c390:	08015a90 	.word	0x08015a90

0800c394 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b082      	sub	sp, #8
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d107      	bne.n	800c3b2 <tcp_pcb_purge+0x1e>
 800c3a2:	4b21      	ldr	r3, [pc, #132]	; (800c428 <tcp_pcb_purge+0x94>)
 800c3a4:	f640 0251 	movw	r2, #2129	; 0x851
 800c3a8:	4920      	ldr	r1, [pc, #128]	; (800c42c <tcp_pcb_purge+0x98>)
 800c3aa:	4821      	ldr	r0, [pc, #132]	; (800c430 <tcp_pcb_purge+0x9c>)
 800c3ac:	f007 f9e2 	bl	8013774 <iprintf>
 800c3b0:	e037      	b.n	800c422 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	7d1b      	ldrb	r3, [r3, #20]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d033      	beq.n	800c422 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800c3be:	2b0a      	cmp	r3, #10
 800c3c0:	d02f      	beq.n	800c422 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800c3c6:	2b01      	cmp	r3, #1
 800c3c8:	d02b      	beq.n	800c422 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d007      	beq.n	800c3e2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f7fe f8d8 	bl	800a58c <pbuf_free>
      pcb->refused_data = NULL;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2200      	movs	r2, #0
 800c3e0:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d002      	beq.n	800c3f0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f000 f986 	bl	800c6fc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c3f6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7ff fd17 	bl	800be30 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c406:	4618      	mov	r0, r3
 800c408:	f7ff fd12 	bl	800be30 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2200      	movs	r2, #0
 800c410:	66da      	str	r2, [r3, #108]	; 0x6c
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2200      	movs	r2, #0
 800c41e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800c422:	3708      	adds	r7, #8
 800c424:	46bd      	mov	sp, r7
 800c426:	bd80      	pop	{r7, pc}
 800c428:	08015464 	.word	0x08015464
 800c42c:	08015ab0 	.word	0x08015ab0
 800c430:	080154a8 	.word	0x080154a8

0800c434 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b084      	sub	sp, #16
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
 800c43c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d106      	bne.n	800c452 <tcp_pcb_remove+0x1e>
 800c444:	4b3e      	ldr	r3, [pc, #248]	; (800c540 <tcp_pcb_remove+0x10c>)
 800c446:	f640 0283 	movw	r2, #2179	; 0x883
 800c44a:	493e      	ldr	r1, [pc, #248]	; (800c544 <tcp_pcb_remove+0x110>)
 800c44c:	483e      	ldr	r0, [pc, #248]	; (800c548 <tcp_pcb_remove+0x114>)
 800c44e:	f007 f991 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d106      	bne.n	800c466 <tcp_pcb_remove+0x32>
 800c458:	4b39      	ldr	r3, [pc, #228]	; (800c540 <tcp_pcb_remove+0x10c>)
 800c45a:	f640 0284 	movw	r2, #2180	; 0x884
 800c45e:	493b      	ldr	r1, [pc, #236]	; (800c54c <tcp_pcb_remove+0x118>)
 800c460:	4839      	ldr	r0, [pc, #228]	; (800c548 <tcp_pcb_remove+0x114>)
 800c462:	f007 f987 	bl	8013774 <iprintf>

  TCP_RMV(pcblist, pcb);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	683a      	ldr	r2, [r7, #0]
 800c46c:	429a      	cmp	r2, r3
 800c46e:	d105      	bne.n	800c47c <tcp_pcb_remove+0x48>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	68da      	ldr	r2, [r3, #12]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	601a      	str	r2, [r3, #0]
 800c47a:	e013      	b.n	800c4a4 <tcp_pcb_remove+0x70>
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	60fb      	str	r3, [r7, #12]
 800c482:	e00c      	b.n	800c49e <tcp_pcb_remove+0x6a>
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	68db      	ldr	r3, [r3, #12]
 800c488:	683a      	ldr	r2, [r7, #0]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d104      	bne.n	800c498 <tcp_pcb_remove+0x64>
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	68da      	ldr	r2, [r3, #12]
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	60da      	str	r2, [r3, #12]
 800c496:	e005      	b.n	800c4a4 <tcp_pcb_remove+0x70>
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	68db      	ldr	r3, [r3, #12]
 800c49c:	60fb      	str	r3, [r7, #12]
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d1ef      	bne.n	800c484 <tcp_pcb_remove+0x50>
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800c4aa:	6838      	ldr	r0, [r7, #0]
 800c4ac:	f7ff ff72 	bl	800c394 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	7d1b      	ldrb	r3, [r3, #20]
 800c4b4:	2b0a      	cmp	r3, #10
 800c4b6:	d013      	beq.n	800c4e0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800c4bc:	2b01      	cmp	r3, #1
 800c4be:	d00f      	beq.n	800c4e0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	8b5b      	ldrh	r3, [r3, #26]
 800c4c4:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d009      	beq.n	800c4e0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	8b5b      	ldrh	r3, [r3, #26]
 800c4d0:	f043 0302 	orr.w	r3, r3, #2
 800c4d4:	b29a      	uxth	r2, r3
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800c4da:	6838      	ldr	r0, [r7, #0]
 800c4dc:	f003 fbc8 	bl	800fc70 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	7d1b      	ldrb	r3, [r3, #20]
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d020      	beq.n	800c52a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d006      	beq.n	800c4fe <tcp_pcb_remove+0xca>
 800c4f0:	4b13      	ldr	r3, [pc, #76]	; (800c540 <tcp_pcb_remove+0x10c>)
 800c4f2:	f640 0293 	movw	r2, #2195	; 0x893
 800c4f6:	4916      	ldr	r1, [pc, #88]	; (800c550 <tcp_pcb_remove+0x11c>)
 800c4f8:	4813      	ldr	r0, [pc, #76]	; (800c548 <tcp_pcb_remove+0x114>)
 800c4fa:	f007 f93b 	bl	8013774 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c502:	2b00      	cmp	r3, #0
 800c504:	d006      	beq.n	800c514 <tcp_pcb_remove+0xe0>
 800c506:	4b0e      	ldr	r3, [pc, #56]	; (800c540 <tcp_pcb_remove+0x10c>)
 800c508:	f640 0294 	movw	r2, #2196	; 0x894
 800c50c:	4911      	ldr	r1, [pc, #68]	; (800c554 <tcp_pcb_remove+0x120>)
 800c50e:	480e      	ldr	r0, [pc, #56]	; (800c548 <tcp_pcb_remove+0x114>)
 800c510:	f007 f930 	bl	8013774 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d006      	beq.n	800c52a <tcp_pcb_remove+0xf6>
 800c51c:	4b08      	ldr	r3, [pc, #32]	; (800c540 <tcp_pcb_remove+0x10c>)
 800c51e:	f640 0296 	movw	r2, #2198	; 0x896
 800c522:	490d      	ldr	r1, [pc, #52]	; (800c558 <tcp_pcb_remove+0x124>)
 800c524:	4808      	ldr	r0, [pc, #32]	; (800c548 <tcp_pcb_remove+0x114>)
 800c526:	f007 f925 	bl	8013774 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	2200      	movs	r2, #0
 800c52e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	2200      	movs	r2, #0
 800c534:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800c536:	bf00      	nop
 800c538:	3710      	adds	r7, #16
 800c53a:	46bd      	mov	sp, r7
 800c53c:	bd80      	pop	{r7, pc}
 800c53e:	bf00      	nop
 800c540:	08015464 	.word	0x08015464
 800c544:	08015acc 	.word	0x08015acc
 800c548:	080154a8 	.word	0x080154a8
 800c54c:	08015ae8 	.word	0x08015ae8
 800c550:	08015b08 	.word	0x08015b08
 800c554:	08015b20 	.word	0x08015b20
 800c558:	08015b3c 	.word	0x08015b3c

0800c55c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b082      	sub	sp, #8
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d106      	bne.n	800c578 <tcp_next_iss+0x1c>
 800c56a:	4b0a      	ldr	r3, [pc, #40]	; (800c594 <tcp_next_iss+0x38>)
 800c56c:	f640 02af 	movw	r2, #2223	; 0x8af
 800c570:	4909      	ldr	r1, [pc, #36]	; (800c598 <tcp_next_iss+0x3c>)
 800c572:	480a      	ldr	r0, [pc, #40]	; (800c59c <tcp_next_iss+0x40>)
 800c574:	f007 f8fe 	bl	8013774 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800c578:	4b09      	ldr	r3, [pc, #36]	; (800c5a0 <tcp_next_iss+0x44>)
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	4b09      	ldr	r3, [pc, #36]	; (800c5a4 <tcp_next_iss+0x48>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4413      	add	r3, r2
 800c582:	4a07      	ldr	r2, [pc, #28]	; (800c5a0 <tcp_next_iss+0x44>)
 800c584:	6013      	str	r3, [r2, #0]
  return iss;
 800c586:	4b06      	ldr	r3, [pc, #24]	; (800c5a0 <tcp_next_iss+0x44>)
 800c588:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	3708      	adds	r7, #8
 800c58e:	46bd      	mov	sp, r7
 800c590:	bd80      	pop	{r7, pc}
 800c592:	bf00      	nop
 800c594:	08015464 	.word	0x08015464
 800c598:	08015b54 	.word	0x08015b54
 800c59c:	080154a8 	.word	0x080154a8
 800c5a0:	20000088 	.word	0x20000088
 800c5a4:	2001d0a0 	.word	0x2001d0a0

0800c5a8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b086      	sub	sp, #24
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	60b9      	str	r1, [r7, #8]
 800c5b2:	607a      	str	r2, [r7, #4]
 800c5b4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d106      	bne.n	800c5ca <tcp_eff_send_mss_netif+0x22>
 800c5bc:	4b14      	ldr	r3, [pc, #80]	; (800c610 <tcp_eff_send_mss_netif+0x68>)
 800c5be:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800c5c2:	4914      	ldr	r1, [pc, #80]	; (800c614 <tcp_eff_send_mss_netif+0x6c>)
 800c5c4:	4814      	ldr	r0, [pc, #80]	; (800c618 <tcp_eff_send_mss_netif+0x70>)
 800c5c6:	f007 f8d5 	bl	8013774 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800c5ca:	68bb      	ldr	r3, [r7, #8]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d101      	bne.n	800c5d4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800c5d0:	89fb      	ldrh	r3, [r7, #14]
 800c5d2:	e019      	b.n	800c608 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c5d8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800c5da:	8afb      	ldrh	r3, [r7, #22]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d012      	beq.n	800c606 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800c5e0:	2328      	movs	r3, #40	; 0x28
 800c5e2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800c5e4:	8afa      	ldrh	r2, [r7, #22]
 800c5e6:	8abb      	ldrh	r3, [r7, #20]
 800c5e8:	429a      	cmp	r2, r3
 800c5ea:	d904      	bls.n	800c5f6 <tcp_eff_send_mss_netif+0x4e>
 800c5ec:	8afa      	ldrh	r2, [r7, #22]
 800c5ee:	8abb      	ldrh	r3, [r7, #20]
 800c5f0:	1ad3      	subs	r3, r2, r3
 800c5f2:	b29b      	uxth	r3, r3
 800c5f4:	e000      	b.n	800c5f8 <tcp_eff_send_mss_netif+0x50>
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800c5fa:	8a7a      	ldrh	r2, [r7, #18]
 800c5fc:	89fb      	ldrh	r3, [r7, #14]
 800c5fe:	4293      	cmp	r3, r2
 800c600:	bf28      	it	cs
 800c602:	4613      	movcs	r3, r2
 800c604:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800c606:	89fb      	ldrh	r3, [r7, #14]
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3718      	adds	r7, #24
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	08015464 	.word	0x08015464
 800c614:	08015b70 	.word	0x08015b70
 800c618:	080154a8 	.word	0x080154a8

0800c61c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b084      	sub	sp, #16
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d119      	bne.n	800c664 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800c630:	4b10      	ldr	r3, [pc, #64]	; (800c674 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800c632:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800c636:	4910      	ldr	r1, [pc, #64]	; (800c678 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800c638:	4810      	ldr	r0, [pc, #64]	; (800c67c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800c63a:	f007 f89b 	bl	8013774 <iprintf>

  while (pcb != NULL) {
 800c63e:	e011      	b.n	800c664 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	681a      	ldr	r2, [r3, #0]
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	429a      	cmp	r2, r3
 800c64a:	d108      	bne.n	800c65e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800c652:	68f8      	ldr	r0, [r7, #12]
 800c654:	f7fe fdb4 	bl	800b1c0 <tcp_abort>
      pcb = next;
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	60fb      	str	r3, [r7, #12]
 800c65c:	e002      	b.n	800c664 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d1ea      	bne.n	800c640 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800c66a:	bf00      	nop
 800c66c:	bf00      	nop
 800c66e:	3710      	adds	r7, #16
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}
 800c674:	08015464 	.word	0x08015464
 800c678:	08015b98 	.word	0x08015b98
 800c67c:	080154a8 	.word	0x080154a8

0800c680 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b084      	sub	sp, #16
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
 800c688:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d02a      	beq.n	800c6e6 <tcp_netif_ip_addr_changed+0x66>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d026      	beq.n	800c6e6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800c698:	4b15      	ldr	r3, [pc, #84]	; (800c6f0 <tcp_netif_ip_addr_changed+0x70>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4619      	mov	r1, r3
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f7ff ffbc 	bl	800c61c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800c6a4:	4b13      	ldr	r3, [pc, #76]	; (800c6f4 <tcp_netif_ip_addr_changed+0x74>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	4619      	mov	r1, r3
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f7ff ffb6 	bl	800c61c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d017      	beq.n	800c6e6 <tcp_netif_ip_addr_changed+0x66>
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d013      	beq.n	800c6e6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c6be:	4b0e      	ldr	r3, [pc, #56]	; (800c6f8 <tcp_netif_ip_addr_changed+0x78>)
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	60fb      	str	r3, [r7, #12]
 800c6c4:	e00c      	b.n	800c6e0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	681a      	ldr	r2, [r3, #0]
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d103      	bne.n	800c6da <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	68db      	ldr	r3, [r3, #12]
 800c6de:	60fb      	str	r3, [r7, #12]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1ef      	bne.n	800c6c6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800c6e6:	bf00      	nop
 800c6e8:	3710      	adds	r7, #16
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	2001d09c 	.word	0x2001d09c
 800c6f4:	2001d0a8 	.word	0x2001d0a8
 800c6f8:	2001d0a4 	.word	0x2001d0a4

0800c6fc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b082      	sub	sp, #8
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d007      	beq.n	800c71c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c710:	4618      	mov	r0, r3
 800c712:	f7ff fb8d 	bl	800be30 <tcp_segs_free>
    pcb->ooseq = NULL;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2200      	movs	r2, #0
 800c71a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800c71c:	bf00      	nop
 800c71e:	3708      	adds	r7, #8
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800c724:	b590      	push	{r4, r7, lr}
 800c726:	b08d      	sub	sp, #52	; 0x34
 800c728:	af04      	add	r7, sp, #16
 800c72a:	6078      	str	r0, [r7, #4]
 800c72c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d105      	bne.n	800c740 <tcp_input+0x1c>
 800c734:	4b9b      	ldr	r3, [pc, #620]	; (800c9a4 <tcp_input+0x280>)
 800c736:	2283      	movs	r2, #131	; 0x83
 800c738:	499b      	ldr	r1, [pc, #620]	; (800c9a8 <tcp_input+0x284>)
 800c73a:	489c      	ldr	r0, [pc, #624]	; (800c9ac <tcp_input+0x288>)
 800c73c:	f007 f81a 	bl	8013774 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	685b      	ldr	r3, [r3, #4]
 800c744:	4a9a      	ldr	r2, [pc, #616]	; (800c9b0 <tcp_input+0x28c>)
 800c746:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	895b      	ldrh	r3, [r3, #10]
 800c74c:	2b13      	cmp	r3, #19
 800c74e:	f240 83c5 	bls.w	800cedc <tcp_input+0x7b8>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c752:	4b98      	ldr	r3, [pc, #608]	; (800c9b4 <tcp_input+0x290>)
 800c754:	695b      	ldr	r3, [r3, #20]
 800c756:	4a97      	ldr	r2, [pc, #604]	; (800c9b4 <tcp_input+0x290>)
 800c758:	6812      	ldr	r2, [r2, #0]
 800c75a:	4611      	mov	r1, r2
 800c75c:	4618      	mov	r0, r3
 800c75e:	f006 f871 	bl	8012844 <ip4_addr_isbroadcast_u32>
 800c762:	4603      	mov	r3, r0
 800c764:	2b00      	cmp	r3, #0
 800c766:	f040 83bb 	bne.w	800cee0 <tcp_input+0x7bc>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800c76a:	4b92      	ldr	r3, [pc, #584]	; (800c9b4 <tcp_input+0x290>)
 800c76c:	695b      	ldr	r3, [r3, #20]
 800c76e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c772:	2be0      	cmp	r3, #224	; 0xe0
 800c774:	f000 83b4 	beq.w	800cee0 <tcp_input+0x7bc>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800c778:	4b8d      	ldr	r3, [pc, #564]	; (800c9b0 <tcp_input+0x28c>)
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	899b      	ldrh	r3, [r3, #12]
 800c77e:	b29b      	uxth	r3, r3
 800c780:	4618      	mov	r0, r3
 800c782:	f7fc fc3f 	bl	8009004 <lwip_htons>
 800c786:	4603      	mov	r3, r0
 800c788:	0b1b      	lsrs	r3, r3, #12
 800c78a:	b29b      	uxth	r3, r3
 800c78c:	b2db      	uxtb	r3, r3
 800c78e:	009b      	lsls	r3, r3, #2
 800c790:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800c792:	7cbb      	ldrb	r3, [r7, #18]
 800c794:	2b13      	cmp	r3, #19
 800c796:	f240 83a5 	bls.w	800cee4 <tcp_input+0x7c0>
 800c79a:	7cbb      	ldrb	r3, [r7, #18]
 800c79c:	b29a      	uxth	r2, r3
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	891b      	ldrh	r3, [r3, #8]
 800c7a2:	429a      	cmp	r2, r3
 800c7a4:	f200 839e 	bhi.w	800cee4 <tcp_input+0x7c0>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800c7a8:	7cbb      	ldrb	r3, [r7, #18]
 800c7aa:	b29b      	uxth	r3, r3
 800c7ac:	3b14      	subs	r3, #20
 800c7ae:	b29a      	uxth	r2, r3
 800c7b0:	4b81      	ldr	r3, [pc, #516]	; (800c9b8 <tcp_input+0x294>)
 800c7b2:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800c7b4:	4b81      	ldr	r3, [pc, #516]	; (800c9bc <tcp_input+0x298>)
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	895a      	ldrh	r2, [r3, #10]
 800c7be:	7cbb      	ldrb	r3, [r7, #18]
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	429a      	cmp	r2, r3
 800c7c4:	d309      	bcc.n	800c7da <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800c7c6:	4b7c      	ldr	r3, [pc, #496]	; (800c9b8 <tcp_input+0x294>)
 800c7c8:	881a      	ldrh	r2, [r3, #0]
 800c7ca:	4b7d      	ldr	r3, [pc, #500]	; (800c9c0 <tcp_input+0x29c>)
 800c7cc:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800c7ce:	7cbb      	ldrb	r3, [r7, #18]
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f7fd fe54 	bl	800a480 <pbuf_remove_header>
 800c7d8:	e04e      	b.n	800c878 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d105      	bne.n	800c7ee <tcp_input+0xca>
 800c7e2:	4b70      	ldr	r3, [pc, #448]	; (800c9a4 <tcp_input+0x280>)
 800c7e4:	22c2      	movs	r2, #194	; 0xc2
 800c7e6:	4977      	ldr	r1, [pc, #476]	; (800c9c4 <tcp_input+0x2a0>)
 800c7e8:	4870      	ldr	r0, [pc, #448]	; (800c9ac <tcp_input+0x288>)
 800c7ea:	f006 ffc3 	bl	8013774 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800c7ee:	2114      	movs	r1, #20
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f7fd fe45 	bl	800a480 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	895a      	ldrh	r2, [r3, #10]
 800c7fa:	4b71      	ldr	r3, [pc, #452]	; (800c9c0 <tcp_input+0x29c>)
 800c7fc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800c7fe:	4b6e      	ldr	r3, [pc, #440]	; (800c9b8 <tcp_input+0x294>)
 800c800:	881a      	ldrh	r2, [r3, #0]
 800c802:	4b6f      	ldr	r3, [pc, #444]	; (800c9c0 <tcp_input+0x29c>)
 800c804:	881b      	ldrh	r3, [r3, #0]
 800c806:	1ad3      	subs	r3, r2, r3
 800c808:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800c80a:	4b6d      	ldr	r3, [pc, #436]	; (800c9c0 <tcp_input+0x29c>)
 800c80c:	881b      	ldrh	r3, [r3, #0]
 800c80e:	4619      	mov	r1, r3
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f7fd fe35 	bl	800a480 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	895b      	ldrh	r3, [r3, #10]
 800c81c:	8a3a      	ldrh	r2, [r7, #16]
 800c81e:	429a      	cmp	r2, r3
 800c820:	f200 8362 	bhi.w	800cee8 <tcp_input+0x7c4>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	4a64      	ldr	r2, [pc, #400]	; (800c9bc <tcp_input+0x298>)
 800c82c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	8a3a      	ldrh	r2, [r7, #16]
 800c834:	4611      	mov	r1, r2
 800c836:	4618      	mov	r0, r3
 800c838:	f7fd fe22 	bl	800a480 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	891a      	ldrh	r2, [r3, #8]
 800c840:	8a3b      	ldrh	r3, [r7, #16]
 800c842:	1ad3      	subs	r3, r2, r3
 800c844:	b29a      	uxth	r2, r3
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	895b      	ldrh	r3, [r3, #10]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d005      	beq.n	800c85e <tcp_input+0x13a>
 800c852:	4b54      	ldr	r3, [pc, #336]	; (800c9a4 <tcp_input+0x280>)
 800c854:	22df      	movs	r2, #223	; 0xdf
 800c856:	495c      	ldr	r1, [pc, #368]	; (800c9c8 <tcp_input+0x2a4>)
 800c858:	4854      	ldr	r0, [pc, #336]	; (800c9ac <tcp_input+0x288>)
 800c85a:	f006 ff8b 	bl	8013774 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	891a      	ldrh	r2, [r3, #8]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	891b      	ldrh	r3, [r3, #8]
 800c868:	429a      	cmp	r2, r3
 800c86a:	d005      	beq.n	800c878 <tcp_input+0x154>
 800c86c:	4b4d      	ldr	r3, [pc, #308]	; (800c9a4 <tcp_input+0x280>)
 800c86e:	22e0      	movs	r2, #224	; 0xe0
 800c870:	4956      	ldr	r1, [pc, #344]	; (800c9cc <tcp_input+0x2a8>)
 800c872:	484e      	ldr	r0, [pc, #312]	; (800c9ac <tcp_input+0x288>)
 800c874:	f006 ff7e 	bl	8013774 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800c878:	4b4d      	ldr	r3, [pc, #308]	; (800c9b0 <tcp_input+0x28c>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	881b      	ldrh	r3, [r3, #0]
 800c87e:	b29b      	uxth	r3, r3
 800c880:	4a4b      	ldr	r2, [pc, #300]	; (800c9b0 <tcp_input+0x28c>)
 800c882:	6814      	ldr	r4, [r2, #0]
 800c884:	4618      	mov	r0, r3
 800c886:	f7fc fbbd 	bl	8009004 <lwip_htons>
 800c88a:	4603      	mov	r3, r0
 800c88c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800c88e:	4b48      	ldr	r3, [pc, #288]	; (800c9b0 <tcp_input+0x28c>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	885b      	ldrh	r3, [r3, #2]
 800c894:	b29b      	uxth	r3, r3
 800c896:	4a46      	ldr	r2, [pc, #280]	; (800c9b0 <tcp_input+0x28c>)
 800c898:	6814      	ldr	r4, [r2, #0]
 800c89a:	4618      	mov	r0, r3
 800c89c:	f7fc fbb2 	bl	8009004 <lwip_htons>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800c8a4:	4b42      	ldr	r3, [pc, #264]	; (800c9b0 <tcp_input+0x28c>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	685b      	ldr	r3, [r3, #4]
 800c8aa:	4a41      	ldr	r2, [pc, #260]	; (800c9b0 <tcp_input+0x28c>)
 800c8ac:	6814      	ldr	r4, [r2, #0]
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f7fc fbbd 	bl	800902e <lwip_htonl>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	6063      	str	r3, [r4, #4]
 800c8b8:	6863      	ldr	r3, [r4, #4]
 800c8ba:	4a45      	ldr	r2, [pc, #276]	; (800c9d0 <tcp_input+0x2ac>)
 800c8bc:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800c8be:	4b3c      	ldr	r3, [pc, #240]	; (800c9b0 <tcp_input+0x28c>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	689b      	ldr	r3, [r3, #8]
 800c8c4:	4a3a      	ldr	r2, [pc, #232]	; (800c9b0 <tcp_input+0x28c>)
 800c8c6:	6814      	ldr	r4, [r2, #0]
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f7fc fbb0 	bl	800902e <lwip_htonl>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	60a3      	str	r3, [r4, #8]
 800c8d2:	68a3      	ldr	r3, [r4, #8]
 800c8d4:	4a3f      	ldr	r2, [pc, #252]	; (800c9d4 <tcp_input+0x2b0>)
 800c8d6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800c8d8:	4b35      	ldr	r3, [pc, #212]	; (800c9b0 <tcp_input+0x28c>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	89db      	ldrh	r3, [r3, #14]
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	4a33      	ldr	r2, [pc, #204]	; (800c9b0 <tcp_input+0x28c>)
 800c8e2:	6814      	ldr	r4, [r2, #0]
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f7fc fb8d 	bl	8009004 <lwip_htons>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800c8ee:	4b30      	ldr	r3, [pc, #192]	; (800c9b0 <tcp_input+0x28c>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	899b      	ldrh	r3, [r3, #12]
 800c8f4:	b29b      	uxth	r3, r3
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f7fc fb84 	bl	8009004 <lwip_htons>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	b2db      	uxtb	r3, r3
 800c900:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c904:	b2da      	uxtb	r2, r3
 800c906:	4b34      	ldr	r3, [pc, #208]	; (800c9d8 <tcp_input+0x2b4>)
 800c908:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	891a      	ldrh	r2, [r3, #8]
 800c90e:	4b33      	ldr	r3, [pc, #204]	; (800c9dc <tcp_input+0x2b8>)
 800c910:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800c912:	4b31      	ldr	r3, [pc, #196]	; (800c9d8 <tcp_input+0x2b4>)
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	f003 0303 	and.w	r3, r3, #3
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d00c      	beq.n	800c938 <tcp_input+0x214>
    tcplen++;
 800c91e:	4b2f      	ldr	r3, [pc, #188]	; (800c9dc <tcp_input+0x2b8>)
 800c920:	881b      	ldrh	r3, [r3, #0]
 800c922:	3301      	adds	r3, #1
 800c924:	b29a      	uxth	r2, r3
 800c926:	4b2d      	ldr	r3, [pc, #180]	; (800c9dc <tcp_input+0x2b8>)
 800c928:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	891a      	ldrh	r2, [r3, #8]
 800c92e:	4b2b      	ldr	r3, [pc, #172]	; (800c9dc <tcp_input+0x2b8>)
 800c930:	881b      	ldrh	r3, [r3, #0]
 800c932:	429a      	cmp	r2, r3
 800c934:	f200 82da 	bhi.w	800ceec <tcp_input+0x7c8>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800c938:	2300      	movs	r3, #0
 800c93a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c93c:	4b28      	ldr	r3, [pc, #160]	; (800c9e0 <tcp_input+0x2bc>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	61fb      	str	r3, [r7, #28]
 800c942:	e09d      	b.n	800ca80 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800c944:	69fb      	ldr	r3, [r7, #28]
 800c946:	7d1b      	ldrb	r3, [r3, #20]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d105      	bne.n	800c958 <tcp_input+0x234>
 800c94c:	4b15      	ldr	r3, [pc, #84]	; (800c9a4 <tcp_input+0x280>)
 800c94e:	22fb      	movs	r2, #251	; 0xfb
 800c950:	4924      	ldr	r1, [pc, #144]	; (800c9e4 <tcp_input+0x2c0>)
 800c952:	4816      	ldr	r0, [pc, #88]	; (800c9ac <tcp_input+0x288>)
 800c954:	f006 ff0e 	bl	8013774 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800c958:	69fb      	ldr	r3, [r7, #28]
 800c95a:	7d1b      	ldrb	r3, [r3, #20]
 800c95c:	2b0a      	cmp	r3, #10
 800c95e:	d105      	bne.n	800c96c <tcp_input+0x248>
 800c960:	4b10      	ldr	r3, [pc, #64]	; (800c9a4 <tcp_input+0x280>)
 800c962:	22fc      	movs	r2, #252	; 0xfc
 800c964:	4920      	ldr	r1, [pc, #128]	; (800c9e8 <tcp_input+0x2c4>)
 800c966:	4811      	ldr	r0, [pc, #68]	; (800c9ac <tcp_input+0x288>)
 800c968:	f006 ff04 	bl	8013774 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800c96c:	69fb      	ldr	r3, [r7, #28]
 800c96e:	7d1b      	ldrb	r3, [r3, #20]
 800c970:	2b01      	cmp	r3, #1
 800c972:	d105      	bne.n	800c980 <tcp_input+0x25c>
 800c974:	4b0b      	ldr	r3, [pc, #44]	; (800c9a4 <tcp_input+0x280>)
 800c976:	22fd      	movs	r2, #253	; 0xfd
 800c978:	491c      	ldr	r1, [pc, #112]	; (800c9ec <tcp_input+0x2c8>)
 800c97a:	480c      	ldr	r0, [pc, #48]	; (800c9ac <tcp_input+0x288>)
 800c97c:	f006 fefa 	bl	8013774 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c980:	69fb      	ldr	r3, [r7, #28]
 800c982:	7a1b      	ldrb	r3, [r3, #8]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d033      	beq.n	800c9f0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c988:	69fb      	ldr	r3, [r7, #28]
 800c98a:	7a1a      	ldrb	r2, [r3, #8]
 800c98c:	4b09      	ldr	r3, [pc, #36]	; (800c9b4 <tcp_input+0x290>)
 800c98e:	685b      	ldr	r3, [r3, #4]
 800c990:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c994:	3301      	adds	r3, #1
 800c996:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c998:	429a      	cmp	r2, r3
 800c99a:	d029      	beq.n	800c9f0 <tcp_input+0x2cc>
      prev = pcb;
 800c99c:	69fb      	ldr	r3, [r7, #28]
 800c99e:	61bb      	str	r3, [r7, #24]
      continue;
 800c9a0:	e06b      	b.n	800ca7a <tcp_input+0x356>
 800c9a2:	bf00      	nop
 800c9a4:	08015bcc 	.word	0x08015bcc
 800c9a8:	08015c00 	.word	0x08015c00
 800c9ac:	08015c18 	.word	0x08015c18
 800c9b0:	2000092c 	.word	0x2000092c
 800c9b4:	20011380 	.word	0x20011380
 800c9b8:	20000930 	.word	0x20000930
 800c9bc:	20000934 	.word	0x20000934
 800c9c0:	20000932 	.word	0x20000932
 800c9c4:	08015c40 	.word	0x08015c40
 800c9c8:	08015c50 	.word	0x08015c50
 800c9cc:	08015c5c 	.word	0x08015c5c
 800c9d0:	2000093c 	.word	0x2000093c
 800c9d4:	20000940 	.word	0x20000940
 800c9d8:	20000948 	.word	0x20000948
 800c9dc:	20000946 	.word	0x20000946
 800c9e0:	2001d09c 	.word	0x2001d09c
 800c9e4:	08015c7c 	.word	0x08015c7c
 800c9e8:	08015ca4 	.word	0x08015ca4
 800c9ec:	08015cd0 	.word	0x08015cd0
    }

    if (pcb->remote_port == tcphdr->src &&
 800c9f0:	69fb      	ldr	r3, [r7, #28]
 800c9f2:	8b1a      	ldrh	r2, [r3, #24]
 800c9f4:	4b94      	ldr	r3, [pc, #592]	; (800cc48 <tcp_input+0x524>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	881b      	ldrh	r3, [r3, #0]
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	429a      	cmp	r2, r3
 800c9fe:	d13a      	bne.n	800ca76 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800ca00:	69fb      	ldr	r3, [r7, #28]
 800ca02:	8ada      	ldrh	r2, [r3, #22]
 800ca04:	4b90      	ldr	r3, [pc, #576]	; (800cc48 <tcp_input+0x524>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	885b      	ldrh	r3, [r3, #2]
 800ca0a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800ca0c:	429a      	cmp	r2, r3
 800ca0e:	d132      	bne.n	800ca76 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ca10:	69fb      	ldr	r3, [r7, #28]
 800ca12:	685a      	ldr	r2, [r3, #4]
 800ca14:	4b8d      	ldr	r3, [pc, #564]	; (800cc4c <tcp_input+0x528>)
 800ca16:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d12c      	bne.n	800ca76 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800ca1c:	69fb      	ldr	r3, [r7, #28]
 800ca1e:	681a      	ldr	r2, [r3, #0]
 800ca20:	4b8a      	ldr	r3, [pc, #552]	; (800cc4c <tcp_input+0x528>)
 800ca22:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d126      	bne.n	800ca76 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800ca28:	69fb      	ldr	r3, [r7, #28]
 800ca2a:	68db      	ldr	r3, [r3, #12]
 800ca2c:	69fa      	ldr	r2, [r7, #28]
 800ca2e:	429a      	cmp	r2, r3
 800ca30:	d106      	bne.n	800ca40 <tcp_input+0x31c>
 800ca32:	4b87      	ldr	r3, [pc, #540]	; (800cc50 <tcp_input+0x52c>)
 800ca34:	f240 120d 	movw	r2, #269	; 0x10d
 800ca38:	4986      	ldr	r1, [pc, #536]	; (800cc54 <tcp_input+0x530>)
 800ca3a:	4887      	ldr	r0, [pc, #540]	; (800cc58 <tcp_input+0x534>)
 800ca3c:	f006 fe9a 	bl	8013774 <iprintf>
      if (prev != NULL) {
 800ca40:	69bb      	ldr	r3, [r7, #24]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d00a      	beq.n	800ca5c <tcp_input+0x338>
        prev->next = pcb->next;
 800ca46:	69fb      	ldr	r3, [r7, #28]
 800ca48:	68da      	ldr	r2, [r3, #12]
 800ca4a:	69bb      	ldr	r3, [r7, #24]
 800ca4c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800ca4e:	4b83      	ldr	r3, [pc, #524]	; (800cc5c <tcp_input+0x538>)
 800ca50:	681a      	ldr	r2, [r3, #0]
 800ca52:	69fb      	ldr	r3, [r7, #28]
 800ca54:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800ca56:	4a81      	ldr	r2, [pc, #516]	; (800cc5c <tcp_input+0x538>)
 800ca58:	69fb      	ldr	r3, [r7, #28]
 800ca5a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800ca5c:	69fb      	ldr	r3, [r7, #28]
 800ca5e:	68db      	ldr	r3, [r3, #12]
 800ca60:	69fa      	ldr	r2, [r7, #28]
 800ca62:	429a      	cmp	r2, r3
 800ca64:	d111      	bne.n	800ca8a <tcp_input+0x366>
 800ca66:	4b7a      	ldr	r3, [pc, #488]	; (800cc50 <tcp_input+0x52c>)
 800ca68:	f240 1215 	movw	r2, #277	; 0x115
 800ca6c:	497c      	ldr	r1, [pc, #496]	; (800cc60 <tcp_input+0x53c>)
 800ca6e:	487a      	ldr	r0, [pc, #488]	; (800cc58 <tcp_input+0x534>)
 800ca70:	f006 fe80 	bl	8013774 <iprintf>
      break;
 800ca74:	e009      	b.n	800ca8a <tcp_input+0x366>
    }
    prev = pcb;
 800ca76:	69fb      	ldr	r3, [r7, #28]
 800ca78:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ca7a:	69fb      	ldr	r3, [r7, #28]
 800ca7c:	68db      	ldr	r3, [r3, #12]
 800ca7e:	61fb      	str	r3, [r7, #28]
 800ca80:	69fb      	ldr	r3, [r7, #28]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	f47f af5e 	bne.w	800c944 <tcp_input+0x220>
 800ca88:	e000      	b.n	800ca8c <tcp_input+0x368>
      break;
 800ca8a:	bf00      	nop
  }

  if (pcb == NULL) {
 800ca8c:	69fb      	ldr	r3, [r7, #28]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	f040 8095 	bne.w	800cbbe <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ca94:	4b73      	ldr	r3, [pc, #460]	; (800cc64 <tcp_input+0x540>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	61fb      	str	r3, [r7, #28]
 800ca9a:	e03f      	b.n	800cb1c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ca9c:	69fb      	ldr	r3, [r7, #28]
 800ca9e:	7d1b      	ldrb	r3, [r3, #20]
 800caa0:	2b0a      	cmp	r3, #10
 800caa2:	d006      	beq.n	800cab2 <tcp_input+0x38e>
 800caa4:	4b6a      	ldr	r3, [pc, #424]	; (800cc50 <tcp_input+0x52c>)
 800caa6:	f240 121f 	movw	r2, #287	; 0x11f
 800caaa:	496f      	ldr	r1, [pc, #444]	; (800cc68 <tcp_input+0x544>)
 800caac:	486a      	ldr	r0, [pc, #424]	; (800cc58 <tcp_input+0x534>)
 800caae:	f006 fe61 	bl	8013774 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800cab2:	69fb      	ldr	r3, [r7, #28]
 800cab4:	7a1b      	ldrb	r3, [r3, #8]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d009      	beq.n	800cace <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800caba:	69fb      	ldr	r3, [r7, #28]
 800cabc:	7a1a      	ldrb	r2, [r3, #8]
 800cabe:	4b63      	ldr	r3, [pc, #396]	; (800cc4c <tcp_input+0x528>)
 800cac0:	685b      	ldr	r3, [r3, #4]
 800cac2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cac6:	3301      	adds	r3, #1
 800cac8:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800caca:	429a      	cmp	r2, r3
 800cacc:	d122      	bne.n	800cb14 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	8b1a      	ldrh	r2, [r3, #24]
 800cad2:	4b5d      	ldr	r3, [pc, #372]	; (800cc48 <tcp_input+0x524>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	881b      	ldrh	r3, [r3, #0]
 800cad8:	b29b      	uxth	r3, r3
 800cada:	429a      	cmp	r2, r3
 800cadc:	d11b      	bne.n	800cb16 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	8ada      	ldrh	r2, [r3, #22]
 800cae2:	4b59      	ldr	r3, [pc, #356]	; (800cc48 <tcp_input+0x524>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	885b      	ldrh	r3, [r3, #2]
 800cae8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800caea:	429a      	cmp	r2, r3
 800caec:	d113      	bne.n	800cb16 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800caee:	69fb      	ldr	r3, [r7, #28]
 800caf0:	685a      	ldr	r2, [r3, #4]
 800caf2:	4b56      	ldr	r3, [pc, #344]	; (800cc4c <tcp_input+0x528>)
 800caf4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800caf6:	429a      	cmp	r2, r3
 800caf8:	d10d      	bne.n	800cb16 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800cafa:	69fb      	ldr	r3, [r7, #28]
 800cafc:	681a      	ldr	r2, [r3, #0]
 800cafe:	4b53      	ldr	r3, [pc, #332]	; (800cc4c <tcp_input+0x528>)
 800cb00:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800cb02:	429a      	cmp	r2, r3
 800cb04:	d107      	bne.n	800cb16 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800cb06:	69f8      	ldr	r0, [r7, #28]
 800cb08:	f000 fb56 	bl	800d1b8 <tcp_timewait_input>
        }
        pbuf_free(p);
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f7fd fd3d 	bl	800a58c <pbuf_free>
        return;
 800cb12:	e1f1      	b.n	800cef8 <tcp_input+0x7d4>
        continue;
 800cb14:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cb16:	69fb      	ldr	r3, [r7, #28]
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	61fb      	str	r3, [r7, #28]
 800cb1c:	69fb      	ldr	r3, [r7, #28]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d1bc      	bne.n	800ca9c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800cb22:	2300      	movs	r3, #0
 800cb24:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800cb26:	4b51      	ldr	r3, [pc, #324]	; (800cc6c <tcp_input+0x548>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	617b      	str	r3, [r7, #20]
 800cb2c:	e02a      	b.n	800cb84 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	7a1b      	ldrb	r3, [r3, #8]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d00c      	beq.n	800cb50 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	7a1a      	ldrb	r2, [r3, #8]
 800cb3a:	4b44      	ldr	r3, [pc, #272]	; (800cc4c <tcp_input+0x528>)
 800cb3c:	685b      	ldr	r3, [r3, #4]
 800cb3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cb42:	3301      	adds	r3, #1
 800cb44:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d002      	beq.n	800cb50 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	61bb      	str	r3, [r7, #24]
        continue;
 800cb4e:	e016      	b.n	800cb7e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800cb50:	697b      	ldr	r3, [r7, #20]
 800cb52:	8ada      	ldrh	r2, [r3, #22]
 800cb54:	4b3c      	ldr	r3, [pc, #240]	; (800cc48 <tcp_input+0x524>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	885b      	ldrh	r3, [r3, #2]
 800cb5a:	b29b      	uxth	r3, r3
 800cb5c:	429a      	cmp	r2, r3
 800cb5e:	d10c      	bne.n	800cb7a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	681a      	ldr	r2, [r3, #0]
 800cb64:	4b39      	ldr	r3, [pc, #228]	; (800cc4c <tcp_input+0x528>)
 800cb66:	695b      	ldr	r3, [r3, #20]
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	d00f      	beq.n	800cb8c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d00d      	beq.n	800cb8e <tcp_input+0x46a>
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d009      	beq.n	800cb8e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800cb7a:	697b      	ldr	r3, [r7, #20]
 800cb7c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800cb7e:	697b      	ldr	r3, [r7, #20]
 800cb80:	68db      	ldr	r3, [r3, #12]
 800cb82:	617b      	str	r3, [r7, #20]
 800cb84:	697b      	ldr	r3, [r7, #20]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d1d1      	bne.n	800cb2e <tcp_input+0x40a>
 800cb8a:	e000      	b.n	800cb8e <tcp_input+0x46a>
            break;
 800cb8c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d014      	beq.n	800cbbe <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800cb94:	69bb      	ldr	r3, [r7, #24]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d00a      	beq.n	800cbb0 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800cb9a:	697b      	ldr	r3, [r7, #20]
 800cb9c:	68da      	ldr	r2, [r3, #12]
 800cb9e:	69bb      	ldr	r3, [r7, #24]
 800cba0:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800cba2:	4b32      	ldr	r3, [pc, #200]	; (800cc6c <tcp_input+0x548>)
 800cba4:	681a      	ldr	r2, [r3, #0]
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800cbaa:	4a30      	ldr	r2, [pc, #192]	; (800cc6c <tcp_input+0x548>)
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800cbb0:	6978      	ldr	r0, [r7, #20]
 800cbb2:	f000 fa03 	bl	800cfbc <tcp_listen_input>
      }
      pbuf_free(p);
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f7fd fce8 	bl	800a58c <pbuf_free>
      return;
 800cbbc:	e19c      	b.n	800cef8 <tcp_input+0x7d4>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800cbbe:	69fb      	ldr	r3, [r7, #28]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	f000 8161 	beq.w	800ce88 <tcp_input+0x764>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800cbc6:	4b2a      	ldr	r3, [pc, #168]	; (800cc70 <tcp_input+0x54c>)
 800cbc8:	2200      	movs	r2, #0
 800cbca:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	891a      	ldrh	r2, [r3, #8]
 800cbd0:	4b27      	ldr	r3, [pc, #156]	; (800cc70 <tcp_input+0x54c>)
 800cbd2:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800cbd4:	4a26      	ldr	r2, [pc, #152]	; (800cc70 <tcp_input+0x54c>)
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800cbda:	4b1b      	ldr	r3, [pc, #108]	; (800cc48 <tcp_input+0x524>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	4a24      	ldr	r2, [pc, #144]	; (800cc70 <tcp_input+0x54c>)
 800cbe0:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800cbe2:	4b24      	ldr	r3, [pc, #144]	; (800cc74 <tcp_input+0x550>)
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800cbe8:	4b23      	ldr	r3, [pc, #140]	; (800cc78 <tcp_input+0x554>)
 800cbea:	2200      	movs	r2, #0
 800cbec:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800cbee:	4b23      	ldr	r3, [pc, #140]	; (800cc7c <tcp_input+0x558>)
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800cbf4:	4b22      	ldr	r3, [pc, #136]	; (800cc80 <tcp_input+0x55c>)
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	f003 0308 	and.w	r3, r3, #8
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d006      	beq.n	800cc0e <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	7b5b      	ldrb	r3, [r3, #13]
 800cc04:	f043 0301 	orr.w	r3, r3, #1
 800cc08:	b2da      	uxtb	r2, r3
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800cc0e:	69fb      	ldr	r3, [r7, #28]
 800cc10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d038      	beq.n	800cc88 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800cc16:	69f8      	ldr	r0, [r7, #28]
 800cc18:	f7ff f88c 	bl	800bd34 <tcp_process_refused_data>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	f113 0f0d 	cmn.w	r3, #13
 800cc22:	d007      	beq.n	800cc34 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800cc24:	69fb      	ldr	r3, [r7, #28]
 800cc26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d02d      	beq.n	800cc88 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800cc2c:	4b15      	ldr	r3, [pc, #84]	; (800cc84 <tcp_input+0x560>)
 800cc2e:	881b      	ldrh	r3, [r3, #0]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d029      	beq.n	800cc88 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800cc34:	69fb      	ldr	r3, [r7, #28]
 800cc36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	f040 8105 	bne.w	800ce48 <tcp_input+0x724>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800cc3e:	69f8      	ldr	r0, [r7, #28]
 800cc40:	f003 fe1c 	bl	801087c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800cc44:	e100      	b.n	800ce48 <tcp_input+0x724>
 800cc46:	bf00      	nop
 800cc48:	2000092c 	.word	0x2000092c
 800cc4c:	20011380 	.word	0x20011380
 800cc50:	08015bcc 	.word	0x08015bcc
 800cc54:	08015cf8 	.word	0x08015cf8
 800cc58:	08015c18 	.word	0x08015c18
 800cc5c:	2001d09c 	.word	0x2001d09c
 800cc60:	08015d24 	.word	0x08015d24
 800cc64:	2001d0ac 	.word	0x2001d0ac
 800cc68:	08015d50 	.word	0x08015d50
 800cc6c:	2001d0a4 	.word	0x2001d0a4
 800cc70:	2000091c 	.word	0x2000091c
 800cc74:	2000094c 	.word	0x2000094c
 800cc78:	20000949 	.word	0x20000949
 800cc7c:	20000944 	.word	0x20000944
 800cc80:	20000948 	.word	0x20000948
 800cc84:	20000946 	.word	0x20000946
      }
    }
    tcp_input_pcb = pcb;
 800cc88:	4a9d      	ldr	r2, [pc, #628]	; (800cf00 <tcp_input+0x7dc>)
 800cc8a:	69fb      	ldr	r3, [r7, #28]
 800cc8c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800cc8e:	69f8      	ldr	r0, [r7, #28]
 800cc90:	f000 fb0c 	bl	800d2ac <tcp_process>
 800cc94:	4603      	mov	r3, r0
 800cc96:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800cc98:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cc9c:	f113 0f0d 	cmn.w	r3, #13
 800cca0:	f000 80d4 	beq.w	800ce4c <tcp_input+0x728>
      if (recv_flags & TF_RESET) {
 800cca4:	4b97      	ldr	r3, [pc, #604]	; (800cf04 <tcp_input+0x7e0>)
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	f003 0308 	and.w	r3, r3, #8
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d015      	beq.n	800ccdc <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800ccb0:	69fb      	ldr	r3, [r7, #28]
 800ccb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d008      	beq.n	800cccc <tcp_input+0x5a8>
 800ccba:	69fb      	ldr	r3, [r7, #28]
 800ccbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccc0:	69fa      	ldr	r2, [r7, #28]
 800ccc2:	6912      	ldr	r2, [r2, #16]
 800ccc4:	f06f 010d 	mvn.w	r1, #13
 800ccc8:	4610      	mov	r0, r2
 800ccca:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800cccc:	69f9      	ldr	r1, [r7, #28]
 800ccce:	488e      	ldr	r0, [pc, #568]	; (800cf08 <tcp_input+0x7e4>)
 800ccd0:	f7ff fbb0 	bl	800c434 <tcp_pcb_remove>
        tcp_free(pcb);
 800ccd4:	69f8      	ldr	r0, [r7, #28]
 800ccd6:	f7fd ff8b 	bl	800abf0 <tcp_free>
 800ccda:	e0c2      	b.n	800ce62 <tcp_input+0x73e>
      } else {
        err = ERR_OK;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800cce0:	4b8a      	ldr	r3, [pc, #552]	; (800cf0c <tcp_input+0x7e8>)
 800cce2:	881b      	ldrh	r3, [r3, #0]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d01d      	beq.n	800cd24 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800cce8:	4b88      	ldr	r3, [pc, #544]	; (800cf0c <tcp_input+0x7e8>)
 800ccea:	881b      	ldrh	r3, [r3, #0]
 800ccec:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800ccee:	69fb      	ldr	r3, [r7, #28]
 800ccf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d00a      	beq.n	800cd0e <tcp_input+0x5ea>
 800ccf8:	69fb      	ldr	r3, [r7, #28]
 800ccfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ccfe:	69fa      	ldr	r2, [r7, #28]
 800cd00:	6910      	ldr	r0, [r2, #16]
 800cd02:	89fa      	ldrh	r2, [r7, #14]
 800cd04:	69f9      	ldr	r1, [r7, #28]
 800cd06:	4798      	blx	r3
 800cd08:	4603      	mov	r3, r0
 800cd0a:	74fb      	strb	r3, [r7, #19]
 800cd0c:	e001      	b.n	800cd12 <tcp_input+0x5ee>
 800cd0e:	2300      	movs	r3, #0
 800cd10:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800cd12:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cd16:	f113 0f0d 	cmn.w	r3, #13
 800cd1a:	f000 8099 	beq.w	800ce50 <tcp_input+0x72c>
              goto aborted;
            }
          }
          recv_acked = 0;
 800cd1e:	4b7b      	ldr	r3, [pc, #492]	; (800cf0c <tcp_input+0x7e8>)
 800cd20:	2200      	movs	r2, #0
 800cd22:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800cd24:	69f8      	ldr	r0, [r7, #28]
 800cd26:	f000 f909 	bl	800cf3c <tcp_input_delayed_close>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	f040 8091 	bne.w	800ce54 <tcp_input+0x730>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800cd32:	4b77      	ldr	r3, [pc, #476]	; (800cf10 <tcp_input+0x7ec>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d041      	beq.n	800cdbe <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800cd3a:	69fb      	ldr	r3, [r7, #28]
 800cd3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d006      	beq.n	800cd50 <tcp_input+0x62c>
 800cd42:	4b74      	ldr	r3, [pc, #464]	; (800cf14 <tcp_input+0x7f0>)
 800cd44:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800cd48:	4973      	ldr	r1, [pc, #460]	; (800cf18 <tcp_input+0x7f4>)
 800cd4a:	4874      	ldr	r0, [pc, #464]	; (800cf1c <tcp_input+0x7f8>)
 800cd4c:	f006 fd12 	bl	8013774 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800cd50:	69fb      	ldr	r3, [r7, #28]
 800cd52:	8b5b      	ldrh	r3, [r3, #26]
 800cd54:	f003 0310 	and.w	r3, r3, #16
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d008      	beq.n	800cd6e <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800cd5c:	4b6c      	ldr	r3, [pc, #432]	; (800cf10 <tcp_input+0x7ec>)
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7fd fc13 	bl	800a58c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800cd66:	69f8      	ldr	r0, [r7, #28]
 800cd68:	f7fe fa2a 	bl	800b1c0 <tcp_abort>
            goto aborted;
 800cd6c:	e079      	b.n	800ce62 <tcp_input+0x73e>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800cd6e:	69fb      	ldr	r3, [r7, #28]
 800cd70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d00c      	beq.n	800cd92 <tcp_input+0x66e>
 800cd78:	69fb      	ldr	r3, [r7, #28]
 800cd7a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800cd7e:	69fb      	ldr	r3, [r7, #28]
 800cd80:	6918      	ldr	r0, [r3, #16]
 800cd82:	4b63      	ldr	r3, [pc, #396]	; (800cf10 <tcp_input+0x7ec>)
 800cd84:	681a      	ldr	r2, [r3, #0]
 800cd86:	2300      	movs	r3, #0
 800cd88:	69f9      	ldr	r1, [r7, #28]
 800cd8a:	47a0      	blx	r4
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	74fb      	strb	r3, [r7, #19]
 800cd90:	e008      	b.n	800cda4 <tcp_input+0x680>
 800cd92:	4b5f      	ldr	r3, [pc, #380]	; (800cf10 <tcp_input+0x7ec>)
 800cd94:	681a      	ldr	r2, [r3, #0]
 800cd96:	2300      	movs	r3, #0
 800cd98:	69f9      	ldr	r1, [r7, #28]
 800cd9a:	2000      	movs	r0, #0
 800cd9c:	f7ff f8a2 	bl	800bee4 <tcp_recv_null>
 800cda0:	4603      	mov	r3, r0
 800cda2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800cda4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cda8:	f113 0f0d 	cmn.w	r3, #13
 800cdac:	d054      	beq.n	800ce58 <tcp_input+0x734>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800cdae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d003      	beq.n	800cdbe <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800cdb6:	4b56      	ldr	r3, [pc, #344]	; (800cf10 <tcp_input+0x7ec>)
 800cdb8:	681a      	ldr	r2, [r3, #0]
 800cdba:	69fb      	ldr	r3, [r7, #28]
 800cdbc:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800cdbe:	4b51      	ldr	r3, [pc, #324]	; (800cf04 <tcp_input+0x7e0>)
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	f003 0320 	and.w	r3, r3, #32
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d031      	beq.n	800ce2e <tcp_input+0x70a>
          if (pcb->refused_data != NULL) {
 800cdca:	69fb      	ldr	r3, [r7, #28]
 800cdcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d009      	beq.n	800cde6 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800cdd2:	69fb      	ldr	r3, [r7, #28]
 800cdd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cdd6:	7b5a      	ldrb	r2, [r3, #13]
 800cdd8:	69fb      	ldr	r3, [r7, #28]
 800cdda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cddc:	f042 0220 	orr.w	r2, r2, #32
 800cde0:	b2d2      	uxtb	r2, r2
 800cde2:	735a      	strb	r2, [r3, #13]
 800cde4:	e023      	b.n	800ce2e <tcp_input+0x70a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800cde6:	69fb      	ldr	r3, [r7, #28]
 800cde8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdea:	f241 22f2 	movw	r2, #4850	; 0x12f2
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d005      	beq.n	800cdfe <tcp_input+0x6da>
              pcb->rcv_wnd++;
 800cdf2:	69fb      	ldr	r3, [r7, #28]
 800cdf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdf6:	3301      	adds	r3, #1
 800cdf8:	b29a      	uxth	r2, r3
 800cdfa:	69fb      	ldr	r3, [r7, #28]
 800cdfc:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800cdfe:	69fb      	ldr	r3, [r7, #28]
 800ce00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d00b      	beq.n	800ce20 <tcp_input+0x6fc>
 800ce08:	69fb      	ldr	r3, [r7, #28]
 800ce0a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800ce0e:	69fb      	ldr	r3, [r7, #28]
 800ce10:	6918      	ldr	r0, [r3, #16]
 800ce12:	2300      	movs	r3, #0
 800ce14:	2200      	movs	r2, #0
 800ce16:	69f9      	ldr	r1, [r7, #28]
 800ce18:	47a0      	blx	r4
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	74fb      	strb	r3, [r7, #19]
 800ce1e:	e001      	b.n	800ce24 <tcp_input+0x700>
 800ce20:	2300      	movs	r3, #0
 800ce22:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800ce24:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ce28:	f113 0f0d 	cmn.w	r3, #13
 800ce2c:	d016      	beq.n	800ce5c <tcp_input+0x738>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800ce2e:	4b34      	ldr	r3, [pc, #208]	; (800cf00 <tcp_input+0x7dc>)
 800ce30:	2200      	movs	r2, #0
 800ce32:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800ce34:	69f8      	ldr	r0, [r7, #28]
 800ce36:	f000 f881 	bl	800cf3c <tcp_input_delayed_close>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d10f      	bne.n	800ce60 <tcp_input+0x73c>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800ce40:	69f8      	ldr	r0, [r7, #28]
 800ce42:	f002 ff15 	bl	800fc70 <tcp_output>
 800ce46:	e00c      	b.n	800ce62 <tcp_input+0x73e>
        goto aborted;
 800ce48:	bf00      	nop
 800ce4a:	e00a      	b.n	800ce62 <tcp_input+0x73e>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800ce4c:	bf00      	nop
 800ce4e:	e008      	b.n	800ce62 <tcp_input+0x73e>
              goto aborted;
 800ce50:	bf00      	nop
 800ce52:	e006      	b.n	800ce62 <tcp_input+0x73e>
          goto aborted;
 800ce54:	bf00      	nop
 800ce56:	e004      	b.n	800ce62 <tcp_input+0x73e>
            goto aborted;
 800ce58:	bf00      	nop
 800ce5a:	e002      	b.n	800ce62 <tcp_input+0x73e>
              goto aborted;
 800ce5c:	bf00      	nop
 800ce5e:	e000      	b.n	800ce62 <tcp_input+0x73e>
          goto aborted;
 800ce60:	bf00      	nop
    tcp_input_pcb = NULL;
 800ce62:	4b27      	ldr	r3, [pc, #156]	; (800cf00 <tcp_input+0x7dc>)
 800ce64:	2200      	movs	r2, #0
 800ce66:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800ce68:	4b29      	ldr	r3, [pc, #164]	; (800cf10 <tcp_input+0x7ec>)
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800ce6e:	4b2c      	ldr	r3, [pc, #176]	; (800cf20 <tcp_input+0x7fc>)
 800ce70:	685b      	ldr	r3, [r3, #4]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d03f      	beq.n	800cef6 <tcp_input+0x7d2>
      pbuf_free(inseg.p);
 800ce76:	4b2a      	ldr	r3, [pc, #168]	; (800cf20 <tcp_input+0x7fc>)
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f7fd fb86 	bl	800a58c <pbuf_free>
      inseg.p = NULL;
 800ce80:	4b27      	ldr	r3, [pc, #156]	; (800cf20 <tcp_input+0x7fc>)
 800ce82:	2200      	movs	r2, #0
 800ce84:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800ce86:	e036      	b.n	800cef6 <tcp_input+0x7d2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800ce88:	4b26      	ldr	r3, [pc, #152]	; (800cf24 <tcp_input+0x800>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	899b      	ldrh	r3, [r3, #12]
 800ce8e:	b29b      	uxth	r3, r3
 800ce90:	4618      	mov	r0, r3
 800ce92:	f7fc f8b7 	bl	8009004 <lwip_htons>
 800ce96:	4603      	mov	r3, r0
 800ce98:	b2db      	uxtb	r3, r3
 800ce9a:	f003 0304 	and.w	r3, r3, #4
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d118      	bne.n	800ced4 <tcp_input+0x7b0>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cea2:	4b21      	ldr	r3, [pc, #132]	; (800cf28 <tcp_input+0x804>)
 800cea4:	6819      	ldr	r1, [r3, #0]
 800cea6:	4b21      	ldr	r3, [pc, #132]	; (800cf2c <tcp_input+0x808>)
 800cea8:	881b      	ldrh	r3, [r3, #0]
 800ceaa:	461a      	mov	r2, r3
 800ceac:	4b20      	ldr	r3, [pc, #128]	; (800cf30 <tcp_input+0x80c>)
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ceb2:	4b1c      	ldr	r3, [pc, #112]	; (800cf24 <tcp_input+0x800>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ceb6:	885b      	ldrh	r3, [r3, #2]
 800ceb8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ceba:	4a1a      	ldr	r2, [pc, #104]	; (800cf24 <tcp_input+0x800>)
 800cebc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cebe:	8812      	ldrh	r2, [r2, #0]
 800cec0:	b292      	uxth	r2, r2
 800cec2:	9202      	str	r2, [sp, #8]
 800cec4:	9301      	str	r3, [sp, #4]
 800cec6:	4b1b      	ldr	r3, [pc, #108]	; (800cf34 <tcp_input+0x810>)
 800cec8:	9300      	str	r3, [sp, #0]
 800ceca:	4b1b      	ldr	r3, [pc, #108]	; (800cf38 <tcp_input+0x814>)
 800cecc:	4602      	mov	r2, r0
 800cece:	2000      	movs	r0, #0
 800ced0:	f003 fc82 	bl	80107d8 <tcp_rst>
    pbuf_free(p);
 800ced4:	6878      	ldr	r0, [r7, #4]
 800ced6:	f7fd fb59 	bl	800a58c <pbuf_free>
  return;
 800ceda:	e00c      	b.n	800cef6 <tcp_input+0x7d2>
    goto dropped;
 800cedc:	bf00      	nop
 800cede:	e006      	b.n	800ceee <tcp_input+0x7ca>
    goto dropped;
 800cee0:	bf00      	nop
 800cee2:	e004      	b.n	800ceee <tcp_input+0x7ca>
    goto dropped;
 800cee4:	bf00      	nop
 800cee6:	e002      	b.n	800ceee <tcp_input+0x7ca>
      goto dropped;
 800cee8:	bf00      	nop
 800ceea:	e000      	b.n	800ceee <tcp_input+0x7ca>
      goto dropped;
 800ceec:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f7fd fb4c 	bl	800a58c <pbuf_free>
 800cef4:	e000      	b.n	800cef8 <tcp_input+0x7d4>
  return;
 800cef6:	bf00      	nop
}
 800cef8:	3724      	adds	r7, #36	; 0x24
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd90      	pop	{r4, r7, pc}
 800cefe:	bf00      	nop
 800cf00:	2001d0b0 	.word	0x2001d0b0
 800cf04:	20000949 	.word	0x20000949
 800cf08:	2001d09c 	.word	0x2001d09c
 800cf0c:	20000944 	.word	0x20000944
 800cf10:	2000094c 	.word	0x2000094c
 800cf14:	08015bcc 	.word	0x08015bcc
 800cf18:	08015d80 	.word	0x08015d80
 800cf1c:	08015c18 	.word	0x08015c18
 800cf20:	2000091c 	.word	0x2000091c
 800cf24:	2000092c 	.word	0x2000092c
 800cf28:	20000940 	.word	0x20000940
 800cf2c:	20000946 	.word	0x20000946
 800cf30:	2000093c 	.word	0x2000093c
 800cf34:	20011390 	.word	0x20011390
 800cf38:	20011394 	.word	0x20011394

0800cf3c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b082      	sub	sp, #8
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d106      	bne.n	800cf58 <tcp_input_delayed_close+0x1c>
 800cf4a:	4b17      	ldr	r3, [pc, #92]	; (800cfa8 <tcp_input_delayed_close+0x6c>)
 800cf4c:	f240 225a 	movw	r2, #602	; 0x25a
 800cf50:	4916      	ldr	r1, [pc, #88]	; (800cfac <tcp_input_delayed_close+0x70>)
 800cf52:	4817      	ldr	r0, [pc, #92]	; (800cfb0 <tcp_input_delayed_close+0x74>)
 800cf54:	f006 fc0e 	bl	8013774 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800cf58:	4b16      	ldr	r3, [pc, #88]	; (800cfb4 <tcp_input_delayed_close+0x78>)
 800cf5a:	781b      	ldrb	r3, [r3, #0]
 800cf5c:	f003 0310 	and.w	r3, r3, #16
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d01c      	beq.n	800cf9e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	8b5b      	ldrh	r3, [r3, #26]
 800cf68:	f003 0310 	and.w	r3, r3, #16
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d10d      	bne.n	800cf8c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d008      	beq.n	800cf8c <tcp_input_delayed_close+0x50>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf80:	687a      	ldr	r2, [r7, #4]
 800cf82:	6912      	ldr	r2, [r2, #16]
 800cf84:	f06f 010e 	mvn.w	r1, #14
 800cf88:	4610      	mov	r0, r2
 800cf8a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800cf8c:	6879      	ldr	r1, [r7, #4]
 800cf8e:	480a      	ldr	r0, [pc, #40]	; (800cfb8 <tcp_input_delayed_close+0x7c>)
 800cf90:	f7ff fa50 	bl	800c434 <tcp_pcb_remove>
    tcp_free(pcb);
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f7fd fe2b 	bl	800abf0 <tcp_free>
    return 1;
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	e000      	b.n	800cfa0 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800cf9e:	2300      	movs	r3, #0
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	3708      	adds	r7, #8
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}
 800cfa8:	08015bcc 	.word	0x08015bcc
 800cfac:	08015d9c 	.word	0x08015d9c
 800cfb0:	08015c18 	.word	0x08015c18
 800cfb4:	20000949 	.word	0x20000949
 800cfb8:	2001d09c 	.word	0x2001d09c

0800cfbc <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800cfbc:	b590      	push	{r4, r7, lr}
 800cfbe:	b08b      	sub	sp, #44	; 0x2c
 800cfc0:	af04      	add	r7, sp, #16
 800cfc2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800cfc4:	4b6f      	ldr	r3, [pc, #444]	; (800d184 <tcp_listen_input+0x1c8>)
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	f003 0304 	and.w	r3, r3, #4
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	f040 80d2 	bne.w	800d176 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d106      	bne.n	800cfe6 <tcp_listen_input+0x2a>
 800cfd8:	4b6b      	ldr	r3, [pc, #428]	; (800d188 <tcp_listen_input+0x1cc>)
 800cfda:	f240 2281 	movw	r2, #641	; 0x281
 800cfde:	496b      	ldr	r1, [pc, #428]	; (800d18c <tcp_listen_input+0x1d0>)
 800cfe0:	486b      	ldr	r0, [pc, #428]	; (800d190 <tcp_listen_input+0x1d4>)
 800cfe2:	f006 fbc7 	bl	8013774 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800cfe6:	4b67      	ldr	r3, [pc, #412]	; (800d184 <tcp_listen_input+0x1c8>)
 800cfe8:	781b      	ldrb	r3, [r3, #0]
 800cfea:	f003 0310 	and.w	r3, r3, #16
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d019      	beq.n	800d026 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cff2:	4b68      	ldr	r3, [pc, #416]	; (800d194 <tcp_listen_input+0x1d8>)
 800cff4:	6819      	ldr	r1, [r3, #0]
 800cff6:	4b68      	ldr	r3, [pc, #416]	; (800d198 <tcp_listen_input+0x1dc>)
 800cff8:	881b      	ldrh	r3, [r3, #0]
 800cffa:	461a      	mov	r2, r3
 800cffc:	4b67      	ldr	r3, [pc, #412]	; (800d19c <tcp_listen_input+0x1e0>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d002:	4b67      	ldr	r3, [pc, #412]	; (800d1a0 <tcp_listen_input+0x1e4>)
 800d004:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d006:	885b      	ldrh	r3, [r3, #2]
 800d008:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d00a:	4a65      	ldr	r2, [pc, #404]	; (800d1a0 <tcp_listen_input+0x1e4>)
 800d00c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d00e:	8812      	ldrh	r2, [r2, #0]
 800d010:	b292      	uxth	r2, r2
 800d012:	9202      	str	r2, [sp, #8]
 800d014:	9301      	str	r3, [sp, #4]
 800d016:	4b63      	ldr	r3, [pc, #396]	; (800d1a4 <tcp_listen_input+0x1e8>)
 800d018:	9300      	str	r3, [sp, #0]
 800d01a:	4b63      	ldr	r3, [pc, #396]	; (800d1a8 <tcp_listen_input+0x1ec>)
 800d01c:	4602      	mov	r2, r0
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f003 fbda 	bl	80107d8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800d024:	e0a9      	b.n	800d17a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800d026:	4b57      	ldr	r3, [pc, #348]	; (800d184 <tcp_listen_input+0x1c8>)
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	f003 0302 	and.w	r3, r3, #2
 800d02e:	2b00      	cmp	r3, #0
 800d030:	f000 80a3 	beq.w	800d17a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	7d5b      	ldrb	r3, [r3, #21]
 800d038:	4618      	mov	r0, r3
 800d03a:	f7ff f877 	bl	800c12c <tcp_alloc>
 800d03e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d111      	bne.n	800d06a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	699b      	ldr	r3, [r3, #24]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d00a      	beq.n	800d064 <tcp_listen_input+0xa8>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	699b      	ldr	r3, [r3, #24]
 800d052:	687a      	ldr	r2, [r7, #4]
 800d054:	6910      	ldr	r0, [r2, #16]
 800d056:	f04f 32ff 	mov.w	r2, #4294967295
 800d05a:	2100      	movs	r1, #0
 800d05c:	4798      	blx	r3
 800d05e:	4603      	mov	r3, r0
 800d060:	73bb      	strb	r3, [r7, #14]
      return;
 800d062:	e08b      	b.n	800d17c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800d064:	23f0      	movs	r3, #240	; 0xf0
 800d066:	73bb      	strb	r3, [r7, #14]
      return;
 800d068:	e088      	b.n	800d17c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800d06a:	4b50      	ldr	r3, [pc, #320]	; (800d1ac <tcp_listen_input+0x1f0>)
 800d06c:	695a      	ldr	r2, [r3, #20]
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800d072:	4b4e      	ldr	r3, [pc, #312]	; (800d1ac <tcp_listen_input+0x1f0>)
 800d074:	691a      	ldr	r2, [r3, #16]
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	8ada      	ldrh	r2, [r3, #22]
 800d07e:	697b      	ldr	r3, [r7, #20]
 800d080:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800d082:	4b47      	ldr	r3, [pc, #284]	; (800d1a0 <tcp_listen_input+0x1e4>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	881b      	ldrh	r3, [r3, #0]
 800d088:	b29a      	uxth	r2, r3
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800d08e:	697b      	ldr	r3, [r7, #20]
 800d090:	2203      	movs	r2, #3
 800d092:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800d094:	4b41      	ldr	r3, [pc, #260]	; (800d19c <tcp_listen_input+0x1e0>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	1c5a      	adds	r2, r3, #1
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800d09e:	697b      	ldr	r3, [r7, #20]
 800d0a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800d0a6:	6978      	ldr	r0, [r7, #20]
 800d0a8:	f7ff fa58 	bl	800c55c <tcp_next_iss>
 800d0ac:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800d0ae:	697b      	ldr	r3, [r7, #20]
 800d0b0:	693a      	ldr	r2, [r7, #16]
 800d0b2:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	693a      	ldr	r2, [r7, #16]
 800d0b8:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	693a      	ldr	r2, [r7, #16]
 800d0be:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	693a      	ldr	r2, [r7, #16]
 800d0c4:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800d0c6:	4b35      	ldr	r3, [pc, #212]	; (800d19c <tcp_listen_input+0x1e0>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	1e5a      	subs	r2, r3, #1
 800d0cc:	697b      	ldr	r3, [r7, #20]
 800d0ce:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	691a      	ldr	r2, [r3, #16]
 800d0d4:	697b      	ldr	r3, [r7, #20]
 800d0d6:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	687a      	ldr	r2, [r7, #4]
 800d0dc:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	7a5b      	ldrb	r3, [r3, #9]
 800d0e2:	f003 030c 	and.w	r3, r3, #12
 800d0e6:	b2da      	uxtb	r2, r3
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	7a1a      	ldrb	r2, [r3, #8]
 800d0f0:	697b      	ldr	r3, [r7, #20]
 800d0f2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800d0f4:	4b2e      	ldr	r3, [pc, #184]	; (800d1b0 <tcp_listen_input+0x1f4>)
 800d0f6:	681a      	ldr	r2, [r3, #0]
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	60da      	str	r2, [r3, #12]
 800d0fc:	4a2c      	ldr	r2, [pc, #176]	; (800d1b0 <tcp_listen_input+0x1f4>)
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	6013      	str	r3, [r2, #0]
 800d102:	f003 fd2b 	bl	8010b5c <tcp_timer_needed>
 800d106:	4b2b      	ldr	r3, [pc, #172]	; (800d1b4 <tcp_listen_input+0x1f8>)
 800d108:	2201      	movs	r2, #1
 800d10a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800d10c:	6978      	ldr	r0, [r7, #20]
 800d10e:	f001 fd8d 	bl	800ec2c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800d112:	4b23      	ldr	r3, [pc, #140]	; (800d1a0 <tcp_listen_input+0x1e4>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	89db      	ldrh	r3, [r3, #14]
 800d118:	b29a      	uxth	r2, r3
 800d11a:	697b      	ldr	r3, [r7, #20]
 800d11c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800d126:	697b      	ldr	r3, [r7, #20]
 800d128:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800d12c:	697b      	ldr	r3, [r7, #20]
 800d12e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	3304      	adds	r3, #4
 800d134:	4618      	mov	r0, r3
 800d136:	f005 f8ef 	bl	8012318 <ip4_route>
 800d13a:	4601      	mov	r1, r0
 800d13c:	697b      	ldr	r3, [r7, #20]
 800d13e:	3304      	adds	r3, #4
 800d140:	461a      	mov	r2, r3
 800d142:	4620      	mov	r0, r4
 800d144:	f7ff fa30 	bl	800c5a8 <tcp_eff_send_mss_netif>
 800d148:	4603      	mov	r3, r0
 800d14a:	461a      	mov	r2, r3
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800d150:	2112      	movs	r1, #18
 800d152:	6978      	ldr	r0, [r7, #20]
 800d154:	f002 fc9e 	bl	800fa94 <tcp_enqueue_flags>
 800d158:	4603      	mov	r3, r0
 800d15a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800d15c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d004      	beq.n	800d16e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800d164:	2100      	movs	r1, #0
 800d166:	6978      	ldr	r0, [r7, #20]
 800d168:	f7fd ff6c 	bl	800b044 <tcp_abandon>
      return;
 800d16c:	e006      	b.n	800d17c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800d16e:	6978      	ldr	r0, [r7, #20]
 800d170:	f002 fd7e 	bl	800fc70 <tcp_output>
  return;
 800d174:	e001      	b.n	800d17a <tcp_listen_input+0x1be>
    return;
 800d176:	bf00      	nop
 800d178:	e000      	b.n	800d17c <tcp_listen_input+0x1c0>
  return;
 800d17a:	bf00      	nop
}
 800d17c:	371c      	adds	r7, #28
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd90      	pop	{r4, r7, pc}
 800d182:	bf00      	nop
 800d184:	20000948 	.word	0x20000948
 800d188:	08015bcc 	.word	0x08015bcc
 800d18c:	08015dc4 	.word	0x08015dc4
 800d190:	08015c18 	.word	0x08015c18
 800d194:	20000940 	.word	0x20000940
 800d198:	20000946 	.word	0x20000946
 800d19c:	2000093c 	.word	0x2000093c
 800d1a0:	2000092c 	.word	0x2000092c
 800d1a4:	20011390 	.word	0x20011390
 800d1a8:	20011394 	.word	0x20011394
 800d1ac:	20011380 	.word	0x20011380
 800d1b0:	2001d09c 	.word	0x2001d09c
 800d1b4:	2001d098 	.word	0x2001d098

0800d1b8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b086      	sub	sp, #24
 800d1bc:	af04      	add	r7, sp, #16
 800d1be:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800d1c0:	4b2f      	ldr	r3, [pc, #188]	; (800d280 <tcp_timewait_input+0xc8>)
 800d1c2:	781b      	ldrb	r3, [r3, #0]
 800d1c4:	f003 0304 	and.w	r3, r3, #4
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d153      	bne.n	800d274 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d106      	bne.n	800d1e0 <tcp_timewait_input+0x28>
 800d1d2:	4b2c      	ldr	r3, [pc, #176]	; (800d284 <tcp_timewait_input+0xcc>)
 800d1d4:	f240 22ee 	movw	r2, #750	; 0x2ee
 800d1d8:	492b      	ldr	r1, [pc, #172]	; (800d288 <tcp_timewait_input+0xd0>)
 800d1da:	482c      	ldr	r0, [pc, #176]	; (800d28c <tcp_timewait_input+0xd4>)
 800d1dc:	f006 faca 	bl	8013774 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800d1e0:	4b27      	ldr	r3, [pc, #156]	; (800d280 <tcp_timewait_input+0xc8>)
 800d1e2:	781b      	ldrb	r3, [r3, #0]
 800d1e4:	f003 0302 	and.w	r3, r3, #2
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d02a      	beq.n	800d242 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800d1ec:	4b28      	ldr	r3, [pc, #160]	; (800d290 <tcp_timewait_input+0xd8>)
 800d1ee:	681a      	ldr	r2, [r3, #0]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1f4:	1ad3      	subs	r3, r2, r3
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	db2d      	blt.n	800d256 <tcp_timewait_input+0x9e>
 800d1fa:	4b25      	ldr	r3, [pc, #148]	; (800d290 <tcp_timewait_input+0xd8>)
 800d1fc:	681a      	ldr	r2, [r3, #0]
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d202:	6879      	ldr	r1, [r7, #4]
 800d204:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800d206:	440b      	add	r3, r1
 800d208:	1ad3      	subs	r3, r2, r3
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	dc23      	bgt.n	800d256 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d20e:	4b21      	ldr	r3, [pc, #132]	; (800d294 <tcp_timewait_input+0xdc>)
 800d210:	6819      	ldr	r1, [r3, #0]
 800d212:	4b21      	ldr	r3, [pc, #132]	; (800d298 <tcp_timewait_input+0xe0>)
 800d214:	881b      	ldrh	r3, [r3, #0]
 800d216:	461a      	mov	r2, r3
 800d218:	4b1d      	ldr	r3, [pc, #116]	; (800d290 <tcp_timewait_input+0xd8>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d21e:	4b1f      	ldr	r3, [pc, #124]	; (800d29c <tcp_timewait_input+0xe4>)
 800d220:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d222:	885b      	ldrh	r3, [r3, #2]
 800d224:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d226:	4a1d      	ldr	r2, [pc, #116]	; (800d29c <tcp_timewait_input+0xe4>)
 800d228:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d22a:	8812      	ldrh	r2, [r2, #0]
 800d22c:	b292      	uxth	r2, r2
 800d22e:	9202      	str	r2, [sp, #8]
 800d230:	9301      	str	r3, [sp, #4]
 800d232:	4b1b      	ldr	r3, [pc, #108]	; (800d2a0 <tcp_timewait_input+0xe8>)
 800d234:	9300      	str	r3, [sp, #0]
 800d236:	4b1b      	ldr	r3, [pc, #108]	; (800d2a4 <tcp_timewait_input+0xec>)
 800d238:	4602      	mov	r2, r0
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f003 facc 	bl	80107d8 <tcp_rst>
      return;
 800d240:	e01b      	b.n	800d27a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800d242:	4b0f      	ldr	r3, [pc, #60]	; (800d280 <tcp_timewait_input+0xc8>)
 800d244:	781b      	ldrb	r3, [r3, #0]
 800d246:	f003 0301 	and.w	r3, r3, #1
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d003      	beq.n	800d256 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800d24e:	4b16      	ldr	r3, [pc, #88]	; (800d2a8 <tcp_timewait_input+0xf0>)
 800d250:	681a      	ldr	r2, [r3, #0]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800d256:	4b10      	ldr	r3, [pc, #64]	; (800d298 <tcp_timewait_input+0xe0>)
 800d258:	881b      	ldrh	r3, [r3, #0]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d00c      	beq.n	800d278 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	8b5b      	ldrh	r3, [r3, #26]
 800d262:	f043 0302 	orr.w	r3, r3, #2
 800d266:	b29a      	uxth	r2, r3
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d26c:	6878      	ldr	r0, [r7, #4]
 800d26e:	f002 fcff 	bl	800fc70 <tcp_output>
  }
  return;
 800d272:	e001      	b.n	800d278 <tcp_timewait_input+0xc0>
    return;
 800d274:	bf00      	nop
 800d276:	e000      	b.n	800d27a <tcp_timewait_input+0xc2>
  return;
 800d278:	bf00      	nop
}
 800d27a:	3708      	adds	r7, #8
 800d27c:	46bd      	mov	sp, r7
 800d27e:	bd80      	pop	{r7, pc}
 800d280:	20000948 	.word	0x20000948
 800d284:	08015bcc 	.word	0x08015bcc
 800d288:	08015de4 	.word	0x08015de4
 800d28c:	08015c18 	.word	0x08015c18
 800d290:	2000093c 	.word	0x2000093c
 800d294:	20000940 	.word	0x20000940
 800d298:	20000946 	.word	0x20000946
 800d29c:	2000092c 	.word	0x2000092c
 800d2a0:	20011390 	.word	0x20011390
 800d2a4:	20011394 	.word	0x20011394
 800d2a8:	2001d0a0 	.word	0x2001d0a0

0800d2ac <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800d2ac:	b590      	push	{r4, r7, lr}
 800d2ae:	b08d      	sub	sp, #52	; 0x34
 800d2b0:	af04      	add	r7, sp, #16
 800d2b2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d106      	bne.n	800d2d0 <tcp_process+0x24>
 800d2c2:	4ba5      	ldr	r3, [pc, #660]	; (800d558 <tcp_process+0x2ac>)
 800d2c4:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800d2c8:	49a4      	ldr	r1, [pc, #656]	; (800d55c <tcp_process+0x2b0>)
 800d2ca:	48a5      	ldr	r0, [pc, #660]	; (800d560 <tcp_process+0x2b4>)
 800d2cc:	f006 fa52 	bl	8013774 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800d2d0:	4ba4      	ldr	r3, [pc, #656]	; (800d564 <tcp_process+0x2b8>)
 800d2d2:	781b      	ldrb	r3, [r3, #0]
 800d2d4:	f003 0304 	and.w	r3, r3, #4
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d04e      	beq.n	800d37a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	7d1b      	ldrb	r3, [r3, #20]
 800d2e0:	2b02      	cmp	r3, #2
 800d2e2:	d108      	bne.n	800d2f6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d2e8:	4b9f      	ldr	r3, [pc, #636]	; (800d568 <tcp_process+0x2bc>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	d123      	bne.n	800d338 <tcp_process+0x8c>
        acceptable = 1;
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	76fb      	strb	r3, [r7, #27]
 800d2f4:	e020      	b.n	800d338 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d2fa:	4b9c      	ldr	r3, [pc, #624]	; (800d56c <tcp_process+0x2c0>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d102      	bne.n	800d308 <tcp_process+0x5c>
        acceptable = 1;
 800d302:	2301      	movs	r3, #1
 800d304:	76fb      	strb	r3, [r7, #27]
 800d306:	e017      	b.n	800d338 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d308:	4b98      	ldr	r3, [pc, #608]	; (800d56c <tcp_process+0x2c0>)
 800d30a:	681a      	ldr	r2, [r3, #0]
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d310:	1ad3      	subs	r3, r2, r3
 800d312:	2b00      	cmp	r3, #0
 800d314:	db10      	blt.n	800d338 <tcp_process+0x8c>
 800d316:	4b95      	ldr	r3, [pc, #596]	; (800d56c <tcp_process+0x2c0>)
 800d318:	681a      	ldr	r2, [r3, #0]
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d31e:	6879      	ldr	r1, [r7, #4]
 800d320:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800d322:	440b      	add	r3, r1
 800d324:	1ad3      	subs	r3, r2, r3
 800d326:	2b00      	cmp	r3, #0
 800d328:	dc06      	bgt.n	800d338 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	8b5b      	ldrh	r3, [r3, #26]
 800d32e:	f043 0302 	orr.w	r3, r3, #2
 800d332:	b29a      	uxth	r2, r3
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800d338:	7efb      	ldrb	r3, [r7, #27]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d01b      	beq.n	800d376 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	7d1b      	ldrb	r3, [r3, #20]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d106      	bne.n	800d354 <tcp_process+0xa8>
 800d346:	4b84      	ldr	r3, [pc, #528]	; (800d558 <tcp_process+0x2ac>)
 800d348:	f44f 724e 	mov.w	r2, #824	; 0x338
 800d34c:	4988      	ldr	r1, [pc, #544]	; (800d570 <tcp_process+0x2c4>)
 800d34e:	4884      	ldr	r0, [pc, #528]	; (800d560 <tcp_process+0x2b4>)
 800d350:	f006 fa10 	bl	8013774 <iprintf>
      recv_flags |= TF_RESET;
 800d354:	4b87      	ldr	r3, [pc, #540]	; (800d574 <tcp_process+0x2c8>)
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	f043 0308 	orr.w	r3, r3, #8
 800d35c:	b2da      	uxtb	r2, r3
 800d35e:	4b85      	ldr	r3, [pc, #532]	; (800d574 <tcp_process+0x2c8>)
 800d360:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	8b5b      	ldrh	r3, [r3, #26]
 800d366:	f023 0301 	bic.w	r3, r3, #1
 800d36a:	b29a      	uxth	r2, r3
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800d370:	f06f 030d 	mvn.w	r3, #13
 800d374:	e37a      	b.n	800da6c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800d376:	2300      	movs	r3, #0
 800d378:	e378      	b.n	800da6c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800d37a:	4b7a      	ldr	r3, [pc, #488]	; (800d564 <tcp_process+0x2b8>)
 800d37c:	781b      	ldrb	r3, [r3, #0]
 800d37e:	f003 0302 	and.w	r3, r3, #2
 800d382:	2b00      	cmp	r3, #0
 800d384:	d010      	beq.n	800d3a8 <tcp_process+0xfc>
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	7d1b      	ldrb	r3, [r3, #20]
 800d38a:	2b02      	cmp	r3, #2
 800d38c:	d00c      	beq.n	800d3a8 <tcp_process+0xfc>
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	7d1b      	ldrb	r3, [r3, #20]
 800d392:	2b03      	cmp	r3, #3
 800d394:	d008      	beq.n	800d3a8 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	8b5b      	ldrh	r3, [r3, #26]
 800d39a:	f043 0302 	orr.w	r3, r3, #2
 800d39e:	b29a      	uxth	r2, r3
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	e361      	b.n	800da6c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	8b5b      	ldrh	r3, [r3, #26]
 800d3ac:	f003 0310 	and.w	r3, r3, #16
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d103      	bne.n	800d3bc <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800d3b4:	4b70      	ldr	r3, [pc, #448]	; (800d578 <tcp_process+0x2cc>)
 800d3b6:	681a      	ldr	r2, [r3, #0]
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	2200      	movs	r2, #0
 800d3c0:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800d3cc:	6878      	ldr	r0, [r7, #4]
 800d3ce:	f001 fc2d 	bl	800ec2c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	7d1b      	ldrb	r3, [r3, #20]
 800d3d6:	3b02      	subs	r3, #2
 800d3d8:	2b07      	cmp	r3, #7
 800d3da:	f200 8337 	bhi.w	800da4c <tcp_process+0x7a0>
 800d3de:	a201      	add	r2, pc, #4	; (adr r2, 800d3e4 <tcp_process+0x138>)
 800d3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e4:	0800d405 	.word	0x0800d405
 800d3e8:	0800d635 	.word	0x0800d635
 800d3ec:	0800d7ad 	.word	0x0800d7ad
 800d3f0:	0800d7d7 	.word	0x0800d7d7
 800d3f4:	0800d8fb 	.word	0x0800d8fb
 800d3f8:	0800d7ad 	.word	0x0800d7ad
 800d3fc:	0800d987 	.word	0x0800d987
 800d400:	0800da17 	.word	0x0800da17
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800d404:	4b57      	ldr	r3, [pc, #348]	; (800d564 <tcp_process+0x2b8>)
 800d406:	781b      	ldrb	r3, [r3, #0]
 800d408:	f003 0310 	and.w	r3, r3, #16
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	f000 80e4 	beq.w	800d5da <tcp_process+0x32e>
 800d412:	4b54      	ldr	r3, [pc, #336]	; (800d564 <tcp_process+0x2b8>)
 800d414:	781b      	ldrb	r3, [r3, #0]
 800d416:	f003 0302 	and.w	r3, r3, #2
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	f000 80dd 	beq.w	800d5da <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d424:	1c5a      	adds	r2, r3, #1
 800d426:	4b50      	ldr	r3, [pc, #320]	; (800d568 <tcp_process+0x2bc>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	429a      	cmp	r2, r3
 800d42c:	f040 80d5 	bne.w	800d5da <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800d430:	4b4e      	ldr	r3, [pc, #312]	; (800d56c <tcp_process+0x2c0>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	1c5a      	adds	r2, r3, #1
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800d442:	4b49      	ldr	r3, [pc, #292]	; (800d568 <tcp_process+0x2bc>)
 800d444:	681a      	ldr	r2, [r3, #0]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800d44a:	4b4c      	ldr	r3, [pc, #304]	; (800d57c <tcp_process+0x2d0>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	89db      	ldrh	r3, [r3, #14]
 800d450:	b29a      	uxth	r2, r3
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800d464:	4b41      	ldr	r3, [pc, #260]	; (800d56c <tcp_process+0x2c0>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	1e5a      	subs	r2, r3, #1
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	2204      	movs	r2, #4
 800d472:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	3304      	adds	r3, #4
 800d47c:	4618      	mov	r0, r3
 800d47e:	f004 ff4b 	bl	8012318 <ip4_route>
 800d482:	4601      	mov	r1, r0
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	3304      	adds	r3, #4
 800d488:	461a      	mov	r2, r3
 800d48a:	4620      	mov	r0, r4
 800d48c:	f7ff f88c 	bl	800c5a8 <tcp_eff_send_mss_netif>
 800d490:	4603      	mov	r3, r0
 800d492:	461a      	mov	r2, r3
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d49c:	009a      	lsls	r2, r3, #2
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d4a2:	005b      	lsls	r3, r3, #1
 800d4a4:	f241 111c 	movw	r1, #4380	; 0x111c
 800d4a8:	428b      	cmp	r3, r1
 800d4aa:	bf38      	it	cc
 800d4ac:	460b      	movcc	r3, r1
 800d4ae:	429a      	cmp	r2, r3
 800d4b0:	d204      	bcs.n	800d4bc <tcp_process+0x210>
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d4b6:	009b      	lsls	r3, r3, #2
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	e00d      	b.n	800d4d8 <tcp_process+0x22c>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d4c0:	005b      	lsls	r3, r3, #1
 800d4c2:	f241 121c 	movw	r2, #4380	; 0x111c
 800d4c6:	4293      	cmp	r3, r2
 800d4c8:	d904      	bls.n	800d4d4 <tcp_process+0x228>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d4ce:	005b      	lsls	r3, r3, #1
 800d4d0:	b29b      	uxth	r3, r3
 800d4d2:	e001      	b.n	800d4d8 <tcp_process+0x22c>
 800d4d4:	f241 131c 	movw	r3, #4380	; 0x111c
 800d4d8:	687a      	ldr	r2, [r7, #4]
 800d4da:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d106      	bne.n	800d4f6 <tcp_process+0x24a>
 800d4e8:	4b1b      	ldr	r3, [pc, #108]	; (800d558 <tcp_process+0x2ac>)
 800d4ea:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800d4ee:	4924      	ldr	r1, [pc, #144]	; (800d580 <tcp_process+0x2d4>)
 800d4f0:	481b      	ldr	r0, [pc, #108]	; (800d560 <tcp_process+0x2b4>)
 800d4f2:	f006 f93f 	bl	8013774 <iprintf>
        --pcb->snd_queuelen;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d4fc:	3b01      	subs	r3, #1
 800d4fe:	b29a      	uxth	r2, r3
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d50a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800d50c:	69fb      	ldr	r3, [r7, #28]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d111      	bne.n	800d536 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d516:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800d518:	69fb      	ldr	r3, [r7, #28]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d106      	bne.n	800d52c <tcp_process+0x280>
 800d51e:	4b0e      	ldr	r3, [pc, #56]	; (800d558 <tcp_process+0x2ac>)
 800d520:	f44f 725d 	mov.w	r2, #884	; 0x374
 800d524:	4917      	ldr	r1, [pc, #92]	; (800d584 <tcp_process+0x2d8>)
 800d526:	480e      	ldr	r0, [pc, #56]	; (800d560 <tcp_process+0x2b4>)
 800d528:	f006 f924 	bl	8013774 <iprintf>
          pcb->unsent = rseg->next;
 800d52c:	69fb      	ldr	r3, [r7, #28]
 800d52e:	681a      	ldr	r2, [r3, #0]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	66da      	str	r2, [r3, #108]	; 0x6c
 800d534:	e003      	b.n	800d53e <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800d536:	69fb      	ldr	r3, [r7, #28]
 800d538:	681a      	ldr	r2, [r3, #0]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800d53e:	69f8      	ldr	r0, [r7, #28]
 800d540:	f7fe fc8b 	bl	800be5a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d11d      	bne.n	800d588 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d552:	861a      	strh	r2, [r3, #48]	; 0x30
 800d554:	e01f      	b.n	800d596 <tcp_process+0x2ea>
 800d556:	bf00      	nop
 800d558:	08015bcc 	.word	0x08015bcc
 800d55c:	08015e04 	.word	0x08015e04
 800d560:	08015c18 	.word	0x08015c18
 800d564:	20000948 	.word	0x20000948
 800d568:	20000940 	.word	0x20000940
 800d56c:	2000093c 	.word	0x2000093c
 800d570:	08015e20 	.word	0x08015e20
 800d574:	20000949 	.word	0x20000949
 800d578:	2001d0a0 	.word	0x2001d0a0
 800d57c:	2000092c 	.word	0x2000092c
 800d580:	08015e40 	.word	0x08015e40
 800d584:	08015e58 	.word	0x08015e58
        } else {
          pcb->rtime = 0;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2200      	movs	r2, #0
 800d58c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	2200      	movs	r2, #0
 800d592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d00a      	beq.n	800d5b6 <tcp_process+0x30a>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5a6:	687a      	ldr	r2, [r7, #4]
 800d5a8:	6910      	ldr	r0, [r2, #16]
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	6879      	ldr	r1, [r7, #4]
 800d5ae:	4798      	blx	r3
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	76bb      	strb	r3, [r7, #26]
 800d5b4:	e001      	b.n	800d5ba <tcp_process+0x30e>
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800d5ba:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d5be:	f113 0f0d 	cmn.w	r3, #13
 800d5c2:	d102      	bne.n	800d5ca <tcp_process+0x31e>
          return ERR_ABRT;
 800d5c4:	f06f 030c 	mvn.w	r3, #12
 800d5c8:	e250      	b.n	800da6c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	8b5b      	ldrh	r3, [r3, #26]
 800d5ce:	f043 0302 	orr.w	r3, r3, #2
 800d5d2:	b29a      	uxth	r2, r3
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800d5d8:	e23a      	b.n	800da50 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800d5da:	4b9d      	ldr	r3, [pc, #628]	; (800d850 <tcp_process+0x5a4>)
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	f003 0310 	and.w	r3, r3, #16
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	f000 8234 	beq.w	800da50 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d5e8:	4b9a      	ldr	r3, [pc, #616]	; (800d854 <tcp_process+0x5a8>)
 800d5ea:	6819      	ldr	r1, [r3, #0]
 800d5ec:	4b9a      	ldr	r3, [pc, #616]	; (800d858 <tcp_process+0x5ac>)
 800d5ee:	881b      	ldrh	r3, [r3, #0]
 800d5f0:	461a      	mov	r2, r3
 800d5f2:	4b9a      	ldr	r3, [pc, #616]	; (800d85c <tcp_process+0x5b0>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d5f8:	4b99      	ldr	r3, [pc, #612]	; (800d860 <tcp_process+0x5b4>)
 800d5fa:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d5fc:	885b      	ldrh	r3, [r3, #2]
 800d5fe:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d600:	4a97      	ldr	r2, [pc, #604]	; (800d860 <tcp_process+0x5b4>)
 800d602:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d604:	8812      	ldrh	r2, [r2, #0]
 800d606:	b292      	uxth	r2, r2
 800d608:	9202      	str	r2, [sp, #8]
 800d60a:	9301      	str	r3, [sp, #4]
 800d60c:	4b95      	ldr	r3, [pc, #596]	; (800d864 <tcp_process+0x5b8>)
 800d60e:	9300      	str	r3, [sp, #0]
 800d610:	4b95      	ldr	r3, [pc, #596]	; (800d868 <tcp_process+0x5bc>)
 800d612:	4602      	mov	r2, r0
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f003 f8df 	bl	80107d8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d620:	2b05      	cmp	r3, #5
 800d622:	f200 8215 	bhi.w	800da50 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2200      	movs	r2, #0
 800d62a:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f002 fea9 	bl	8010384 <tcp_rexmit_rto>
      break;
 800d632:	e20d      	b.n	800da50 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800d634:	4b86      	ldr	r3, [pc, #536]	; (800d850 <tcp_process+0x5a4>)
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	f003 0310 	and.w	r3, r3, #16
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	f000 80a1 	beq.w	800d784 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d642:	4b84      	ldr	r3, [pc, #528]	; (800d854 <tcp_process+0x5a8>)
 800d644:	681a      	ldr	r2, [r3, #0]
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d64a:	1ad3      	subs	r3, r2, r3
 800d64c:	3b01      	subs	r3, #1
 800d64e:	2b00      	cmp	r3, #0
 800d650:	db7e      	blt.n	800d750 <tcp_process+0x4a4>
 800d652:	4b80      	ldr	r3, [pc, #512]	; (800d854 <tcp_process+0x5a8>)
 800d654:	681a      	ldr	r2, [r3, #0]
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d65a:	1ad3      	subs	r3, r2, r3
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	dc77      	bgt.n	800d750 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2204      	movs	r2, #4
 800d664:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d102      	bne.n	800d674 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800d66e:	23fa      	movs	r3, #250	; 0xfa
 800d670:	76bb      	strb	r3, [r7, #26]
 800d672:	e01d      	b.n	800d6b0 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d678:	699b      	ldr	r3, [r3, #24]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d106      	bne.n	800d68c <tcp_process+0x3e0>
 800d67e:	4b7b      	ldr	r3, [pc, #492]	; (800d86c <tcp_process+0x5c0>)
 800d680:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800d684:	497a      	ldr	r1, [pc, #488]	; (800d870 <tcp_process+0x5c4>)
 800d686:	487b      	ldr	r0, [pc, #492]	; (800d874 <tcp_process+0x5c8>)
 800d688:	f006 f874 	bl	8013774 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d690:	699b      	ldr	r3, [r3, #24]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d00a      	beq.n	800d6ac <tcp_process+0x400>
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d69a:	699b      	ldr	r3, [r3, #24]
 800d69c:	687a      	ldr	r2, [r7, #4]
 800d69e:	6910      	ldr	r0, [r2, #16]
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	6879      	ldr	r1, [r7, #4]
 800d6a4:	4798      	blx	r3
 800d6a6:	4603      	mov	r3, r0
 800d6a8:	76bb      	strb	r3, [r7, #26]
 800d6aa:	e001      	b.n	800d6b0 <tcp_process+0x404>
 800d6ac:	23f0      	movs	r3, #240	; 0xf0
 800d6ae:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800d6b0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d00a      	beq.n	800d6ce <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800d6b8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d6bc:	f113 0f0d 	cmn.w	r3, #13
 800d6c0:	d002      	beq.n	800d6c8 <tcp_process+0x41c>
              tcp_abort(pcb);
 800d6c2:	6878      	ldr	r0, [r7, #4]
 800d6c4:	f7fd fd7c 	bl	800b1c0 <tcp_abort>
            }
            return ERR_ABRT;
 800d6c8:	f06f 030c 	mvn.w	r3, #12
 800d6cc:	e1ce      	b.n	800da6c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800d6ce:	6878      	ldr	r0, [r7, #4]
 800d6d0:	f000 fae0 	bl	800dc94 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800d6d4:	4b68      	ldr	r3, [pc, #416]	; (800d878 <tcp_process+0x5cc>)
 800d6d6:	881b      	ldrh	r3, [r3, #0]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d005      	beq.n	800d6e8 <tcp_process+0x43c>
            recv_acked--;
 800d6dc:	4b66      	ldr	r3, [pc, #408]	; (800d878 <tcp_process+0x5cc>)
 800d6de:	881b      	ldrh	r3, [r3, #0]
 800d6e0:	3b01      	subs	r3, #1
 800d6e2:	b29a      	uxth	r2, r3
 800d6e4:	4b64      	ldr	r3, [pc, #400]	; (800d878 <tcp_process+0x5cc>)
 800d6e6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d6ec:	009a      	lsls	r2, r3, #2
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d6f2:	005b      	lsls	r3, r3, #1
 800d6f4:	f241 111c 	movw	r1, #4380	; 0x111c
 800d6f8:	428b      	cmp	r3, r1
 800d6fa:	bf38      	it	cc
 800d6fc:	460b      	movcc	r3, r1
 800d6fe:	429a      	cmp	r2, r3
 800d700:	d204      	bcs.n	800d70c <tcp_process+0x460>
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d706:	009b      	lsls	r3, r3, #2
 800d708:	b29b      	uxth	r3, r3
 800d70a:	e00d      	b.n	800d728 <tcp_process+0x47c>
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d710:	005b      	lsls	r3, r3, #1
 800d712:	f241 121c 	movw	r2, #4380	; 0x111c
 800d716:	4293      	cmp	r3, r2
 800d718:	d904      	bls.n	800d724 <tcp_process+0x478>
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d71e:	005b      	lsls	r3, r3, #1
 800d720:	b29b      	uxth	r3, r3
 800d722:	e001      	b.n	800d728 <tcp_process+0x47c>
 800d724:	f241 131c 	movw	r3, #4380	; 0x111c
 800d728:	687a      	ldr	r2, [r7, #4]
 800d72a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800d72e:	4b53      	ldr	r3, [pc, #332]	; (800d87c <tcp_process+0x5d0>)
 800d730:	781b      	ldrb	r3, [r3, #0]
 800d732:	f003 0320 	and.w	r3, r3, #32
 800d736:	2b00      	cmp	r3, #0
 800d738:	d037      	beq.n	800d7aa <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	8b5b      	ldrh	r3, [r3, #26]
 800d73e:	f043 0302 	orr.w	r3, r3, #2
 800d742:	b29a      	uxth	r2, r3
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2207      	movs	r2, #7
 800d74c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800d74e:	e02c      	b.n	800d7aa <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d750:	4b40      	ldr	r3, [pc, #256]	; (800d854 <tcp_process+0x5a8>)
 800d752:	6819      	ldr	r1, [r3, #0]
 800d754:	4b40      	ldr	r3, [pc, #256]	; (800d858 <tcp_process+0x5ac>)
 800d756:	881b      	ldrh	r3, [r3, #0]
 800d758:	461a      	mov	r2, r3
 800d75a:	4b40      	ldr	r3, [pc, #256]	; (800d85c <tcp_process+0x5b0>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d760:	4b3f      	ldr	r3, [pc, #252]	; (800d860 <tcp_process+0x5b4>)
 800d762:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d764:	885b      	ldrh	r3, [r3, #2]
 800d766:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d768:	4a3d      	ldr	r2, [pc, #244]	; (800d860 <tcp_process+0x5b4>)
 800d76a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d76c:	8812      	ldrh	r2, [r2, #0]
 800d76e:	b292      	uxth	r2, r2
 800d770:	9202      	str	r2, [sp, #8]
 800d772:	9301      	str	r3, [sp, #4]
 800d774:	4b3b      	ldr	r3, [pc, #236]	; (800d864 <tcp_process+0x5b8>)
 800d776:	9300      	str	r3, [sp, #0]
 800d778:	4b3b      	ldr	r3, [pc, #236]	; (800d868 <tcp_process+0x5bc>)
 800d77a:	4602      	mov	r2, r0
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f003 f82b 	bl	80107d8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800d782:	e167      	b.n	800da54 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800d784:	4b32      	ldr	r3, [pc, #200]	; (800d850 <tcp_process+0x5a4>)
 800d786:	781b      	ldrb	r3, [r3, #0]
 800d788:	f003 0302 	and.w	r3, r3, #2
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	f000 8161 	beq.w	800da54 <tcp_process+0x7a8>
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d796:	1e5a      	subs	r2, r3, #1
 800d798:	4b30      	ldr	r3, [pc, #192]	; (800d85c <tcp_process+0x5b0>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	429a      	cmp	r2, r3
 800d79e:	f040 8159 	bne.w	800da54 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800d7a2:	6878      	ldr	r0, [r7, #4]
 800d7a4:	f002 fe10 	bl	80103c8 <tcp_rexmit>
      break;
 800d7a8:	e154      	b.n	800da54 <tcp_process+0x7a8>
 800d7aa:	e153      	b.n	800da54 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f000 fa71 	bl	800dc94 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800d7b2:	4b32      	ldr	r3, [pc, #200]	; (800d87c <tcp_process+0x5d0>)
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	f003 0320 	and.w	r3, r3, #32
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	f000 814c 	beq.w	800da58 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	8b5b      	ldrh	r3, [r3, #26]
 800d7c4:	f043 0302 	orr.w	r3, r3, #2
 800d7c8:	b29a      	uxth	r2, r3
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2207      	movs	r2, #7
 800d7d2:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d7d4:	e140      	b.n	800da58 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 fa5c 	bl	800dc94 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d7dc:	4b27      	ldr	r3, [pc, #156]	; (800d87c <tcp_process+0x5d0>)
 800d7de:	781b      	ldrb	r3, [r3, #0]
 800d7e0:	f003 0320 	and.w	r3, r3, #32
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d071      	beq.n	800d8cc <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d7e8:	4b19      	ldr	r3, [pc, #100]	; (800d850 <tcp_process+0x5a4>)
 800d7ea:	781b      	ldrb	r3, [r3, #0]
 800d7ec:	f003 0310 	and.w	r3, r3, #16
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d060      	beq.n	800d8b6 <tcp_process+0x60a>
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d7f8:	4b16      	ldr	r3, [pc, #88]	; (800d854 <tcp_process+0x5a8>)
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	429a      	cmp	r2, r3
 800d7fe:	d15a      	bne.n	800d8b6 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d804:	2b00      	cmp	r3, #0
 800d806:	d156      	bne.n	800d8b6 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	8b5b      	ldrh	r3, [r3, #26]
 800d80c:	f043 0302 	orr.w	r3, r3, #2
 800d810:	b29a      	uxth	r2, r3
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800d816:	6878      	ldr	r0, [r7, #4]
 800d818:	f7fe fdbc 	bl	800c394 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800d81c:	4b18      	ldr	r3, [pc, #96]	; (800d880 <tcp_process+0x5d4>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	687a      	ldr	r2, [r7, #4]
 800d822:	429a      	cmp	r2, r3
 800d824:	d105      	bne.n	800d832 <tcp_process+0x586>
 800d826:	4b16      	ldr	r3, [pc, #88]	; (800d880 <tcp_process+0x5d4>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	68db      	ldr	r3, [r3, #12]
 800d82c:	4a14      	ldr	r2, [pc, #80]	; (800d880 <tcp_process+0x5d4>)
 800d82e:	6013      	str	r3, [r2, #0]
 800d830:	e02e      	b.n	800d890 <tcp_process+0x5e4>
 800d832:	4b13      	ldr	r3, [pc, #76]	; (800d880 <tcp_process+0x5d4>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	617b      	str	r3, [r7, #20]
 800d838:	e027      	b.n	800d88a <tcp_process+0x5de>
 800d83a:	697b      	ldr	r3, [r7, #20]
 800d83c:	68db      	ldr	r3, [r3, #12]
 800d83e:	687a      	ldr	r2, [r7, #4]
 800d840:	429a      	cmp	r2, r3
 800d842:	d11f      	bne.n	800d884 <tcp_process+0x5d8>
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	68da      	ldr	r2, [r3, #12]
 800d848:	697b      	ldr	r3, [r7, #20]
 800d84a:	60da      	str	r2, [r3, #12]
 800d84c:	e020      	b.n	800d890 <tcp_process+0x5e4>
 800d84e:	bf00      	nop
 800d850:	20000948 	.word	0x20000948
 800d854:	20000940 	.word	0x20000940
 800d858:	20000946 	.word	0x20000946
 800d85c:	2000093c 	.word	0x2000093c
 800d860:	2000092c 	.word	0x2000092c
 800d864:	20011390 	.word	0x20011390
 800d868:	20011394 	.word	0x20011394
 800d86c:	08015bcc 	.word	0x08015bcc
 800d870:	08015e6c 	.word	0x08015e6c
 800d874:	08015c18 	.word	0x08015c18
 800d878:	20000944 	.word	0x20000944
 800d87c:	20000949 	.word	0x20000949
 800d880:	2001d09c 	.word	0x2001d09c
 800d884:	697b      	ldr	r3, [r7, #20]
 800d886:	68db      	ldr	r3, [r3, #12]
 800d888:	617b      	str	r3, [r7, #20]
 800d88a:	697b      	ldr	r3, [r7, #20]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d1d4      	bne.n	800d83a <tcp_process+0x58e>
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2200      	movs	r2, #0
 800d894:	60da      	str	r2, [r3, #12]
 800d896:	4b77      	ldr	r3, [pc, #476]	; (800da74 <tcp_process+0x7c8>)
 800d898:	2201      	movs	r2, #1
 800d89a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	220a      	movs	r2, #10
 800d8a0:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800d8a2:	4b75      	ldr	r3, [pc, #468]	; (800da78 <tcp_process+0x7cc>)
 800d8a4:	681a      	ldr	r2, [r3, #0]
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	60da      	str	r2, [r3, #12]
 800d8aa:	4a73      	ldr	r2, [pc, #460]	; (800da78 <tcp_process+0x7cc>)
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	6013      	str	r3, [r2, #0]
 800d8b0:	f003 f954 	bl	8010b5c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800d8b4:	e0d2      	b.n	800da5c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	8b5b      	ldrh	r3, [r3, #26]
 800d8ba:	f043 0302 	orr.w	r3, r3, #2
 800d8be:	b29a      	uxth	r2, r3
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2208      	movs	r2, #8
 800d8c8:	751a      	strb	r2, [r3, #20]
      break;
 800d8ca:	e0c7      	b.n	800da5c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d8cc:	4b6b      	ldr	r3, [pc, #428]	; (800da7c <tcp_process+0x7d0>)
 800d8ce:	781b      	ldrb	r3, [r3, #0]
 800d8d0:	f003 0310 	and.w	r3, r3, #16
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	f000 80c1 	beq.w	800da5c <tcp_process+0x7b0>
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d8de:	4b68      	ldr	r3, [pc, #416]	; (800da80 <tcp_process+0x7d4>)
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	429a      	cmp	r2, r3
 800d8e4:	f040 80ba 	bne.w	800da5c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	f040 80b5 	bne.w	800da5c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2206      	movs	r2, #6
 800d8f6:	751a      	strb	r2, [r3, #20]
      break;
 800d8f8:	e0b0      	b.n	800da5c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f000 f9ca 	bl	800dc94 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d900:	4b60      	ldr	r3, [pc, #384]	; (800da84 <tcp_process+0x7d8>)
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	f003 0320 	and.w	r3, r3, #32
 800d908:	2b00      	cmp	r3, #0
 800d90a:	f000 80a9 	beq.w	800da60 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	8b5b      	ldrh	r3, [r3, #26]
 800d912:	f043 0302 	orr.w	r3, r3, #2
 800d916:	b29a      	uxth	r2, r3
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800d91c:	6878      	ldr	r0, [r7, #4]
 800d91e:	f7fe fd39 	bl	800c394 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d922:	4b59      	ldr	r3, [pc, #356]	; (800da88 <tcp_process+0x7dc>)
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	687a      	ldr	r2, [r7, #4]
 800d928:	429a      	cmp	r2, r3
 800d92a:	d105      	bne.n	800d938 <tcp_process+0x68c>
 800d92c:	4b56      	ldr	r3, [pc, #344]	; (800da88 <tcp_process+0x7dc>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	68db      	ldr	r3, [r3, #12]
 800d932:	4a55      	ldr	r2, [pc, #340]	; (800da88 <tcp_process+0x7dc>)
 800d934:	6013      	str	r3, [r2, #0]
 800d936:	e013      	b.n	800d960 <tcp_process+0x6b4>
 800d938:	4b53      	ldr	r3, [pc, #332]	; (800da88 <tcp_process+0x7dc>)
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	613b      	str	r3, [r7, #16]
 800d93e:	e00c      	b.n	800d95a <tcp_process+0x6ae>
 800d940:	693b      	ldr	r3, [r7, #16]
 800d942:	68db      	ldr	r3, [r3, #12]
 800d944:	687a      	ldr	r2, [r7, #4]
 800d946:	429a      	cmp	r2, r3
 800d948:	d104      	bne.n	800d954 <tcp_process+0x6a8>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	68da      	ldr	r2, [r3, #12]
 800d94e:	693b      	ldr	r3, [r7, #16]
 800d950:	60da      	str	r2, [r3, #12]
 800d952:	e005      	b.n	800d960 <tcp_process+0x6b4>
 800d954:	693b      	ldr	r3, [r7, #16]
 800d956:	68db      	ldr	r3, [r3, #12]
 800d958:	613b      	str	r3, [r7, #16]
 800d95a:	693b      	ldr	r3, [r7, #16]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d1ef      	bne.n	800d940 <tcp_process+0x694>
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2200      	movs	r2, #0
 800d964:	60da      	str	r2, [r3, #12]
 800d966:	4b43      	ldr	r3, [pc, #268]	; (800da74 <tcp_process+0x7c8>)
 800d968:	2201      	movs	r2, #1
 800d96a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	220a      	movs	r2, #10
 800d970:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d972:	4b41      	ldr	r3, [pc, #260]	; (800da78 <tcp_process+0x7cc>)
 800d974:	681a      	ldr	r2, [r3, #0]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	60da      	str	r2, [r3, #12]
 800d97a:	4a3f      	ldr	r2, [pc, #252]	; (800da78 <tcp_process+0x7cc>)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6013      	str	r3, [r2, #0]
 800d980:	f003 f8ec 	bl	8010b5c <tcp_timer_needed>
      }
      break;
 800d984:	e06c      	b.n	800da60 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f000 f984 	bl	800dc94 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d98c:	4b3b      	ldr	r3, [pc, #236]	; (800da7c <tcp_process+0x7d0>)
 800d98e:	781b      	ldrb	r3, [r3, #0]
 800d990:	f003 0310 	and.w	r3, r3, #16
 800d994:	2b00      	cmp	r3, #0
 800d996:	d065      	beq.n	800da64 <tcp_process+0x7b8>
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d99c:	4b38      	ldr	r3, [pc, #224]	; (800da80 <tcp_process+0x7d4>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	429a      	cmp	r2, r3
 800d9a2:	d15f      	bne.n	800da64 <tcp_process+0x7b8>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d15b      	bne.n	800da64 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f7fe fcf1 	bl	800c394 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d9b2:	4b35      	ldr	r3, [pc, #212]	; (800da88 <tcp_process+0x7dc>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	687a      	ldr	r2, [r7, #4]
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d105      	bne.n	800d9c8 <tcp_process+0x71c>
 800d9bc:	4b32      	ldr	r3, [pc, #200]	; (800da88 <tcp_process+0x7dc>)
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	68db      	ldr	r3, [r3, #12]
 800d9c2:	4a31      	ldr	r2, [pc, #196]	; (800da88 <tcp_process+0x7dc>)
 800d9c4:	6013      	str	r3, [r2, #0]
 800d9c6:	e013      	b.n	800d9f0 <tcp_process+0x744>
 800d9c8:	4b2f      	ldr	r3, [pc, #188]	; (800da88 <tcp_process+0x7dc>)
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	60fb      	str	r3, [r7, #12]
 800d9ce:	e00c      	b.n	800d9ea <tcp_process+0x73e>
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	68db      	ldr	r3, [r3, #12]
 800d9d4:	687a      	ldr	r2, [r7, #4]
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d104      	bne.n	800d9e4 <tcp_process+0x738>
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	68da      	ldr	r2, [r3, #12]
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	60da      	str	r2, [r3, #12]
 800d9e2:	e005      	b.n	800d9f0 <tcp_process+0x744>
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	68db      	ldr	r3, [r3, #12]
 800d9e8:	60fb      	str	r3, [r7, #12]
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d1ef      	bne.n	800d9d0 <tcp_process+0x724>
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	60da      	str	r2, [r3, #12]
 800d9f6:	4b1f      	ldr	r3, [pc, #124]	; (800da74 <tcp_process+0x7c8>)
 800d9f8:	2201      	movs	r2, #1
 800d9fa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	220a      	movs	r2, #10
 800da00:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800da02:	4b1d      	ldr	r3, [pc, #116]	; (800da78 <tcp_process+0x7cc>)
 800da04:	681a      	ldr	r2, [r3, #0]
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	60da      	str	r2, [r3, #12]
 800da0a:	4a1b      	ldr	r2, [pc, #108]	; (800da78 <tcp_process+0x7cc>)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6013      	str	r3, [r2, #0]
 800da10:	f003 f8a4 	bl	8010b5c <tcp_timer_needed>
      }
      break;
 800da14:	e026      	b.n	800da64 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	f000 f93c 	bl	800dc94 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800da1c:	4b17      	ldr	r3, [pc, #92]	; (800da7c <tcp_process+0x7d0>)
 800da1e:	781b      	ldrb	r3, [r3, #0]
 800da20:	f003 0310 	and.w	r3, r3, #16
 800da24:	2b00      	cmp	r3, #0
 800da26:	d01f      	beq.n	800da68 <tcp_process+0x7bc>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800da2c:	4b14      	ldr	r3, [pc, #80]	; (800da80 <tcp_process+0x7d4>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	429a      	cmp	r2, r3
 800da32:	d119      	bne.n	800da68 <tcp_process+0x7bc>
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d115      	bne.n	800da68 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800da3c:	4b11      	ldr	r3, [pc, #68]	; (800da84 <tcp_process+0x7d8>)
 800da3e:	781b      	ldrb	r3, [r3, #0]
 800da40:	f043 0310 	orr.w	r3, r3, #16
 800da44:	b2da      	uxtb	r2, r3
 800da46:	4b0f      	ldr	r3, [pc, #60]	; (800da84 <tcp_process+0x7d8>)
 800da48:	701a      	strb	r2, [r3, #0]
      }
      break;
 800da4a:	e00d      	b.n	800da68 <tcp_process+0x7bc>
    default:
      break;
 800da4c:	bf00      	nop
 800da4e:	e00c      	b.n	800da6a <tcp_process+0x7be>
      break;
 800da50:	bf00      	nop
 800da52:	e00a      	b.n	800da6a <tcp_process+0x7be>
      break;
 800da54:	bf00      	nop
 800da56:	e008      	b.n	800da6a <tcp_process+0x7be>
      break;
 800da58:	bf00      	nop
 800da5a:	e006      	b.n	800da6a <tcp_process+0x7be>
      break;
 800da5c:	bf00      	nop
 800da5e:	e004      	b.n	800da6a <tcp_process+0x7be>
      break;
 800da60:	bf00      	nop
 800da62:	e002      	b.n	800da6a <tcp_process+0x7be>
      break;
 800da64:	bf00      	nop
 800da66:	e000      	b.n	800da6a <tcp_process+0x7be>
      break;
 800da68:	bf00      	nop
  }
  return ERR_OK;
 800da6a:	2300      	movs	r3, #0
}
 800da6c:	4618      	mov	r0, r3
 800da6e:	3724      	adds	r7, #36	; 0x24
 800da70:	46bd      	mov	sp, r7
 800da72:	bd90      	pop	{r4, r7, pc}
 800da74:	2001d098 	.word	0x2001d098
 800da78:	2001d0ac 	.word	0x2001d0ac
 800da7c:	20000948 	.word	0x20000948
 800da80:	20000940 	.word	0x20000940
 800da84:	20000949 	.word	0x20000949
 800da88:	2001d09c 	.word	0x2001d09c

0800da8c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800da8c:	b590      	push	{r4, r7, lr}
 800da8e:	b085      	sub	sp, #20
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
 800da94:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d106      	bne.n	800daaa <tcp_oos_insert_segment+0x1e>
 800da9c:	4b3b      	ldr	r3, [pc, #236]	; (800db8c <tcp_oos_insert_segment+0x100>)
 800da9e:	f240 421f 	movw	r2, #1055	; 0x41f
 800daa2:	493b      	ldr	r1, [pc, #236]	; (800db90 <tcp_oos_insert_segment+0x104>)
 800daa4:	483b      	ldr	r0, [pc, #236]	; (800db94 <tcp_oos_insert_segment+0x108>)
 800daa6:	f005 fe65 	bl	8013774 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	68db      	ldr	r3, [r3, #12]
 800daae:	899b      	ldrh	r3, [r3, #12]
 800dab0:	b29b      	uxth	r3, r3
 800dab2:	4618      	mov	r0, r3
 800dab4:	f7fb faa6 	bl	8009004 <lwip_htons>
 800dab8:	4603      	mov	r3, r0
 800daba:	b2db      	uxtb	r3, r3
 800dabc:	f003 0301 	and.w	r3, r3, #1
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d028      	beq.n	800db16 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800dac4:	6838      	ldr	r0, [r7, #0]
 800dac6:	f7fe f9b3 	bl	800be30 <tcp_segs_free>
    next = NULL;
 800daca:	2300      	movs	r3, #0
 800dacc:	603b      	str	r3, [r7, #0]
 800dace:	e056      	b.n	800db7e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	68db      	ldr	r3, [r3, #12]
 800dad4:	899b      	ldrh	r3, [r3, #12]
 800dad6:	b29b      	uxth	r3, r3
 800dad8:	4618      	mov	r0, r3
 800dada:	f7fb fa93 	bl	8009004 <lwip_htons>
 800dade:	4603      	mov	r3, r0
 800dae0:	b2db      	uxtb	r3, r3
 800dae2:	f003 0301 	and.w	r3, r3, #1
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d00d      	beq.n	800db06 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	68db      	ldr	r3, [r3, #12]
 800daee:	899b      	ldrh	r3, [r3, #12]
 800daf0:	b29c      	uxth	r4, r3
 800daf2:	2001      	movs	r0, #1
 800daf4:	f7fb fa86 	bl	8009004 <lwip_htons>
 800daf8:	4603      	mov	r3, r0
 800dafa:	461a      	mov	r2, r3
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	4322      	orrs	r2, r4
 800db02:	b292      	uxth	r2, r2
 800db04:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800db10:	68f8      	ldr	r0, [r7, #12]
 800db12:	f7fe f9a2 	bl	800be5a <tcp_seg_free>
    while (next &&
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d00e      	beq.n	800db3a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	891b      	ldrh	r3, [r3, #8]
 800db20:	461a      	mov	r2, r3
 800db22:	4b1d      	ldr	r3, [pc, #116]	; (800db98 <tcp_oos_insert_segment+0x10c>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	441a      	add	r2, r3
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	68db      	ldr	r3, [r3, #12]
 800db2c:	685b      	ldr	r3, [r3, #4]
 800db2e:	6839      	ldr	r1, [r7, #0]
 800db30:	8909      	ldrh	r1, [r1, #8]
 800db32:	440b      	add	r3, r1
 800db34:	1ad3      	subs	r3, r2, r3
    while (next &&
 800db36:	2b00      	cmp	r3, #0
 800db38:	daca      	bge.n	800dad0 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d01e      	beq.n	800db7e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	891b      	ldrh	r3, [r3, #8]
 800db44:	461a      	mov	r2, r3
 800db46:	4b14      	ldr	r3, [pc, #80]	; (800db98 <tcp_oos_insert_segment+0x10c>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	441a      	add	r2, r3
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	68db      	ldr	r3, [r3, #12]
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	1ad3      	subs	r3, r2, r3
    if (next &&
 800db54:	2b00      	cmp	r3, #0
 800db56:	dd12      	ble.n	800db7e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	68db      	ldr	r3, [r3, #12]
 800db5c:	685b      	ldr	r3, [r3, #4]
 800db5e:	b29a      	uxth	r2, r3
 800db60:	4b0d      	ldr	r3, [pc, #52]	; (800db98 <tcp_oos_insert_segment+0x10c>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	b29b      	uxth	r3, r3
 800db66:	1ad3      	subs	r3, r2, r3
 800db68:	b29a      	uxth	r2, r3
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	685a      	ldr	r2, [r3, #4]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	891b      	ldrh	r3, [r3, #8]
 800db76:	4619      	mov	r1, r3
 800db78:	4610      	mov	r0, r2
 800db7a:	f7fc fb81 	bl	800a280 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	683a      	ldr	r2, [r7, #0]
 800db82:	601a      	str	r2, [r3, #0]
}
 800db84:	bf00      	nop
 800db86:	3714      	adds	r7, #20
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd90      	pop	{r4, r7, pc}
 800db8c:	08015bcc 	.word	0x08015bcc
 800db90:	08015e8c 	.word	0x08015e8c
 800db94:	08015c18 	.word	0x08015c18
 800db98:	2000093c 	.word	0x2000093c

0800db9c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800db9c:	b5b0      	push	{r4, r5, r7, lr}
 800db9e:	b086      	sub	sp, #24
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	60f8      	str	r0, [r7, #12]
 800dba4:	60b9      	str	r1, [r7, #8]
 800dba6:	607a      	str	r2, [r7, #4]
 800dba8:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800dbaa:	e03e      	b.n	800dc2a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800dbac:	68bb      	ldr	r3, [r7, #8]
 800dbae:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800dbb0:	68bb      	ldr	r3, [r7, #8]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800dbb6:	697b      	ldr	r3, [r7, #20]
 800dbb8:	685b      	ldr	r3, [r3, #4]
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f7fc fd6e 	bl	800a69c <pbuf_clen>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800dbca:	8a7a      	ldrh	r2, [r7, #18]
 800dbcc:	429a      	cmp	r2, r3
 800dbce:	d906      	bls.n	800dbde <tcp_free_acked_segments+0x42>
 800dbd0:	4b2a      	ldr	r3, [pc, #168]	; (800dc7c <tcp_free_acked_segments+0xe0>)
 800dbd2:	f240 4257 	movw	r2, #1111	; 0x457
 800dbd6:	492a      	ldr	r1, [pc, #168]	; (800dc80 <tcp_free_acked_segments+0xe4>)
 800dbd8:	482a      	ldr	r0, [pc, #168]	; (800dc84 <tcp_free_acked_segments+0xe8>)
 800dbda:	f005 fdcb 	bl	8013774 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 800dbe4:	8a7b      	ldrh	r3, [r7, #18]
 800dbe6:	1ad3      	subs	r3, r2, r3
 800dbe8:	b29a      	uxth	r2, r3
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	891a      	ldrh	r2, [r3, #8]
 800dbf4:	4b24      	ldr	r3, [pc, #144]	; (800dc88 <tcp_free_acked_segments+0xec>)
 800dbf6:	881b      	ldrh	r3, [r3, #0]
 800dbf8:	4413      	add	r3, r2
 800dbfa:	b29a      	uxth	r2, r3
 800dbfc:	4b22      	ldr	r3, [pc, #136]	; (800dc88 <tcp_free_acked_segments+0xec>)
 800dbfe:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800dc00:	6978      	ldr	r0, [r7, #20]
 800dc02:	f7fe f92a 	bl	800be5a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d00c      	beq.n	800dc2a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800dc10:	68bb      	ldr	r3, [r7, #8]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d109      	bne.n	800dc2a <tcp_free_acked_segments+0x8e>
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d106      	bne.n	800dc2a <tcp_free_acked_segments+0x8e>
 800dc1c:	4b17      	ldr	r3, [pc, #92]	; (800dc7c <tcp_free_acked_segments+0xe0>)
 800dc1e:	f240 4261 	movw	r2, #1121	; 0x461
 800dc22:	491a      	ldr	r1, [pc, #104]	; (800dc8c <tcp_free_acked_segments+0xf0>)
 800dc24:	4817      	ldr	r0, [pc, #92]	; (800dc84 <tcp_free_acked_segments+0xe8>)
 800dc26:	f005 fda5 	bl	8013774 <iprintf>
  while (seg_list != NULL &&
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d020      	beq.n	800dc72 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	68db      	ldr	r3, [r3, #12]
 800dc34:	685b      	ldr	r3, [r3, #4]
 800dc36:	4618      	mov	r0, r3
 800dc38:	f7fb f9f9 	bl	800902e <lwip_htonl>
 800dc3c:	4604      	mov	r4, r0
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	891b      	ldrh	r3, [r3, #8]
 800dc42:	461d      	mov	r5, r3
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	68db      	ldr	r3, [r3, #12]
 800dc48:	899b      	ldrh	r3, [r3, #12]
 800dc4a:	b29b      	uxth	r3, r3
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	f7fb f9d9 	bl	8009004 <lwip_htons>
 800dc52:	4603      	mov	r3, r0
 800dc54:	b2db      	uxtb	r3, r3
 800dc56:	f003 0303 	and.w	r3, r3, #3
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d001      	beq.n	800dc62 <tcp_free_acked_segments+0xc6>
 800dc5e:	2301      	movs	r3, #1
 800dc60:	e000      	b.n	800dc64 <tcp_free_acked_segments+0xc8>
 800dc62:	2300      	movs	r3, #0
 800dc64:	442b      	add	r3, r5
 800dc66:	18e2      	adds	r2, r4, r3
 800dc68:	4b09      	ldr	r3, [pc, #36]	; (800dc90 <tcp_free_acked_segments+0xf4>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	dd9c      	ble.n	800dbac <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800dc72:	68bb      	ldr	r3, [r7, #8]
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3718      	adds	r7, #24
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bdb0      	pop	{r4, r5, r7, pc}
 800dc7c:	08015bcc 	.word	0x08015bcc
 800dc80:	08015eb4 	.word	0x08015eb4
 800dc84:	08015c18 	.word	0x08015c18
 800dc88:	20000944 	.word	0x20000944
 800dc8c:	08015edc 	.word	0x08015edc
 800dc90:	20000940 	.word	0x20000940

0800dc94 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800dc94:	b5b0      	push	{r4, r5, r7, lr}
 800dc96:	b094      	sub	sp, #80	; 0x50
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d106      	bne.n	800dcb4 <tcp_receive+0x20>
 800dca6:	4ba6      	ldr	r3, [pc, #664]	; (800df40 <tcp_receive+0x2ac>)
 800dca8:	f240 427b 	movw	r2, #1147	; 0x47b
 800dcac:	49a5      	ldr	r1, [pc, #660]	; (800df44 <tcp_receive+0x2b0>)
 800dcae:	48a6      	ldr	r0, [pc, #664]	; (800df48 <tcp_receive+0x2b4>)
 800dcb0:	f005 fd60 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	7d1b      	ldrb	r3, [r3, #20]
 800dcb8:	2b03      	cmp	r3, #3
 800dcba:	d806      	bhi.n	800dcca <tcp_receive+0x36>
 800dcbc:	4ba0      	ldr	r3, [pc, #640]	; (800df40 <tcp_receive+0x2ac>)
 800dcbe:	f240 427c 	movw	r2, #1148	; 0x47c
 800dcc2:	49a2      	ldr	r1, [pc, #648]	; (800df4c <tcp_receive+0x2b8>)
 800dcc4:	48a0      	ldr	r0, [pc, #640]	; (800df48 <tcp_receive+0x2b4>)
 800dcc6:	f005 fd55 	bl	8013774 <iprintf>

  if (flags & TCP_ACK) {
 800dcca:	4ba1      	ldr	r3, [pc, #644]	; (800df50 <tcp_receive+0x2bc>)
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	f003 0310 	and.w	r3, r3, #16
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	f000 8263 	beq.w	800e19e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800dcde:	461a      	mov	r2, r3
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dce4:	4413      	add	r3, r2
 800dce6:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dcec:	4b99      	ldr	r3, [pc, #612]	; (800df54 <tcp_receive+0x2c0>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	1ad3      	subs	r3, r2, r3
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	db1b      	blt.n	800dd2e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dcfa:	4b96      	ldr	r3, [pc, #600]	; (800df54 <tcp_receive+0x2c0>)
 800dcfc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800dcfe:	429a      	cmp	r2, r3
 800dd00:	d106      	bne.n	800dd10 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800dd06:	4b94      	ldr	r3, [pc, #592]	; (800df58 <tcp_receive+0x2c4>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	1ad3      	subs	r3, r2, r3
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	db0e      	blt.n	800dd2e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800dd14:	4b90      	ldr	r3, [pc, #576]	; (800df58 <tcp_receive+0x2c4>)
 800dd16:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d125      	bne.n	800dd68 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800dd1c:	4b8f      	ldr	r3, [pc, #572]	; (800df5c <tcp_receive+0x2c8>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	89db      	ldrh	r3, [r3, #14]
 800dd22:	b29a      	uxth	r2, r3
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d91c      	bls.n	800dd68 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800dd2e:	4b8b      	ldr	r3, [pc, #556]	; (800df5c <tcp_receive+0x2c8>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	89db      	ldrh	r3, [r3, #14]
 800dd34:	b29a      	uxth	r2, r3
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800dd48:	429a      	cmp	r2, r3
 800dd4a:	d205      	bcs.n	800dd58 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 800dd58:	4b7e      	ldr	r3, [pc, #504]	; (800df54 <tcp_receive+0x2c0>)
 800dd5a:	681a      	ldr	r2, [r3, #0]
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800dd60:	4b7d      	ldr	r3, [pc, #500]	; (800df58 <tcp_receive+0x2c4>)
 800dd62:	681a      	ldr	r2, [r3, #0]
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800dd68:	4b7b      	ldr	r3, [pc, #492]	; (800df58 <tcp_receive+0x2c4>)
 800dd6a:	681a      	ldr	r2, [r3, #0]
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd70:	1ad3      	subs	r3, r2, r3
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	dc58      	bgt.n	800de28 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800dd76:	4b7a      	ldr	r3, [pc, #488]	; (800df60 <tcp_receive+0x2cc>)
 800dd78:	881b      	ldrh	r3, [r3, #0]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d14b      	bne.n	800de16 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dd82:	687a      	ldr	r2, [r7, #4]
 800dd84:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 800dd88:	4413      	add	r3, r2
 800dd8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd8c:	429a      	cmp	r2, r3
 800dd8e:	d142      	bne.n	800de16 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	db3d      	blt.n	800de16 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dd9e:	4b6e      	ldr	r3, [pc, #440]	; (800df58 <tcp_receive+0x2c4>)
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d137      	bne.n	800de16 <tcp_receive+0x182>
              found_dupack = 1;
 800dda6:	2301      	movs	r3, #1
 800dda8:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ddb0:	2bff      	cmp	r3, #255	; 0xff
 800ddb2:	d007      	beq.n	800ddc4 <tcp_receive+0x130>
                ++pcb->dupacks;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ddba:	3301      	adds	r3, #1
 800ddbc:	b2da      	uxtb	r2, r3
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ddca:	2b03      	cmp	r3, #3
 800ddcc:	d91b      	bls.n	800de06 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ddd8:	4413      	add	r3, r2
 800ddda:	b29a      	uxth	r2, r3
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dde2:	429a      	cmp	r2, r3
 800dde4:	d30a      	bcc.n	800ddfc <tcp_receive+0x168>
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ddf0:	4413      	add	r3, r2
 800ddf2:	b29a      	uxth	r2, r3
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800ddfa:	e004      	b.n	800de06 <tcp_receive+0x172>
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800de02:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800de0c:	2b02      	cmp	r3, #2
 800de0e:	d902      	bls.n	800de16 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f002 fb45 	bl	80104a0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800de16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800de18:	2b00      	cmp	r3, #0
 800de1a:	f040 8160 	bne.w	800e0de <tcp_receive+0x44a>
        pcb->dupacks = 0;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	2200      	movs	r2, #0
 800de22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800de26:	e15a      	b.n	800e0de <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800de28:	4b4b      	ldr	r3, [pc, #300]	; (800df58 <tcp_receive+0x2c4>)
 800de2a:	681a      	ldr	r2, [r3, #0]
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de30:	1ad3      	subs	r3, r2, r3
 800de32:	3b01      	subs	r3, #1
 800de34:	2b00      	cmp	r3, #0
 800de36:	f2c0 814d 	blt.w	800e0d4 <tcp_receive+0x440>
 800de3a:	4b47      	ldr	r3, [pc, #284]	; (800df58 <tcp_receive+0x2c4>)
 800de3c:	681a      	ldr	r2, [r3, #0]
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de42:	1ad3      	subs	r3, r2, r3
 800de44:	2b00      	cmp	r3, #0
 800de46:	f300 8145 	bgt.w	800e0d4 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	8b5b      	ldrh	r3, [r3, #26]
 800de4e:	f003 0304 	and.w	r3, r3, #4
 800de52:	2b00      	cmp	r3, #0
 800de54:	d010      	beq.n	800de78 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	8b5b      	ldrh	r3, [r3, #26]
 800de5a:	f023 0304 	bic.w	r3, r3, #4
 800de5e:	b29a      	uxth	r2, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2200      	movs	r2, #0
 800de74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2200      	movs	r2, #0
 800de7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800de86:	10db      	asrs	r3, r3, #3
 800de88:	b21b      	sxth	r3, r3
 800de8a:	b29a      	uxth	r2, r3
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800de92:	b29b      	uxth	r3, r3
 800de94:	4413      	add	r3, r2
 800de96:	b29b      	uxth	r3, r3
 800de98:	b21a      	sxth	r2, r3
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800dea0:	4b2d      	ldr	r3, [pc, #180]	; (800df58 <tcp_receive+0x2c4>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	b29a      	uxth	r2, r3
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800deaa:	b29b      	uxth	r3, r3
 800deac:	1ad3      	subs	r3, r2, r3
 800deae:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2200      	movs	r2, #0
 800deb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800deb8:	4b27      	ldr	r3, [pc, #156]	; (800df58 <tcp_receive+0x2c4>)
 800deba:	681a      	ldr	r2, [r3, #0]
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	7d1b      	ldrb	r3, [r3, #20]
 800dec4:	2b03      	cmp	r3, #3
 800dec6:	f240 8096 	bls.w	800dff6 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800ded6:	429a      	cmp	r2, r3
 800ded8:	d244      	bcs.n	800df64 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	8b5b      	ldrh	r3, [r3, #26]
 800dede:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d001      	beq.n	800deea <tcp_receive+0x256>
 800dee6:	2301      	movs	r3, #1
 800dee8:	e000      	b.n	800deec <tcp_receive+0x258>
 800deea:	2302      	movs	r3, #2
 800deec:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800def0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800def4:	b29a      	uxth	r2, r3
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800defa:	fb12 f303 	smulbb	r3, r2, r3
 800defe:	b29b      	uxth	r3, r3
 800df00:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800df02:	4293      	cmp	r3, r2
 800df04:	bf28      	it	cs
 800df06:	4613      	movcs	r3, r2
 800df08:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800df10:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800df12:	4413      	add	r3, r2
 800df14:	b29a      	uxth	r2, r3
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800df1c:	429a      	cmp	r2, r3
 800df1e:	d309      	bcc.n	800df34 <tcp_receive+0x2a0>
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800df26:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800df28:	4413      	add	r3, r2
 800df2a:	b29a      	uxth	r2, r3
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800df32:	e060      	b.n	800dff6 <tcp_receive+0x362>
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800df3a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800df3e:	e05a      	b.n	800dff6 <tcp_receive+0x362>
 800df40:	08015bcc 	.word	0x08015bcc
 800df44:	08015efc 	.word	0x08015efc
 800df48:	08015c18 	.word	0x08015c18
 800df4c:	08015f18 	.word	0x08015f18
 800df50:	20000948 	.word	0x20000948
 800df54:	2000093c 	.word	0x2000093c
 800df58:	20000940 	.word	0x20000940
 800df5c:	2000092c 	.word	0x2000092c
 800df60:	20000946 	.word	0x20000946
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800df6a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800df6c:	4413      	add	r3, r2
 800df6e:	b29a      	uxth	r2, r3
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800df76:	429a      	cmp	r2, r3
 800df78:	d309      	bcc.n	800df8e <tcp_receive+0x2fa>
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800df80:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800df82:	4413      	add	r3, r2
 800df84:	b29a      	uxth	r2, r3
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800df8c:	e004      	b.n	800df98 <tcp_receive+0x304>
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800df94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dfa4:	429a      	cmp	r2, r3
 800dfa6:	d326      	bcc.n	800dff6 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dfb4:	1ad3      	subs	r3, r2, r3
 800dfb6:	b29a      	uxth	r2, r3
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dfc8:	4413      	add	r3, r2
 800dfca:	b29a      	uxth	r2, r3
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	d30a      	bcc.n	800dfec <tcp_receive+0x358>
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dfe0:	4413      	add	r3, r2
 800dfe2:	b29a      	uxth	r2, r3
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800dfea:	e004      	b.n	800dff6 <tcp_receive+0x362>
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dff2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dffe:	4a98      	ldr	r2, [pc, #608]	; (800e260 <tcp_receive+0x5cc>)
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f7ff fdcb 	bl	800db9c <tcp_free_acked_segments>
 800e006:	4602      	mov	r2, r0
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e014:	4a93      	ldr	r2, [pc, #588]	; (800e264 <tcp_receive+0x5d0>)
 800e016:	6878      	ldr	r0, [r7, #4]
 800e018:	f7ff fdc0 	bl	800db9c <tcp_free_acked_segments>
 800e01c:	4602      	mov	r2, r0
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e026:	2b00      	cmp	r3, #0
 800e028:	d104      	bne.n	800e034 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e030:	861a      	strh	r2, [r3, #48]	; 0x30
 800e032:	e002      	b.n	800e03a <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2200      	movs	r2, #0
 800e038:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2200      	movs	r2, #0
 800e03e:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e044:	2b00      	cmp	r3, #0
 800e046:	d103      	bne.n	800e050 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2200      	movs	r2, #0
 800e04c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800e056:	4b84      	ldr	r3, [pc, #528]	; (800e268 <tcp_receive+0x5d4>)
 800e058:	881b      	ldrh	r3, [r3, #0]
 800e05a:	4413      	add	r3, r2
 800e05c:	b29a      	uxth	r2, r3
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	8b5b      	ldrh	r3, [r3, #26]
 800e068:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d035      	beq.n	800e0dc <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e074:	2b00      	cmp	r3, #0
 800e076:	d118      	bne.n	800e0aa <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d00c      	beq.n	800e09a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e088:	68db      	ldr	r3, [r3, #12]
 800e08a:	685b      	ldr	r3, [r3, #4]
 800e08c:	4618      	mov	r0, r3
 800e08e:	f7fa ffce 	bl	800902e <lwip_htonl>
 800e092:	4603      	mov	r3, r0
 800e094:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800e096:	2b00      	cmp	r3, #0
 800e098:	dc20      	bgt.n	800e0dc <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	8b5b      	ldrh	r3, [r3, #26]
 800e09e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e0a2:	b29a      	uxth	r2, r3
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800e0a8:	e018      	b.n	800e0dc <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e0b2:	68db      	ldr	r3, [r3, #12]
 800e0b4:	685b      	ldr	r3, [r3, #4]
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	f7fa ffb9 	bl	800902e <lwip_htonl>
 800e0bc:	4603      	mov	r3, r0
 800e0be:	1ae3      	subs	r3, r4, r3
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	dc0b      	bgt.n	800e0dc <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	8b5b      	ldrh	r3, [r3, #26]
 800e0c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e0cc:	b29a      	uxth	r2, r3
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800e0d2:	e003      	b.n	800e0dc <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f002 fbd1 	bl	801087c <tcp_send_empty_ack>
 800e0da:	e000      	b.n	800e0de <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800e0dc:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d05b      	beq.n	800e19e <tcp_receive+0x50a>
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e0ea:	4b60      	ldr	r3, [pc, #384]	; (800e26c <tcp_receive+0x5d8>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	1ad3      	subs	r3, r2, r3
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	da54      	bge.n	800e19e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800e0f4:	4b5e      	ldr	r3, [pc, #376]	; (800e270 <tcp_receive+0x5dc>)
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	b29a      	uxth	r2, r3
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0fe:	b29b      	uxth	r3, r3
 800e100:	1ad3      	subs	r3, r2, r3
 800e102:	b29b      	uxth	r3, r3
 800e104:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800e108:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800e112:	10db      	asrs	r3, r3, #3
 800e114:	b21b      	sxth	r3, r3
 800e116:	b29b      	uxth	r3, r3
 800e118:	1ad3      	subs	r3, r2, r3
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800e126:	b29a      	uxth	r2, r3
 800e128:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800e12c:	4413      	add	r3, r2
 800e12e:	b29b      	uxth	r3, r3
 800e130:	b21a      	sxth	r2, r3
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800e136:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	da05      	bge.n	800e14a <tcp_receive+0x4b6>
        m = (s16_t) - m;
 800e13e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800e142:	425b      	negs	r3, r3
 800e144:	b29b      	uxth	r3, r3
 800e146:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800e14a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800e154:	109b      	asrs	r3, r3, #2
 800e156:	b21b      	sxth	r3, r3
 800e158:	b29b      	uxth	r3, r3
 800e15a:	1ad3      	subs	r3, r2, r3
 800e15c:	b29b      	uxth	r3, r3
 800e15e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800e168:	b29a      	uxth	r2, r3
 800e16a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800e16e:	4413      	add	r3, r2
 800e170:	b29b      	uxth	r3, r3
 800e172:	b21a      	sxth	r2, r3
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800e17e:	10db      	asrs	r3, r3, #3
 800e180:	b21b      	sxth	r3, r3
 800e182:	b29a      	uxth	r2, r3
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800e18a:	b29b      	uxth	r3, r3
 800e18c:	4413      	add	r3, r2
 800e18e:	b29b      	uxth	r3, r3
 800e190:	b21a      	sxth	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	2200      	movs	r2, #0
 800e19c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800e19e:	4b35      	ldr	r3, [pc, #212]	; (800e274 <tcp_receive+0x5e0>)
 800e1a0:	881b      	ldrh	r3, [r3, #0]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	f000 84e1 	beq.w	800eb6a <tcp_receive+0xed6>
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	7d1b      	ldrb	r3, [r3, #20]
 800e1ac:	2b06      	cmp	r3, #6
 800e1ae:	f200 84dc 	bhi.w	800eb6a <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e1b6:	4b30      	ldr	r3, [pc, #192]	; (800e278 <tcp_receive+0x5e4>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	1ad3      	subs	r3, r2, r3
 800e1bc:	3b01      	subs	r3, #1
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	f2c0 808e 	blt.w	800e2e0 <tcp_receive+0x64c>
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e1c8:	4b2a      	ldr	r3, [pc, #168]	; (800e274 <tcp_receive+0x5e0>)
 800e1ca:	881b      	ldrh	r3, [r3, #0]
 800e1cc:	4619      	mov	r1, r3
 800e1ce:	4b2a      	ldr	r3, [pc, #168]	; (800e278 <tcp_receive+0x5e4>)
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	440b      	add	r3, r1
 800e1d4:	1ad3      	subs	r3, r2, r3
 800e1d6:	3301      	adds	r3, #1
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	f300 8081 	bgt.w	800e2e0 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800e1de:	4b27      	ldr	r3, [pc, #156]	; (800e27c <tcp_receive+0x5e8>)
 800e1e0:	685b      	ldr	r3, [r3, #4]
 800e1e2:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e1e8:	4b23      	ldr	r3, [pc, #140]	; (800e278 <tcp_receive+0x5e4>)
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	1ad3      	subs	r3, r2, r3
 800e1ee:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800e1f0:	4b22      	ldr	r3, [pc, #136]	; (800e27c <tcp_receive+0x5e8>)
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d106      	bne.n	800e206 <tcp_receive+0x572>
 800e1f8:	4b21      	ldr	r3, [pc, #132]	; (800e280 <tcp_receive+0x5ec>)
 800e1fa:	f240 5294 	movw	r2, #1428	; 0x594
 800e1fe:	4921      	ldr	r1, [pc, #132]	; (800e284 <tcp_receive+0x5f0>)
 800e200:	4821      	ldr	r0, [pc, #132]	; (800e288 <tcp_receive+0x5f4>)
 800e202:	f005 fab7 	bl	8013774 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800e206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e208:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e20c:	4293      	cmp	r3, r2
 800e20e:	d906      	bls.n	800e21e <tcp_receive+0x58a>
 800e210:	4b1b      	ldr	r3, [pc, #108]	; (800e280 <tcp_receive+0x5ec>)
 800e212:	f240 5295 	movw	r2, #1429	; 0x595
 800e216:	491d      	ldr	r1, [pc, #116]	; (800e28c <tcp_receive+0x5f8>)
 800e218:	481b      	ldr	r0, [pc, #108]	; (800e288 <tcp_receive+0x5f4>)
 800e21a:	f005 faab 	bl	8013774 <iprintf>
      off = (u16_t)off32;
 800e21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e220:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800e224:	4b15      	ldr	r3, [pc, #84]	; (800e27c <tcp_receive+0x5e8>)
 800e226:	685b      	ldr	r3, [r3, #4]
 800e228:	891b      	ldrh	r3, [r3, #8]
 800e22a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800e22e:	429a      	cmp	r2, r3
 800e230:	d906      	bls.n	800e240 <tcp_receive+0x5ac>
 800e232:	4b13      	ldr	r3, [pc, #76]	; (800e280 <tcp_receive+0x5ec>)
 800e234:	f240 5297 	movw	r2, #1431	; 0x597
 800e238:	4915      	ldr	r1, [pc, #84]	; (800e290 <tcp_receive+0x5fc>)
 800e23a:	4813      	ldr	r0, [pc, #76]	; (800e288 <tcp_receive+0x5f4>)
 800e23c:	f005 fa9a 	bl	8013774 <iprintf>
      inseg.len -= off;
 800e240:	4b0e      	ldr	r3, [pc, #56]	; (800e27c <tcp_receive+0x5e8>)
 800e242:	891a      	ldrh	r2, [r3, #8]
 800e244:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800e248:	1ad3      	subs	r3, r2, r3
 800e24a:	b29a      	uxth	r2, r3
 800e24c:	4b0b      	ldr	r3, [pc, #44]	; (800e27c <tcp_receive+0x5e8>)
 800e24e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800e250:	4b0a      	ldr	r3, [pc, #40]	; (800e27c <tcp_receive+0x5e8>)
 800e252:	685b      	ldr	r3, [r3, #4]
 800e254:	891a      	ldrh	r2, [r3, #8]
 800e256:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800e25a:	1ad3      	subs	r3, r2, r3
 800e25c:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 800e25e:	e029      	b.n	800e2b4 <tcp_receive+0x620>
 800e260:	08015f34 	.word	0x08015f34
 800e264:	08015f3c 	.word	0x08015f3c
 800e268:	20000944 	.word	0x20000944
 800e26c:	20000940 	.word	0x20000940
 800e270:	2001d0a0 	.word	0x2001d0a0
 800e274:	20000946 	.word	0x20000946
 800e278:	2000093c 	.word	0x2000093c
 800e27c:	2000091c 	.word	0x2000091c
 800e280:	08015bcc 	.word	0x08015bcc
 800e284:	08015f44 	.word	0x08015f44
 800e288:	08015c18 	.word	0x08015c18
 800e28c:	08015f54 	.word	0x08015f54
 800e290:	08015f64 	.word	0x08015f64
        off -= p->len;
 800e294:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e296:	895b      	ldrh	r3, [r3, #10]
 800e298:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800e29c:	1ad3      	subs	r3, r2, r3
 800e29e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800e2a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2a4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e2a6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800e2a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800e2ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 800e2b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2b6:	895b      	ldrh	r3, [r3, #10]
 800e2b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800e2bc:	429a      	cmp	r2, r3
 800e2be:	d8e9      	bhi.n	800e294 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800e2c0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800e2c4:	4619      	mov	r1, r3
 800e2c6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e2c8:	f7fc f8da 	bl	800a480 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2d0:	4a91      	ldr	r2, [pc, #580]	; (800e518 <tcp_receive+0x884>)
 800e2d2:	6013      	str	r3, [r2, #0]
 800e2d4:	4b91      	ldr	r3, [pc, #580]	; (800e51c <tcp_receive+0x888>)
 800e2d6:	68db      	ldr	r3, [r3, #12]
 800e2d8:	4a8f      	ldr	r2, [pc, #572]	; (800e518 <tcp_receive+0x884>)
 800e2da:	6812      	ldr	r2, [r2, #0]
 800e2dc:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800e2de:	e00d      	b.n	800e2fc <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800e2e0:	4b8d      	ldr	r3, [pc, #564]	; (800e518 <tcp_receive+0x884>)
 800e2e2:	681a      	ldr	r2, [r3, #0]
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2e8:	1ad3      	subs	r3, r2, r3
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	da06      	bge.n	800e2fc <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	8b5b      	ldrh	r3, [r3, #26]
 800e2f2:	f043 0302 	orr.w	r3, r3, #2
 800e2f6:	b29a      	uxth	r2, r3
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e2fc:	4b86      	ldr	r3, [pc, #536]	; (800e518 <tcp_receive+0x884>)
 800e2fe:	681a      	ldr	r2, [r3, #0]
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e304:	1ad3      	subs	r3, r2, r3
 800e306:	2b00      	cmp	r3, #0
 800e308:	f2c0 842a 	blt.w	800eb60 <tcp_receive+0xecc>
 800e30c:	4b82      	ldr	r3, [pc, #520]	; (800e518 <tcp_receive+0x884>)
 800e30e:	681a      	ldr	r2, [r3, #0]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e314:	6879      	ldr	r1, [r7, #4]
 800e316:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e318:	440b      	add	r3, r1
 800e31a:	1ad3      	subs	r3, r2, r3
 800e31c:	3301      	adds	r3, #1
 800e31e:	2b00      	cmp	r3, #0
 800e320:	f300 841e 	bgt.w	800eb60 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e328:	4b7b      	ldr	r3, [pc, #492]	; (800e518 <tcp_receive+0x884>)
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	429a      	cmp	r2, r3
 800e32e:	f040 829a 	bne.w	800e866 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800e332:	4b7a      	ldr	r3, [pc, #488]	; (800e51c <tcp_receive+0x888>)
 800e334:	891c      	ldrh	r4, [r3, #8]
 800e336:	4b79      	ldr	r3, [pc, #484]	; (800e51c <tcp_receive+0x888>)
 800e338:	68db      	ldr	r3, [r3, #12]
 800e33a:	899b      	ldrh	r3, [r3, #12]
 800e33c:	b29b      	uxth	r3, r3
 800e33e:	4618      	mov	r0, r3
 800e340:	f7fa fe60 	bl	8009004 <lwip_htons>
 800e344:	4603      	mov	r3, r0
 800e346:	b2db      	uxtb	r3, r3
 800e348:	f003 0303 	and.w	r3, r3, #3
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d001      	beq.n	800e354 <tcp_receive+0x6c0>
 800e350:	2301      	movs	r3, #1
 800e352:	e000      	b.n	800e356 <tcp_receive+0x6c2>
 800e354:	2300      	movs	r3, #0
 800e356:	4423      	add	r3, r4
 800e358:	b29a      	uxth	r2, r3
 800e35a:	4b71      	ldr	r3, [pc, #452]	; (800e520 <tcp_receive+0x88c>)
 800e35c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e362:	4b6f      	ldr	r3, [pc, #444]	; (800e520 <tcp_receive+0x88c>)
 800e364:	881b      	ldrh	r3, [r3, #0]
 800e366:	429a      	cmp	r2, r3
 800e368:	d275      	bcs.n	800e456 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e36a:	4b6c      	ldr	r3, [pc, #432]	; (800e51c <tcp_receive+0x888>)
 800e36c:	68db      	ldr	r3, [r3, #12]
 800e36e:	899b      	ldrh	r3, [r3, #12]
 800e370:	b29b      	uxth	r3, r3
 800e372:	4618      	mov	r0, r3
 800e374:	f7fa fe46 	bl	8009004 <lwip_htons>
 800e378:	4603      	mov	r3, r0
 800e37a:	b2db      	uxtb	r3, r3
 800e37c:	f003 0301 	and.w	r3, r3, #1
 800e380:	2b00      	cmp	r3, #0
 800e382:	d01f      	beq.n	800e3c4 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800e384:	4b65      	ldr	r3, [pc, #404]	; (800e51c <tcp_receive+0x888>)
 800e386:	68db      	ldr	r3, [r3, #12]
 800e388:	899b      	ldrh	r3, [r3, #12]
 800e38a:	b29b      	uxth	r3, r3
 800e38c:	b21b      	sxth	r3, r3
 800e38e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800e392:	b21c      	sxth	r4, r3
 800e394:	4b61      	ldr	r3, [pc, #388]	; (800e51c <tcp_receive+0x888>)
 800e396:	68db      	ldr	r3, [r3, #12]
 800e398:	899b      	ldrh	r3, [r3, #12]
 800e39a:	b29b      	uxth	r3, r3
 800e39c:	4618      	mov	r0, r3
 800e39e:	f7fa fe31 	bl	8009004 <lwip_htons>
 800e3a2:	4603      	mov	r3, r0
 800e3a4:	b2db      	uxtb	r3, r3
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800e3ac:	b29b      	uxth	r3, r3
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7fa fe28 	bl	8009004 <lwip_htons>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	b21b      	sxth	r3, r3
 800e3b8:	4323      	orrs	r3, r4
 800e3ba:	b21a      	sxth	r2, r3
 800e3bc:	4b57      	ldr	r3, [pc, #348]	; (800e51c <tcp_receive+0x888>)
 800e3be:	68db      	ldr	r3, [r3, #12]
 800e3c0:	b292      	uxth	r2, r2
 800e3c2:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e3c8:	4b54      	ldr	r3, [pc, #336]	; (800e51c <tcp_receive+0x888>)
 800e3ca:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800e3cc:	4b53      	ldr	r3, [pc, #332]	; (800e51c <tcp_receive+0x888>)
 800e3ce:	68db      	ldr	r3, [r3, #12]
 800e3d0:	899b      	ldrh	r3, [r3, #12]
 800e3d2:	b29b      	uxth	r3, r3
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f7fa fe15 	bl	8009004 <lwip_htons>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	b2db      	uxtb	r3, r3
 800e3de:	f003 0302 	and.w	r3, r3, #2
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d005      	beq.n	800e3f2 <tcp_receive+0x75e>
            inseg.len -= 1;
 800e3e6:	4b4d      	ldr	r3, [pc, #308]	; (800e51c <tcp_receive+0x888>)
 800e3e8:	891b      	ldrh	r3, [r3, #8]
 800e3ea:	3b01      	subs	r3, #1
 800e3ec:	b29a      	uxth	r2, r3
 800e3ee:	4b4b      	ldr	r3, [pc, #300]	; (800e51c <tcp_receive+0x888>)
 800e3f0:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800e3f2:	4b4a      	ldr	r3, [pc, #296]	; (800e51c <tcp_receive+0x888>)
 800e3f4:	685b      	ldr	r3, [r3, #4]
 800e3f6:	4a49      	ldr	r2, [pc, #292]	; (800e51c <tcp_receive+0x888>)
 800e3f8:	8912      	ldrh	r2, [r2, #8]
 800e3fa:	4611      	mov	r1, r2
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f7fb ff3f 	bl	800a280 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800e402:	4b46      	ldr	r3, [pc, #280]	; (800e51c <tcp_receive+0x888>)
 800e404:	891c      	ldrh	r4, [r3, #8]
 800e406:	4b45      	ldr	r3, [pc, #276]	; (800e51c <tcp_receive+0x888>)
 800e408:	68db      	ldr	r3, [r3, #12]
 800e40a:	899b      	ldrh	r3, [r3, #12]
 800e40c:	b29b      	uxth	r3, r3
 800e40e:	4618      	mov	r0, r3
 800e410:	f7fa fdf8 	bl	8009004 <lwip_htons>
 800e414:	4603      	mov	r3, r0
 800e416:	b2db      	uxtb	r3, r3
 800e418:	f003 0303 	and.w	r3, r3, #3
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d001      	beq.n	800e424 <tcp_receive+0x790>
 800e420:	2301      	movs	r3, #1
 800e422:	e000      	b.n	800e426 <tcp_receive+0x792>
 800e424:	2300      	movs	r3, #0
 800e426:	4423      	add	r3, r4
 800e428:	b29a      	uxth	r2, r3
 800e42a:	4b3d      	ldr	r3, [pc, #244]	; (800e520 <tcp_receive+0x88c>)
 800e42c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800e42e:	4b3c      	ldr	r3, [pc, #240]	; (800e520 <tcp_receive+0x88c>)
 800e430:	881b      	ldrh	r3, [r3, #0]
 800e432:	461a      	mov	r2, r3
 800e434:	4b38      	ldr	r3, [pc, #224]	; (800e518 <tcp_receive+0x884>)
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	441a      	add	r2, r3
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e43e:	6879      	ldr	r1, [r7, #4]
 800e440:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e442:	440b      	add	r3, r1
 800e444:	429a      	cmp	r2, r3
 800e446:	d006      	beq.n	800e456 <tcp_receive+0x7c2>
 800e448:	4b36      	ldr	r3, [pc, #216]	; (800e524 <tcp_receive+0x890>)
 800e44a:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800e44e:	4936      	ldr	r1, [pc, #216]	; (800e528 <tcp_receive+0x894>)
 800e450:	4836      	ldr	r0, [pc, #216]	; (800e52c <tcp_receive+0x898>)
 800e452:	f005 f98f 	bl	8013774 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	f000 80e7 	beq.w	800e62e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e460:	4b2e      	ldr	r3, [pc, #184]	; (800e51c <tcp_receive+0x888>)
 800e462:	68db      	ldr	r3, [r3, #12]
 800e464:	899b      	ldrh	r3, [r3, #12]
 800e466:	b29b      	uxth	r3, r3
 800e468:	4618      	mov	r0, r3
 800e46a:	f7fa fdcb 	bl	8009004 <lwip_htons>
 800e46e:	4603      	mov	r3, r0
 800e470:	b2db      	uxtb	r3, r3
 800e472:	f003 0301 	and.w	r3, r3, #1
 800e476:	2b00      	cmp	r3, #0
 800e478:	d010      	beq.n	800e49c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800e47a:	e00a      	b.n	800e492 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e480:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e486:	681a      	ldr	r2, [r3, #0]
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800e48c:	68f8      	ldr	r0, [r7, #12]
 800e48e:	f7fd fce4 	bl	800be5a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e496:	2b00      	cmp	r3, #0
 800e498:	d1f0      	bne.n	800e47c <tcp_receive+0x7e8>
 800e49a:	e0c8      	b.n	800e62e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e4a0:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800e4a2:	e052      	b.n	800e54a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800e4a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4a6:	68db      	ldr	r3, [r3, #12]
 800e4a8:	899b      	ldrh	r3, [r3, #12]
 800e4aa:	b29b      	uxth	r3, r3
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f7fa fda9 	bl	8009004 <lwip_htons>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	b2db      	uxtb	r3, r3
 800e4b6:	f003 0301 	and.w	r3, r3, #1
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d03d      	beq.n	800e53a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800e4be:	4b17      	ldr	r3, [pc, #92]	; (800e51c <tcp_receive+0x888>)
 800e4c0:	68db      	ldr	r3, [r3, #12]
 800e4c2:	899b      	ldrh	r3, [r3, #12]
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	f7fa fd9c 	bl	8009004 <lwip_htons>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	b2db      	uxtb	r3, r3
 800e4d0:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d130      	bne.n	800e53a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800e4d8:	4b10      	ldr	r3, [pc, #64]	; (800e51c <tcp_receive+0x888>)
 800e4da:	68db      	ldr	r3, [r3, #12]
 800e4dc:	899b      	ldrh	r3, [r3, #12]
 800e4de:	b29c      	uxth	r4, r3
 800e4e0:	2001      	movs	r0, #1
 800e4e2:	f7fa fd8f 	bl	8009004 <lwip_htons>
 800e4e6:	4603      	mov	r3, r0
 800e4e8:	461a      	mov	r2, r3
 800e4ea:	4b0c      	ldr	r3, [pc, #48]	; (800e51c <tcp_receive+0x888>)
 800e4ec:	68db      	ldr	r3, [r3, #12]
 800e4ee:	4322      	orrs	r2, r4
 800e4f0:	b292      	uxth	r2, r2
 800e4f2:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800e4f4:	4b09      	ldr	r3, [pc, #36]	; (800e51c <tcp_receive+0x888>)
 800e4f6:	891c      	ldrh	r4, [r3, #8]
 800e4f8:	4b08      	ldr	r3, [pc, #32]	; (800e51c <tcp_receive+0x888>)
 800e4fa:	68db      	ldr	r3, [r3, #12]
 800e4fc:	899b      	ldrh	r3, [r3, #12]
 800e4fe:	b29b      	uxth	r3, r3
 800e500:	4618      	mov	r0, r3
 800e502:	f7fa fd7f 	bl	8009004 <lwip_htons>
 800e506:	4603      	mov	r3, r0
 800e508:	b2db      	uxtb	r3, r3
 800e50a:	f003 0303 	and.w	r3, r3, #3
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d00e      	beq.n	800e530 <tcp_receive+0x89c>
 800e512:	2301      	movs	r3, #1
 800e514:	e00d      	b.n	800e532 <tcp_receive+0x89e>
 800e516:	bf00      	nop
 800e518:	2000093c 	.word	0x2000093c
 800e51c:	2000091c 	.word	0x2000091c
 800e520:	20000946 	.word	0x20000946
 800e524:	08015bcc 	.word	0x08015bcc
 800e528:	08015f74 	.word	0x08015f74
 800e52c:	08015c18 	.word	0x08015c18
 800e530:	2300      	movs	r3, #0
 800e532:	4423      	add	r3, r4
 800e534:	b29a      	uxth	r2, r3
 800e536:	4b98      	ldr	r3, [pc, #608]	; (800e798 <tcp_receive+0xb04>)
 800e538:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800e53a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e53c:	613b      	str	r3, [r7, #16]
              next = next->next;
 800e53e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 800e544:	6938      	ldr	r0, [r7, #16]
 800e546:	f7fd fc88 	bl	800be5a <tcp_seg_free>
            while (next &&
 800e54a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d00e      	beq.n	800e56e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800e550:	4b91      	ldr	r3, [pc, #580]	; (800e798 <tcp_receive+0xb04>)
 800e552:	881b      	ldrh	r3, [r3, #0]
 800e554:	461a      	mov	r2, r3
 800e556:	4b91      	ldr	r3, [pc, #580]	; (800e79c <tcp_receive+0xb08>)
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	441a      	add	r2, r3
 800e55c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e55e:	68db      	ldr	r3, [r3, #12]
 800e560:	685b      	ldr	r3, [r3, #4]
 800e562:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e564:	8909      	ldrh	r1, [r1, #8]
 800e566:	440b      	add	r3, r1
 800e568:	1ad3      	subs	r3, r2, r3
            while (next &&
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	da9a      	bge.n	800e4a4 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800e56e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e570:	2b00      	cmp	r3, #0
 800e572:	d059      	beq.n	800e628 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800e574:	4b88      	ldr	r3, [pc, #544]	; (800e798 <tcp_receive+0xb04>)
 800e576:	881b      	ldrh	r3, [r3, #0]
 800e578:	461a      	mov	r2, r3
 800e57a:	4b88      	ldr	r3, [pc, #544]	; (800e79c <tcp_receive+0xb08>)
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	441a      	add	r2, r3
 800e580:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e582:	68db      	ldr	r3, [r3, #12]
 800e584:	685b      	ldr	r3, [r3, #4]
 800e586:	1ad3      	subs	r3, r2, r3
            if (next &&
 800e588:	2b00      	cmp	r3, #0
 800e58a:	dd4d      	ble.n	800e628 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800e58c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e58e:	68db      	ldr	r3, [r3, #12]
 800e590:	685b      	ldr	r3, [r3, #4]
 800e592:	b29a      	uxth	r2, r3
 800e594:	4b81      	ldr	r3, [pc, #516]	; (800e79c <tcp_receive+0xb08>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	b29b      	uxth	r3, r3
 800e59a:	1ad3      	subs	r3, r2, r3
 800e59c:	b29a      	uxth	r2, r3
 800e59e:	4b80      	ldr	r3, [pc, #512]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5a0:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800e5a2:	4b7f      	ldr	r3, [pc, #508]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5a4:	68db      	ldr	r3, [r3, #12]
 800e5a6:	899b      	ldrh	r3, [r3, #12]
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	f7fa fd2a 	bl	8009004 <lwip_htons>
 800e5b0:	4603      	mov	r3, r0
 800e5b2:	b2db      	uxtb	r3, r3
 800e5b4:	f003 0302 	and.w	r3, r3, #2
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d005      	beq.n	800e5c8 <tcp_receive+0x934>
                inseg.len -= 1;
 800e5bc:	4b78      	ldr	r3, [pc, #480]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5be:	891b      	ldrh	r3, [r3, #8]
 800e5c0:	3b01      	subs	r3, #1
 800e5c2:	b29a      	uxth	r2, r3
 800e5c4:	4b76      	ldr	r3, [pc, #472]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5c6:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800e5c8:	4b75      	ldr	r3, [pc, #468]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5ca:	685b      	ldr	r3, [r3, #4]
 800e5cc:	4a74      	ldr	r2, [pc, #464]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5ce:	8912      	ldrh	r2, [r2, #8]
 800e5d0:	4611      	mov	r1, r2
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f7fb fe54 	bl	800a280 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800e5d8:	4b71      	ldr	r3, [pc, #452]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5da:	891c      	ldrh	r4, [r3, #8]
 800e5dc:	4b70      	ldr	r3, [pc, #448]	; (800e7a0 <tcp_receive+0xb0c>)
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	899b      	ldrh	r3, [r3, #12]
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	f7fa fd0d 	bl	8009004 <lwip_htons>
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	b2db      	uxtb	r3, r3
 800e5ee:	f003 0303 	and.w	r3, r3, #3
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d001      	beq.n	800e5fa <tcp_receive+0x966>
 800e5f6:	2301      	movs	r3, #1
 800e5f8:	e000      	b.n	800e5fc <tcp_receive+0x968>
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	4423      	add	r3, r4
 800e5fe:	b29a      	uxth	r2, r3
 800e600:	4b65      	ldr	r3, [pc, #404]	; (800e798 <tcp_receive+0xb04>)
 800e602:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800e604:	4b64      	ldr	r3, [pc, #400]	; (800e798 <tcp_receive+0xb04>)
 800e606:	881b      	ldrh	r3, [r3, #0]
 800e608:	461a      	mov	r2, r3
 800e60a:	4b64      	ldr	r3, [pc, #400]	; (800e79c <tcp_receive+0xb08>)
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	441a      	add	r2, r3
 800e610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e612:	68db      	ldr	r3, [r3, #12]
 800e614:	685b      	ldr	r3, [r3, #4]
 800e616:	429a      	cmp	r2, r3
 800e618:	d006      	beq.n	800e628 <tcp_receive+0x994>
 800e61a:	4b62      	ldr	r3, [pc, #392]	; (800e7a4 <tcp_receive+0xb10>)
 800e61c:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800e620:	4961      	ldr	r1, [pc, #388]	; (800e7a8 <tcp_receive+0xb14>)
 800e622:	4862      	ldr	r0, [pc, #392]	; (800e7ac <tcp_receive+0xb18>)
 800e624:	f005 f8a6 	bl	8013774 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e62c:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800e62e:	4b5a      	ldr	r3, [pc, #360]	; (800e798 <tcp_receive+0xb04>)
 800e630:	881b      	ldrh	r3, [r3, #0]
 800e632:	461a      	mov	r2, r3
 800e634:	4b59      	ldr	r3, [pc, #356]	; (800e79c <tcp_receive+0xb08>)
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	441a      	add	r2, r3
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e642:	4b55      	ldr	r3, [pc, #340]	; (800e798 <tcp_receive+0xb04>)
 800e644:	881b      	ldrh	r3, [r3, #0]
 800e646:	429a      	cmp	r2, r3
 800e648:	d206      	bcs.n	800e658 <tcp_receive+0x9c4>
 800e64a:	4b56      	ldr	r3, [pc, #344]	; (800e7a4 <tcp_receive+0xb10>)
 800e64c:	f240 6207 	movw	r2, #1543	; 0x607
 800e650:	4957      	ldr	r1, [pc, #348]	; (800e7b0 <tcp_receive+0xb1c>)
 800e652:	4856      	ldr	r0, [pc, #344]	; (800e7ac <tcp_receive+0xb18>)
 800e654:	f005 f88e 	bl	8013774 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e65c:	4b4e      	ldr	r3, [pc, #312]	; (800e798 <tcp_receive+0xb04>)
 800e65e:	881b      	ldrh	r3, [r3, #0]
 800e660:	1ad3      	subs	r3, r2, r3
 800e662:	b29a      	uxth	r2, r3
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f7fc fdb5 	bl	800b1d8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800e66e:	4b4c      	ldr	r3, [pc, #304]	; (800e7a0 <tcp_receive+0xb0c>)
 800e670:	685b      	ldr	r3, [r3, #4]
 800e672:	891b      	ldrh	r3, [r3, #8]
 800e674:	2b00      	cmp	r3, #0
 800e676:	d006      	beq.n	800e686 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800e678:	4b49      	ldr	r3, [pc, #292]	; (800e7a0 <tcp_receive+0xb0c>)
 800e67a:	685b      	ldr	r3, [r3, #4]
 800e67c:	4a4d      	ldr	r2, [pc, #308]	; (800e7b4 <tcp_receive+0xb20>)
 800e67e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800e680:	4b47      	ldr	r3, [pc, #284]	; (800e7a0 <tcp_receive+0xb0c>)
 800e682:	2200      	movs	r2, #0
 800e684:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e686:	4b46      	ldr	r3, [pc, #280]	; (800e7a0 <tcp_receive+0xb0c>)
 800e688:	68db      	ldr	r3, [r3, #12]
 800e68a:	899b      	ldrh	r3, [r3, #12]
 800e68c:	b29b      	uxth	r3, r3
 800e68e:	4618      	mov	r0, r3
 800e690:	f7fa fcb8 	bl	8009004 <lwip_htons>
 800e694:	4603      	mov	r3, r0
 800e696:	b2db      	uxtb	r3, r3
 800e698:	f003 0301 	and.w	r3, r3, #1
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	f000 80b8 	beq.w	800e812 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800e6a2:	4b45      	ldr	r3, [pc, #276]	; (800e7b8 <tcp_receive+0xb24>)
 800e6a4:	781b      	ldrb	r3, [r3, #0]
 800e6a6:	f043 0320 	orr.w	r3, r3, #32
 800e6aa:	b2da      	uxtb	r2, r3
 800e6ac:	4b42      	ldr	r3, [pc, #264]	; (800e7b8 <tcp_receive+0xb24>)
 800e6ae:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800e6b0:	e0af      	b.n	800e812 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e6b6:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e6bc:	68db      	ldr	r3, [r3, #12]
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	4a36      	ldr	r2, [pc, #216]	; (800e79c <tcp_receive+0xb08>)
 800e6c2:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800e6c4:	68bb      	ldr	r3, [r7, #8]
 800e6c6:	891b      	ldrh	r3, [r3, #8]
 800e6c8:	461c      	mov	r4, r3
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	68db      	ldr	r3, [r3, #12]
 800e6ce:	899b      	ldrh	r3, [r3, #12]
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	f7fa fc96 	bl	8009004 <lwip_htons>
 800e6d8:	4603      	mov	r3, r0
 800e6da:	b2db      	uxtb	r3, r3
 800e6dc:	f003 0303 	and.w	r3, r3, #3
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d001      	beq.n	800e6e8 <tcp_receive+0xa54>
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	e000      	b.n	800e6ea <tcp_receive+0xa56>
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	191a      	adds	r2, r3, r4
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6f0:	441a      	add	r2, r3
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e6fa:	461c      	mov	r4, r3
 800e6fc:	68bb      	ldr	r3, [r7, #8]
 800e6fe:	891b      	ldrh	r3, [r3, #8]
 800e700:	461d      	mov	r5, r3
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	68db      	ldr	r3, [r3, #12]
 800e706:	899b      	ldrh	r3, [r3, #12]
 800e708:	b29b      	uxth	r3, r3
 800e70a:	4618      	mov	r0, r3
 800e70c:	f7fa fc7a 	bl	8009004 <lwip_htons>
 800e710:	4603      	mov	r3, r0
 800e712:	b2db      	uxtb	r3, r3
 800e714:	f003 0303 	and.w	r3, r3, #3
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d001      	beq.n	800e720 <tcp_receive+0xa8c>
 800e71c:	2301      	movs	r3, #1
 800e71e:	e000      	b.n	800e722 <tcp_receive+0xa8e>
 800e720:	2300      	movs	r3, #0
 800e722:	442b      	add	r3, r5
 800e724:	429c      	cmp	r4, r3
 800e726:	d206      	bcs.n	800e736 <tcp_receive+0xaa2>
 800e728:	4b1e      	ldr	r3, [pc, #120]	; (800e7a4 <tcp_receive+0xb10>)
 800e72a:	f240 622b 	movw	r2, #1579	; 0x62b
 800e72e:	4923      	ldr	r1, [pc, #140]	; (800e7bc <tcp_receive+0xb28>)
 800e730:	481e      	ldr	r0, [pc, #120]	; (800e7ac <tcp_receive+0xb18>)
 800e732:	f005 f81f 	bl	8013774 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800e736:	68bb      	ldr	r3, [r7, #8]
 800e738:	891b      	ldrh	r3, [r3, #8]
 800e73a:	461c      	mov	r4, r3
 800e73c:	68bb      	ldr	r3, [r7, #8]
 800e73e:	68db      	ldr	r3, [r3, #12]
 800e740:	899b      	ldrh	r3, [r3, #12]
 800e742:	b29b      	uxth	r3, r3
 800e744:	4618      	mov	r0, r3
 800e746:	f7fa fc5d 	bl	8009004 <lwip_htons>
 800e74a:	4603      	mov	r3, r0
 800e74c:	b2db      	uxtb	r3, r3
 800e74e:	f003 0303 	and.w	r3, r3, #3
 800e752:	2b00      	cmp	r3, #0
 800e754:	d001      	beq.n	800e75a <tcp_receive+0xac6>
 800e756:	2301      	movs	r3, #1
 800e758:	e000      	b.n	800e75c <tcp_receive+0xac8>
 800e75a:	2300      	movs	r3, #0
 800e75c:	1919      	adds	r1, r3, r4
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e762:	b28b      	uxth	r3, r1
 800e764:	1ad3      	subs	r3, r2, r3
 800e766:	b29a      	uxth	r2, r3
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800e76c:	6878      	ldr	r0, [r7, #4]
 800e76e:	f7fc fd33 	bl	800b1d8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800e772:	68bb      	ldr	r3, [r7, #8]
 800e774:	685b      	ldr	r3, [r3, #4]
 800e776:	891b      	ldrh	r3, [r3, #8]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d028      	beq.n	800e7ce <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800e77c:	4b0d      	ldr	r3, [pc, #52]	; (800e7b4 <tcp_receive+0xb20>)
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d01d      	beq.n	800e7c0 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800e784:	4b0b      	ldr	r3, [pc, #44]	; (800e7b4 <tcp_receive+0xb20>)
 800e786:	681a      	ldr	r2, [r3, #0]
 800e788:	68bb      	ldr	r3, [r7, #8]
 800e78a:	685b      	ldr	r3, [r3, #4]
 800e78c:	4619      	mov	r1, r3
 800e78e:	4610      	mov	r0, r2
 800e790:	f7fb ffbe 	bl	800a710 <pbuf_cat>
 800e794:	e018      	b.n	800e7c8 <tcp_receive+0xb34>
 800e796:	bf00      	nop
 800e798:	20000946 	.word	0x20000946
 800e79c:	2000093c 	.word	0x2000093c
 800e7a0:	2000091c 	.word	0x2000091c
 800e7a4:	08015bcc 	.word	0x08015bcc
 800e7a8:	08015fac 	.word	0x08015fac
 800e7ac:	08015c18 	.word	0x08015c18
 800e7b0:	08015fe8 	.word	0x08015fe8
 800e7b4:	2000094c 	.word	0x2000094c
 800e7b8:	20000949 	.word	0x20000949
 800e7bc:	08016008 	.word	0x08016008
            } else {
              recv_data = cseg->p;
 800e7c0:	68bb      	ldr	r3, [r7, #8]
 800e7c2:	685b      	ldr	r3, [r3, #4]
 800e7c4:	4a70      	ldr	r2, [pc, #448]	; (800e988 <tcp_receive+0xcf4>)
 800e7c6:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800e7ce:	68bb      	ldr	r3, [r7, #8]
 800e7d0:	68db      	ldr	r3, [r3, #12]
 800e7d2:	899b      	ldrh	r3, [r3, #12]
 800e7d4:	b29b      	uxth	r3, r3
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	f7fa fc14 	bl	8009004 <lwip_htons>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	b2db      	uxtb	r3, r3
 800e7e0:	f003 0301 	and.w	r3, r3, #1
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d00d      	beq.n	800e804 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800e7e8:	4b68      	ldr	r3, [pc, #416]	; (800e98c <tcp_receive+0xcf8>)
 800e7ea:	781b      	ldrb	r3, [r3, #0]
 800e7ec:	f043 0320 	orr.w	r3, r3, #32
 800e7f0:	b2da      	uxtb	r2, r3
 800e7f2:	4b66      	ldr	r3, [pc, #408]	; (800e98c <tcp_receive+0xcf8>)
 800e7f4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	7d1b      	ldrb	r3, [r3, #20]
 800e7fa:	2b04      	cmp	r3, #4
 800e7fc:	d102      	bne.n	800e804 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2207      	movs	r2, #7
 800e802:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	681a      	ldr	r2, [r3, #0]
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 800e80c:	68b8      	ldr	r0, [r7, #8]
 800e80e:	f7fd fb24 	bl	800be5a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e816:	2b00      	cmp	r3, #0
 800e818:	d008      	beq.n	800e82c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e81e:	68db      	ldr	r3, [r3, #12]
 800e820:	685a      	ldr	r2, [r3, #4]
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800e826:	429a      	cmp	r2, r3
 800e828:	f43f af43 	beq.w	800e6b2 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	8b5b      	ldrh	r3, [r3, #26]
 800e830:	f003 0301 	and.w	r3, r3, #1
 800e834:	2b00      	cmp	r3, #0
 800e836:	d00e      	beq.n	800e856 <tcp_receive+0xbc2>
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	8b5b      	ldrh	r3, [r3, #26]
 800e83c:	f023 0301 	bic.w	r3, r3, #1
 800e840:	b29a      	uxth	r2, r3
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	835a      	strh	r2, [r3, #26]
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	8b5b      	ldrh	r3, [r3, #26]
 800e84a:	f043 0302 	orr.w	r3, r3, #2
 800e84e:	b29a      	uxth	r2, r3
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e854:	e188      	b.n	800eb68 <tcp_receive+0xed4>
        tcp_ack(pcb);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	8b5b      	ldrh	r3, [r3, #26]
 800e85a:	f043 0301 	orr.w	r3, r3, #1
 800e85e:	b29a      	uxth	r2, r3
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e864:	e180      	b.n	800eb68 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d106      	bne.n	800e87c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800e86e:	4848      	ldr	r0, [pc, #288]	; (800e990 <tcp_receive+0xcfc>)
 800e870:	f7fd fb0c 	bl	800be8c <tcp_seg_copy>
 800e874:	4602      	mov	r2, r0
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	675a      	str	r2, [r3, #116]	; 0x74
 800e87a:	e16d      	b.n	800eb58 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800e87c:	2300      	movs	r3, #0
 800e87e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e884:	63bb      	str	r3, [r7, #56]	; 0x38
 800e886:	e157      	b.n	800eb38 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 800e888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e88a:	68db      	ldr	r3, [r3, #12]
 800e88c:	685a      	ldr	r2, [r3, #4]
 800e88e:	4b41      	ldr	r3, [pc, #260]	; (800e994 <tcp_receive+0xd00>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	429a      	cmp	r2, r3
 800e894:	d11d      	bne.n	800e8d2 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800e896:	4b3e      	ldr	r3, [pc, #248]	; (800e990 <tcp_receive+0xcfc>)
 800e898:	891a      	ldrh	r2, [r3, #8]
 800e89a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e89c:	891b      	ldrh	r3, [r3, #8]
 800e89e:	429a      	cmp	r2, r3
 800e8a0:	f240 814f 	bls.w	800eb42 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e8a4:	483a      	ldr	r0, [pc, #232]	; (800e990 <tcp_receive+0xcfc>)
 800e8a6:	f7fd faf1 	bl	800be8c <tcp_seg_copy>
 800e8aa:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	f000 8149 	beq.w	800eb46 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 800e8b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d003      	beq.n	800e8c2 <tcp_receive+0xc2e>
                    prev->next = cseg;
 800e8ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8bc:	697a      	ldr	r2, [r7, #20]
 800e8be:	601a      	str	r2, [r3, #0]
 800e8c0:	e002      	b.n	800e8c8 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	697a      	ldr	r2, [r7, #20]
 800e8c6:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800e8c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e8ca:	6978      	ldr	r0, [r7, #20]
 800e8cc:	f7ff f8de 	bl	800da8c <tcp_oos_insert_segment>
                }
                break;
 800e8d0:	e139      	b.n	800eb46 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800e8d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d117      	bne.n	800e908 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800e8d8:	4b2e      	ldr	r3, [pc, #184]	; (800e994 <tcp_receive+0xd00>)
 800e8da:	681a      	ldr	r2, [r3, #0]
 800e8dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8de:	68db      	ldr	r3, [r3, #12]
 800e8e0:	685b      	ldr	r3, [r3, #4]
 800e8e2:	1ad3      	subs	r3, r2, r3
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	da57      	bge.n	800e998 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e8e8:	4829      	ldr	r0, [pc, #164]	; (800e990 <tcp_receive+0xcfc>)
 800e8ea:	f7fd facf 	bl	800be8c <tcp_seg_copy>
 800e8ee:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800e8f0:	69bb      	ldr	r3, [r7, #24]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	f000 8129 	beq.w	800eb4a <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	69ba      	ldr	r2, [r7, #24]
 800e8fc:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800e8fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e900:	69b8      	ldr	r0, [r7, #24]
 800e902:	f7ff f8c3 	bl	800da8c <tcp_oos_insert_segment>
                  }
                  break;
 800e906:	e120      	b.n	800eb4a <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800e908:	4b22      	ldr	r3, [pc, #136]	; (800e994 <tcp_receive+0xd00>)
 800e90a:	681a      	ldr	r2, [r3, #0]
 800e90c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e90e:	68db      	ldr	r3, [r3, #12]
 800e910:	685b      	ldr	r3, [r3, #4]
 800e912:	1ad3      	subs	r3, r2, r3
 800e914:	3b01      	subs	r3, #1
 800e916:	2b00      	cmp	r3, #0
 800e918:	db3e      	blt.n	800e998 <tcp_receive+0xd04>
 800e91a:	4b1e      	ldr	r3, [pc, #120]	; (800e994 <tcp_receive+0xd00>)
 800e91c:	681a      	ldr	r2, [r3, #0]
 800e91e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e920:	68db      	ldr	r3, [r3, #12]
 800e922:	685b      	ldr	r3, [r3, #4]
 800e924:	1ad3      	subs	r3, r2, r3
 800e926:	3301      	adds	r3, #1
 800e928:	2b00      	cmp	r3, #0
 800e92a:	dc35      	bgt.n	800e998 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e92c:	4818      	ldr	r0, [pc, #96]	; (800e990 <tcp_receive+0xcfc>)
 800e92e:	f7fd faad 	bl	800be8c <tcp_seg_copy>
 800e932:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800e934:	69fb      	ldr	r3, [r7, #28]
 800e936:	2b00      	cmp	r3, #0
 800e938:	f000 8109 	beq.w	800eb4e <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800e93c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e93e:	68db      	ldr	r3, [r3, #12]
 800e940:	685b      	ldr	r3, [r3, #4]
 800e942:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e944:	8912      	ldrh	r2, [r2, #8]
 800e946:	441a      	add	r2, r3
 800e948:	4b12      	ldr	r3, [pc, #72]	; (800e994 <tcp_receive+0xd00>)
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	1ad3      	subs	r3, r2, r3
 800e94e:	2b00      	cmp	r3, #0
 800e950:	dd12      	ble.n	800e978 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800e952:	4b10      	ldr	r3, [pc, #64]	; (800e994 <tcp_receive+0xd00>)
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	b29a      	uxth	r2, r3
 800e958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e95a:	68db      	ldr	r3, [r3, #12]
 800e95c:	685b      	ldr	r3, [r3, #4]
 800e95e:	b29b      	uxth	r3, r3
 800e960:	1ad3      	subs	r3, r2, r3
 800e962:	b29a      	uxth	r2, r3
 800e964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e966:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800e968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e96a:	685a      	ldr	r2, [r3, #4]
 800e96c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e96e:	891b      	ldrh	r3, [r3, #8]
 800e970:	4619      	mov	r1, r3
 800e972:	4610      	mov	r0, r2
 800e974:	f7fb fc84 	bl	800a280 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800e978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e97a:	69fa      	ldr	r2, [r7, #28]
 800e97c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800e97e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e980:	69f8      	ldr	r0, [r7, #28]
 800e982:	f7ff f883 	bl	800da8c <tcp_oos_insert_segment>
                  }
                  break;
 800e986:	e0e2      	b.n	800eb4e <tcp_receive+0xeba>
 800e988:	2000094c 	.word	0x2000094c
 800e98c:	20000949 	.word	0x20000949
 800e990:	2000091c 	.word	0x2000091c
 800e994:	2000093c 	.word	0x2000093c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800e998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e99a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800e99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	f040 80c6 	bne.w	800eb32 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800e9a6:	4b80      	ldr	r3, [pc, #512]	; (800eba8 <tcp_receive+0xf14>)
 800e9a8:	681a      	ldr	r2, [r3, #0]
 800e9aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ac:	68db      	ldr	r3, [r3, #12]
 800e9ae:	685b      	ldr	r3, [r3, #4]
 800e9b0:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	f340 80bd 	ble.w	800eb32 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800e9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ba:	68db      	ldr	r3, [r3, #12]
 800e9bc:	899b      	ldrh	r3, [r3, #12]
 800e9be:	b29b      	uxth	r3, r3
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	f7fa fb1f 	bl	8009004 <lwip_htons>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	b2db      	uxtb	r3, r3
 800e9ca:	f003 0301 	and.w	r3, r3, #1
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	f040 80bf 	bne.w	800eb52 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800e9d4:	4875      	ldr	r0, [pc, #468]	; (800ebac <tcp_receive+0xf18>)
 800e9d6:	f7fd fa59 	bl	800be8c <tcp_seg_copy>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9de:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800e9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	f000 80b6 	beq.w	800eb56 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800e9ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ec:	68db      	ldr	r3, [r3, #12]
 800e9ee:	685b      	ldr	r3, [r3, #4]
 800e9f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e9f2:	8912      	ldrh	r2, [r2, #8]
 800e9f4:	441a      	add	r2, r3
 800e9f6:	4b6c      	ldr	r3, [pc, #432]	; (800eba8 <tcp_receive+0xf14>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	1ad3      	subs	r3, r2, r3
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	dd12      	ble.n	800ea26 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800ea00:	4b69      	ldr	r3, [pc, #420]	; (800eba8 <tcp_receive+0xf14>)
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	b29a      	uxth	r2, r3
 800ea06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea08:	68db      	ldr	r3, [r3, #12]
 800ea0a:	685b      	ldr	r3, [r3, #4]
 800ea0c:	b29b      	uxth	r3, r3
 800ea0e:	1ad3      	subs	r3, r2, r3
 800ea10:	b29a      	uxth	r2, r3
 800ea12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea14:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800ea16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea18:	685a      	ldr	r2, [r3, #4]
 800ea1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea1c:	891b      	ldrh	r3, [r3, #8]
 800ea1e:	4619      	mov	r1, r3
 800ea20:	4610      	mov	r0, r2
 800ea22:	f7fb fc2d 	bl	800a280 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800ea26:	4b62      	ldr	r3, [pc, #392]	; (800ebb0 <tcp_receive+0xf1c>)
 800ea28:	881b      	ldrh	r3, [r3, #0]
 800ea2a:	461a      	mov	r2, r3
 800ea2c:	4b5e      	ldr	r3, [pc, #376]	; (800eba8 <tcp_receive+0xf14>)
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	441a      	add	r2, r3
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea36:	6879      	ldr	r1, [r7, #4]
 800ea38:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800ea3a:	440b      	add	r3, r1
 800ea3c:	1ad3      	subs	r3, r2, r3
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	f340 8089 	ble.w	800eb56 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800ea44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	68db      	ldr	r3, [r3, #12]
 800ea4a:	899b      	ldrh	r3, [r3, #12]
 800ea4c:	b29b      	uxth	r3, r3
 800ea4e:	4618      	mov	r0, r3
 800ea50:	f7fa fad8 	bl	8009004 <lwip_htons>
 800ea54:	4603      	mov	r3, r0
 800ea56:	b2db      	uxtb	r3, r3
 800ea58:	f003 0301 	and.w	r3, r3, #1
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d022      	beq.n	800eaa6 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800ea60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	68db      	ldr	r3, [r3, #12]
 800ea66:	899b      	ldrh	r3, [r3, #12]
 800ea68:	b29b      	uxth	r3, r3
 800ea6a:	b21b      	sxth	r3, r3
 800ea6c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ea70:	b21c      	sxth	r4, r3
 800ea72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	68db      	ldr	r3, [r3, #12]
 800ea78:	899b      	ldrh	r3, [r3, #12]
 800ea7a:	b29b      	uxth	r3, r3
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	f7fa fac1 	bl	8009004 <lwip_htons>
 800ea82:	4603      	mov	r3, r0
 800ea84:	b2db      	uxtb	r3, r3
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800ea8c:	b29b      	uxth	r3, r3
 800ea8e:	4618      	mov	r0, r3
 800ea90:	f7fa fab8 	bl	8009004 <lwip_htons>
 800ea94:	4603      	mov	r3, r0
 800ea96:	b21b      	sxth	r3, r3
 800ea98:	4323      	orrs	r3, r4
 800ea9a:	b21a      	sxth	r2, r3
 800ea9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	68db      	ldr	r3, [r3, #12]
 800eaa2:	b292      	uxth	r2, r2
 800eaa4:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eaaa:	b29a      	uxth	r2, r3
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800eab0:	4413      	add	r3, r2
 800eab2:	b299      	uxth	r1, r3
 800eab4:	4b3c      	ldr	r3, [pc, #240]	; (800eba8 <tcp_receive+0xf14>)
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	b29a      	uxth	r2, r3
 800eaba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	1a8a      	subs	r2, r1, r2
 800eac0:	b292      	uxth	r2, r2
 800eac2:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800eac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	685a      	ldr	r2, [r3, #4]
 800eaca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	891b      	ldrh	r3, [r3, #8]
 800ead0:	4619      	mov	r1, r3
 800ead2:	4610      	mov	r0, r2
 800ead4:	f7fb fbd4 	bl	800a280 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800ead8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	891c      	ldrh	r4, [r3, #8]
 800eade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	68db      	ldr	r3, [r3, #12]
 800eae4:	899b      	ldrh	r3, [r3, #12]
 800eae6:	b29b      	uxth	r3, r3
 800eae8:	4618      	mov	r0, r3
 800eaea:	f7fa fa8b 	bl	8009004 <lwip_htons>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	b2db      	uxtb	r3, r3
 800eaf2:	f003 0303 	and.w	r3, r3, #3
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d001      	beq.n	800eafe <tcp_receive+0xe6a>
 800eafa:	2301      	movs	r3, #1
 800eafc:	e000      	b.n	800eb00 <tcp_receive+0xe6c>
 800eafe:	2300      	movs	r3, #0
 800eb00:	4423      	add	r3, r4
 800eb02:	b29a      	uxth	r2, r3
 800eb04:	4b2a      	ldr	r3, [pc, #168]	; (800ebb0 <tcp_receive+0xf1c>)
 800eb06:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800eb08:	4b29      	ldr	r3, [pc, #164]	; (800ebb0 <tcp_receive+0xf1c>)
 800eb0a:	881b      	ldrh	r3, [r3, #0]
 800eb0c:	461a      	mov	r2, r3
 800eb0e:	4b26      	ldr	r3, [pc, #152]	; (800eba8 <tcp_receive+0xf14>)
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	441a      	add	r2, r3
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb18:	6879      	ldr	r1, [r7, #4]
 800eb1a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800eb1c:	440b      	add	r3, r1
 800eb1e:	429a      	cmp	r2, r3
 800eb20:	d019      	beq.n	800eb56 <tcp_receive+0xec2>
 800eb22:	4b24      	ldr	r3, [pc, #144]	; (800ebb4 <tcp_receive+0xf20>)
 800eb24:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 800eb28:	4923      	ldr	r1, [pc, #140]	; (800ebb8 <tcp_receive+0xf24>)
 800eb2a:	4824      	ldr	r0, [pc, #144]	; (800ebbc <tcp_receive+0xf28>)
 800eb2c:	f004 fe22 	bl	8013774 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800eb30:	e011      	b.n	800eb56 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800eb32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	63bb      	str	r3, [r7, #56]	; 0x38
 800eb38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	f47f aea4 	bne.w	800e888 <tcp_receive+0xbf4>
 800eb40:	e00a      	b.n	800eb58 <tcp_receive+0xec4>
                break;
 800eb42:	bf00      	nop
 800eb44:	e008      	b.n	800eb58 <tcp_receive+0xec4>
                break;
 800eb46:	bf00      	nop
 800eb48:	e006      	b.n	800eb58 <tcp_receive+0xec4>
                  break;
 800eb4a:	bf00      	nop
 800eb4c:	e004      	b.n	800eb58 <tcp_receive+0xec4>
                  break;
 800eb4e:	bf00      	nop
 800eb50:	e002      	b.n	800eb58 <tcp_receive+0xec4>
                  break;
 800eb52:	bf00      	nop
 800eb54:	e000      	b.n	800eb58 <tcp_receive+0xec4>
                break;
 800eb56:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800eb58:	6878      	ldr	r0, [r7, #4]
 800eb5a:	f001 fe8f 	bl	801087c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 800eb5e:	e003      	b.n	800eb68 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f001 fe8b 	bl	801087c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800eb66:	e01a      	b.n	800eb9e <tcp_receive+0xf0a>
 800eb68:	e019      	b.n	800eb9e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800eb6a:	4b0f      	ldr	r3, [pc, #60]	; (800eba8 <tcp_receive+0xf14>)
 800eb6c:	681a      	ldr	r2, [r3, #0]
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb72:	1ad3      	subs	r3, r2, r3
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	db0a      	blt.n	800eb8e <tcp_receive+0xefa>
 800eb78:	4b0b      	ldr	r3, [pc, #44]	; (800eba8 <tcp_receive+0xf14>)
 800eb7a:	681a      	ldr	r2, [r3, #0]
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb80:	6879      	ldr	r1, [r7, #4]
 800eb82:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800eb84:	440b      	add	r3, r1
 800eb86:	1ad3      	subs	r3, r2, r3
 800eb88:	3301      	adds	r3, #1
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	dd07      	ble.n	800eb9e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	8b5b      	ldrh	r3, [r3, #26]
 800eb92:	f043 0302 	orr.w	r3, r3, #2
 800eb96:	b29a      	uxth	r2, r3
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 800eb9c:	e7ff      	b.n	800eb9e <tcp_receive+0xf0a>
 800eb9e:	bf00      	nop
 800eba0:	3750      	adds	r7, #80	; 0x50
 800eba2:	46bd      	mov	sp, r7
 800eba4:	bdb0      	pop	{r4, r5, r7, pc}
 800eba6:	bf00      	nop
 800eba8:	2000093c 	.word	0x2000093c
 800ebac:	2000091c 	.word	0x2000091c
 800ebb0:	20000946 	.word	0x20000946
 800ebb4:	08015bcc 	.word	0x08015bcc
 800ebb8:	08015f74 	.word	0x08015f74
 800ebbc:	08015c18 	.word	0x08015c18

0800ebc0 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 800ebc0:	b480      	push	{r7}
 800ebc2:	b083      	sub	sp, #12
 800ebc4:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 800ebc6:	4b15      	ldr	r3, [pc, #84]	; (800ec1c <tcp_get_next_optbyte+0x5c>)
 800ebc8:	881b      	ldrh	r3, [r3, #0]
 800ebca:	1c5a      	adds	r2, r3, #1
 800ebcc:	b291      	uxth	r1, r2
 800ebce:	4a13      	ldr	r2, [pc, #76]	; (800ec1c <tcp_get_next_optbyte+0x5c>)
 800ebd0:	8011      	strh	r1, [r2, #0]
 800ebd2:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800ebd4:	4b12      	ldr	r3, [pc, #72]	; (800ec20 <tcp_get_next_optbyte+0x60>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d004      	beq.n	800ebe6 <tcp_get_next_optbyte+0x26>
 800ebdc:	4b11      	ldr	r3, [pc, #68]	; (800ec24 <tcp_get_next_optbyte+0x64>)
 800ebde:	881b      	ldrh	r3, [r3, #0]
 800ebe0:	88fa      	ldrh	r2, [r7, #6]
 800ebe2:	429a      	cmp	r2, r3
 800ebe4:	d208      	bcs.n	800ebf8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800ebe6:	4b10      	ldr	r3, [pc, #64]	; (800ec28 <tcp_get_next_optbyte+0x68>)
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	3314      	adds	r3, #20
 800ebec:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 800ebee:	88fb      	ldrh	r3, [r7, #6]
 800ebf0:	683a      	ldr	r2, [r7, #0]
 800ebf2:	4413      	add	r3, r2
 800ebf4:	781b      	ldrb	r3, [r3, #0]
 800ebf6:	e00b      	b.n	800ec10 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800ebf8:	88fb      	ldrh	r3, [r7, #6]
 800ebfa:	b2da      	uxtb	r2, r3
 800ebfc:	4b09      	ldr	r3, [pc, #36]	; (800ec24 <tcp_get_next_optbyte+0x64>)
 800ebfe:	881b      	ldrh	r3, [r3, #0]
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	1ad3      	subs	r3, r2, r3
 800ec04:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 800ec06:	4b06      	ldr	r3, [pc, #24]	; (800ec20 <tcp_get_next_optbyte+0x60>)
 800ec08:	681a      	ldr	r2, [r3, #0]
 800ec0a:	797b      	ldrb	r3, [r7, #5]
 800ec0c:	4413      	add	r3, r2
 800ec0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ec10:	4618      	mov	r0, r3
 800ec12:	370c      	adds	r7, #12
 800ec14:	46bd      	mov	sp, r7
 800ec16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1a:	4770      	bx	lr
 800ec1c:	20000938 	.word	0x20000938
 800ec20:	20000934 	.word	0x20000934
 800ec24:	20000932 	.word	0x20000932
 800ec28:	2000092c 	.word	0x2000092c

0800ec2c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b084      	sub	sp, #16
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d106      	bne.n	800ec48 <tcp_parseopt+0x1c>
 800ec3a:	4b32      	ldr	r3, [pc, #200]	; (800ed04 <tcp_parseopt+0xd8>)
 800ec3c:	f240 727d 	movw	r2, #1917	; 0x77d
 800ec40:	4931      	ldr	r1, [pc, #196]	; (800ed08 <tcp_parseopt+0xdc>)
 800ec42:	4832      	ldr	r0, [pc, #200]	; (800ed0c <tcp_parseopt+0xe0>)
 800ec44:	f004 fd96 	bl	8013774 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800ec48:	4b31      	ldr	r3, [pc, #196]	; (800ed10 <tcp_parseopt+0xe4>)
 800ec4a:	881b      	ldrh	r3, [r3, #0]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d056      	beq.n	800ecfe <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800ec50:	4b30      	ldr	r3, [pc, #192]	; (800ed14 <tcp_parseopt+0xe8>)
 800ec52:	2200      	movs	r2, #0
 800ec54:	801a      	strh	r2, [r3, #0]
 800ec56:	e046      	b.n	800ece6 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 800ec58:	f7ff ffb2 	bl	800ebc0 <tcp_get_next_optbyte>
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800ec60:	7bfb      	ldrb	r3, [r7, #15]
 800ec62:	2b02      	cmp	r3, #2
 800ec64:	d006      	beq.n	800ec74 <tcp_parseopt+0x48>
 800ec66:	2b02      	cmp	r3, #2
 800ec68:	dc2c      	bgt.n	800ecc4 <tcp_parseopt+0x98>
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d042      	beq.n	800ecf4 <tcp_parseopt+0xc8>
 800ec6e:	2b01      	cmp	r3, #1
 800ec70:	d128      	bne.n	800ecc4 <tcp_parseopt+0x98>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 800ec72:	e038      	b.n	800ece6 <tcp_parseopt+0xba>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800ec74:	f7ff ffa4 	bl	800ebc0 <tcp_get_next_optbyte>
 800ec78:	4603      	mov	r3, r0
 800ec7a:	2b04      	cmp	r3, #4
 800ec7c:	d13c      	bne.n	800ecf8 <tcp_parseopt+0xcc>
 800ec7e:	4b25      	ldr	r3, [pc, #148]	; (800ed14 <tcp_parseopt+0xe8>)
 800ec80:	881b      	ldrh	r3, [r3, #0]
 800ec82:	3301      	adds	r3, #1
 800ec84:	4a22      	ldr	r2, [pc, #136]	; (800ed10 <tcp_parseopt+0xe4>)
 800ec86:	8812      	ldrh	r2, [r2, #0]
 800ec88:	4293      	cmp	r3, r2
 800ec8a:	da35      	bge.n	800ecf8 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800ec8c:	f7ff ff98 	bl	800ebc0 <tcp_get_next_optbyte>
 800ec90:	4603      	mov	r3, r0
 800ec92:	b29b      	uxth	r3, r3
 800ec94:	021b      	lsls	r3, r3, #8
 800ec96:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 800ec98:	f7ff ff92 	bl	800ebc0 <tcp_get_next_optbyte>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	b29a      	uxth	r2, r3
 800eca0:	89bb      	ldrh	r3, [r7, #12]
 800eca2:	4313      	orrs	r3, r2
 800eca4:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800eca6:	89bb      	ldrh	r3, [r7, #12]
 800eca8:	f240 32ca 	movw	r2, #970	; 0x3ca
 800ecac:	4293      	cmp	r3, r2
 800ecae:	d804      	bhi.n	800ecba <tcp_parseopt+0x8e>
 800ecb0:	89bb      	ldrh	r3, [r7, #12]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d001      	beq.n	800ecba <tcp_parseopt+0x8e>
 800ecb6:	89ba      	ldrh	r2, [r7, #12]
 800ecb8:	e001      	b.n	800ecbe <tcp_parseopt+0x92>
 800ecba:	f240 32ca 	movw	r2, #970	; 0x3ca
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 800ecc2:	e010      	b.n	800ece6 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 800ecc4:	f7ff ff7c 	bl	800ebc0 <tcp_get_next_optbyte>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 800eccc:	7afb      	ldrb	r3, [r7, #11]
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d914      	bls.n	800ecfc <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800ecd2:	7afb      	ldrb	r3, [r7, #11]
 800ecd4:	b29a      	uxth	r2, r3
 800ecd6:	4b0f      	ldr	r3, [pc, #60]	; (800ed14 <tcp_parseopt+0xe8>)
 800ecd8:	881b      	ldrh	r3, [r3, #0]
 800ecda:	4413      	add	r3, r2
 800ecdc:	b29b      	uxth	r3, r3
 800ecde:	3b02      	subs	r3, #2
 800ece0:	b29a      	uxth	r2, r3
 800ece2:	4b0c      	ldr	r3, [pc, #48]	; (800ed14 <tcp_parseopt+0xe8>)
 800ece4:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800ece6:	4b0b      	ldr	r3, [pc, #44]	; (800ed14 <tcp_parseopt+0xe8>)
 800ece8:	881a      	ldrh	r2, [r3, #0]
 800ecea:	4b09      	ldr	r3, [pc, #36]	; (800ed10 <tcp_parseopt+0xe4>)
 800ecec:	881b      	ldrh	r3, [r3, #0]
 800ecee:	429a      	cmp	r2, r3
 800ecf0:	d3b2      	bcc.n	800ec58 <tcp_parseopt+0x2c>
 800ecf2:	e004      	b.n	800ecfe <tcp_parseopt+0xd2>
          return;
 800ecf4:	bf00      	nop
 800ecf6:	e002      	b.n	800ecfe <tcp_parseopt+0xd2>
            return;
 800ecf8:	bf00      	nop
 800ecfa:	e000      	b.n	800ecfe <tcp_parseopt+0xd2>
            return;
 800ecfc:	bf00      	nop
      }
    }
  }
}
 800ecfe:	3710      	adds	r7, #16
 800ed00:	46bd      	mov	sp, r7
 800ed02:	bd80      	pop	{r7, pc}
 800ed04:	08015bcc 	.word	0x08015bcc
 800ed08:	08016030 	.word	0x08016030
 800ed0c:	08015c18 	.word	0x08015c18
 800ed10:	20000930 	.word	0x20000930
 800ed14:	20000938 	.word	0x20000938

0800ed18 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800ed1c:	4b05      	ldr	r3, [pc, #20]	; (800ed34 <tcp_trigger_input_pcb_close+0x1c>)
 800ed1e:	781b      	ldrb	r3, [r3, #0]
 800ed20:	f043 0310 	orr.w	r3, r3, #16
 800ed24:	b2da      	uxtb	r2, r3
 800ed26:	4b03      	ldr	r3, [pc, #12]	; (800ed34 <tcp_trigger_input_pcb_close+0x1c>)
 800ed28:	701a      	strb	r2, [r3, #0]
}
 800ed2a:	bf00      	nop
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed32:	4770      	bx	lr
 800ed34:	20000949 	.word	0x20000949

0800ed38 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b084      	sub	sp, #16
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	60f8      	str	r0, [r7, #12]
 800ed40:	60b9      	str	r1, [r7, #8]
 800ed42:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d00a      	beq.n	800ed60 <tcp_route+0x28>
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	7a1b      	ldrb	r3, [r3, #8]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d006      	beq.n	800ed60 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	7a1b      	ldrb	r3, [r3, #8]
 800ed56:	4618      	mov	r0, r3
 800ed58:	f7fb f8b8 	bl	8009ecc <netif_get_by_index>
 800ed5c:	4603      	mov	r3, r0
 800ed5e:	e003      	b.n	800ed68 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 800ed60:	6878      	ldr	r0, [r7, #4]
 800ed62:	f003 fad9 	bl	8012318 <ip4_route>
 800ed66:	4603      	mov	r3, r0
  }
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3710      	adds	r7, #16
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}

0800ed70 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 800ed70:	b590      	push	{r4, r7, lr}
 800ed72:	b087      	sub	sp, #28
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	60f8      	str	r0, [r7, #12]
 800ed78:	60b9      	str	r1, [r7, #8]
 800ed7a:	603b      	str	r3, [r7, #0]
 800ed7c:	4613      	mov	r3, r2
 800ed7e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d105      	bne.n	800ed92 <tcp_create_segment+0x22>
 800ed86:	4b44      	ldr	r3, [pc, #272]	; (800ee98 <tcp_create_segment+0x128>)
 800ed88:	22a3      	movs	r2, #163	; 0xa3
 800ed8a:	4944      	ldr	r1, [pc, #272]	; (800ee9c <tcp_create_segment+0x12c>)
 800ed8c:	4844      	ldr	r0, [pc, #272]	; (800eea0 <tcp_create_segment+0x130>)
 800ed8e:	f004 fcf1 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800ed92:	68bb      	ldr	r3, [r7, #8]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d105      	bne.n	800eda4 <tcp_create_segment+0x34>
 800ed98:	4b3f      	ldr	r3, [pc, #252]	; (800ee98 <tcp_create_segment+0x128>)
 800ed9a:	22a4      	movs	r2, #164	; 0xa4
 800ed9c:	4941      	ldr	r1, [pc, #260]	; (800eea4 <tcp_create_segment+0x134>)
 800ed9e:	4840      	ldr	r0, [pc, #256]	; (800eea0 <tcp_create_segment+0x130>)
 800eda0:	f004 fce8 	bl	8013774 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800eda4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800eda8:	009b      	lsls	r3, r3, #2
 800edaa:	b2db      	uxtb	r3, r3
 800edac:	f003 0304 	and.w	r3, r3, #4
 800edb0:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800edb2:	2003      	movs	r0, #3
 800edb4:	f7fa fd8c 	bl	80098d0 <memp_malloc>
 800edb8:	6138      	str	r0, [r7, #16]
 800edba:	693b      	ldr	r3, [r7, #16]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d104      	bne.n	800edca <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800edc0:	68b8      	ldr	r0, [r7, #8]
 800edc2:	f7fb fbe3 	bl	800a58c <pbuf_free>
    return NULL;
 800edc6:	2300      	movs	r3, #0
 800edc8:	e061      	b.n	800ee8e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 800edca:	693b      	ldr	r3, [r7, #16]
 800edcc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800edd0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800edd2:	693b      	ldr	r3, [r7, #16]
 800edd4:	2200      	movs	r2, #0
 800edd6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800edd8:	693b      	ldr	r3, [r7, #16]
 800edda:	68ba      	ldr	r2, [r7, #8]
 800eddc:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	891a      	ldrh	r2, [r3, #8]
 800ede2:	7dfb      	ldrb	r3, [r7, #23]
 800ede4:	b29b      	uxth	r3, r3
 800ede6:	429a      	cmp	r2, r3
 800ede8:	d205      	bcs.n	800edf6 <tcp_create_segment+0x86>
 800edea:	4b2b      	ldr	r3, [pc, #172]	; (800ee98 <tcp_create_segment+0x128>)
 800edec:	22b0      	movs	r2, #176	; 0xb0
 800edee:	492e      	ldr	r1, [pc, #184]	; (800eea8 <tcp_create_segment+0x138>)
 800edf0:	482b      	ldr	r0, [pc, #172]	; (800eea0 <tcp_create_segment+0x130>)
 800edf2:	f004 fcbf 	bl	8013774 <iprintf>
  seg->len = p->tot_len - optlen;
 800edf6:	68bb      	ldr	r3, [r7, #8]
 800edf8:	891a      	ldrh	r2, [r3, #8]
 800edfa:	7dfb      	ldrb	r3, [r7, #23]
 800edfc:	b29b      	uxth	r3, r3
 800edfe:	1ad3      	subs	r3, r2, r3
 800ee00:	b29a      	uxth	r2, r3
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 800ee06:	2114      	movs	r1, #20
 800ee08:	68b8      	ldr	r0, [r7, #8]
 800ee0a:	f7fb fb29 	bl	800a460 <pbuf_add_header>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d004      	beq.n	800ee1e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800ee14:	6938      	ldr	r0, [r7, #16]
 800ee16:	f7fd f820 	bl	800be5a <tcp_seg_free>
    return NULL;
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	e037      	b.n	800ee8e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800ee1e:	693b      	ldr	r3, [r7, #16]
 800ee20:	685b      	ldr	r3, [r3, #4]
 800ee22:	685a      	ldr	r2, [r3, #4]
 800ee24:	693b      	ldr	r3, [r7, #16]
 800ee26:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	8ada      	ldrh	r2, [r3, #22]
 800ee2c:	693b      	ldr	r3, [r7, #16]
 800ee2e:	68dc      	ldr	r4, [r3, #12]
 800ee30:	4610      	mov	r0, r2
 800ee32:	f7fa f8e7 	bl	8009004 <lwip_htons>
 800ee36:	4603      	mov	r3, r0
 800ee38:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	8b1a      	ldrh	r2, [r3, #24]
 800ee3e:	693b      	ldr	r3, [r7, #16]
 800ee40:	68dc      	ldr	r4, [r3, #12]
 800ee42:	4610      	mov	r0, r2
 800ee44:	f7fa f8de 	bl	8009004 <lwip_htons>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800ee4c:	693b      	ldr	r3, [r7, #16]
 800ee4e:	68dc      	ldr	r4, [r3, #12]
 800ee50:	6838      	ldr	r0, [r7, #0]
 800ee52:	f7fa f8ec 	bl	800902e <lwip_htonl>
 800ee56:	4603      	mov	r3, r0
 800ee58:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800ee5a:	7dfb      	ldrb	r3, [r7, #23]
 800ee5c:	089b      	lsrs	r3, r3, #2
 800ee5e:	b2db      	uxtb	r3, r3
 800ee60:	b29b      	uxth	r3, r3
 800ee62:	3305      	adds	r3, #5
 800ee64:	b29b      	uxth	r3, r3
 800ee66:	031b      	lsls	r3, r3, #12
 800ee68:	b29a      	uxth	r2, r3
 800ee6a:	79fb      	ldrb	r3, [r7, #7]
 800ee6c:	b29b      	uxth	r3, r3
 800ee6e:	4313      	orrs	r3, r2
 800ee70:	b29a      	uxth	r2, r3
 800ee72:	693b      	ldr	r3, [r7, #16]
 800ee74:	68dc      	ldr	r4, [r3, #12]
 800ee76:	4610      	mov	r0, r2
 800ee78:	f7fa f8c4 	bl	8009004 <lwip_htons>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800ee80:	693b      	ldr	r3, [r7, #16]
 800ee82:	68db      	ldr	r3, [r3, #12]
 800ee84:	2200      	movs	r2, #0
 800ee86:	749a      	strb	r2, [r3, #18]
 800ee88:	2200      	movs	r2, #0
 800ee8a:	74da      	strb	r2, [r3, #19]
  return seg;
 800ee8c:	693b      	ldr	r3, [r7, #16]
}
 800ee8e:	4618      	mov	r0, r3
 800ee90:	371c      	adds	r7, #28
 800ee92:	46bd      	mov	sp, r7
 800ee94:	bd90      	pop	{r4, r7, pc}
 800ee96:	bf00      	nop
 800ee98:	0801604c 	.word	0x0801604c
 800ee9c:	08016080 	.word	0x08016080
 800eea0:	080160a0 	.word	0x080160a0
 800eea4:	080160c8 	.word	0x080160c8
 800eea8:	080160ec 	.word	0x080160ec

0800eeac <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 800eeac:	b580      	push	{r7, lr}
 800eeae:	b086      	sub	sp, #24
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	607b      	str	r3, [r7, #4]
 800eeb4:	4603      	mov	r3, r0
 800eeb6:	73fb      	strb	r3, [r7, #15]
 800eeb8:	460b      	mov	r3, r1
 800eeba:	81bb      	strh	r3, [r7, #12]
 800eebc:	4613      	mov	r3, r2
 800eebe:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 800eec0:	89bb      	ldrh	r3, [r7, #12]
 800eec2:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d105      	bne.n	800eed6 <tcp_pbuf_prealloc+0x2a>
 800eeca:	4b30      	ldr	r3, [pc, #192]	; (800ef8c <tcp_pbuf_prealloc+0xe0>)
 800eecc:	22e8      	movs	r2, #232	; 0xe8
 800eece:	4930      	ldr	r1, [pc, #192]	; (800ef90 <tcp_pbuf_prealloc+0xe4>)
 800eed0:	4830      	ldr	r0, [pc, #192]	; (800ef94 <tcp_pbuf_prealloc+0xe8>)
 800eed2:	f004 fc4f 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800eed6:	6a3b      	ldr	r3, [r7, #32]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d105      	bne.n	800eee8 <tcp_pbuf_prealloc+0x3c>
 800eedc:	4b2b      	ldr	r3, [pc, #172]	; (800ef8c <tcp_pbuf_prealloc+0xe0>)
 800eede:	22e9      	movs	r2, #233	; 0xe9
 800eee0:	492d      	ldr	r1, [pc, #180]	; (800ef98 <tcp_pbuf_prealloc+0xec>)
 800eee2:	482c      	ldr	r0, [pc, #176]	; (800ef94 <tcp_pbuf_prealloc+0xe8>)
 800eee4:	f004 fc46 	bl	8013774 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 800eee8:	89ba      	ldrh	r2, [r7, #12]
 800eeea:	897b      	ldrh	r3, [r7, #10]
 800eeec:	429a      	cmp	r2, r3
 800eeee:	d221      	bcs.n	800ef34 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800eef0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800eef4:	f003 0302 	and.w	r3, r3, #2
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d111      	bne.n	800ef20 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 800eefc:	6a3b      	ldr	r3, [r7, #32]
 800eefe:	8b5b      	ldrh	r3, [r3, #26]
 800ef00:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d115      	bne.n	800ef34 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 800ef08:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d007      	beq.n	800ef20 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 800ef10:	6a3b      	ldr	r3, [r7, #32]
 800ef12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d103      	bne.n	800ef20 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 800ef18:	6a3b      	ldr	r3, [r7, #32]
 800ef1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d009      	beq.n	800ef34 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 800ef20:	89bb      	ldrh	r3, [r7, #12]
 800ef22:	f203 33cd 	addw	r3, r3, #973	; 0x3cd
 800ef26:	f023 0203 	bic.w	r2, r3, #3
 800ef2a:	897b      	ldrh	r3, [r7, #10]
 800ef2c:	4293      	cmp	r3, r2
 800ef2e:	bf28      	it	cs
 800ef30:	4613      	movcs	r3, r2
 800ef32:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 800ef34:	8af9      	ldrh	r1, [r7, #22]
 800ef36:	7bfb      	ldrb	r3, [r7, #15]
 800ef38:	f44f 7220 	mov.w	r2, #640	; 0x280
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f7fb f841 	bl	8009fc4 <pbuf_alloc>
 800ef42:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800ef44:	693b      	ldr	r3, [r7, #16]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d101      	bne.n	800ef4e <tcp_pbuf_prealloc+0xa2>
    return NULL;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	e019      	b.n	800ef82 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d006      	beq.n	800ef64 <tcp_pbuf_prealloc+0xb8>
 800ef56:	4b0d      	ldr	r3, [pc, #52]	; (800ef8c <tcp_pbuf_prealloc+0xe0>)
 800ef58:	f240 120b 	movw	r2, #267	; 0x10b
 800ef5c:	490f      	ldr	r1, [pc, #60]	; (800ef9c <tcp_pbuf_prealloc+0xf0>)
 800ef5e:	480d      	ldr	r0, [pc, #52]	; (800ef94 <tcp_pbuf_prealloc+0xe8>)
 800ef60:	f004 fc08 	bl	8013774 <iprintf>
  *oversize = p->len - length;
 800ef64:	693b      	ldr	r3, [r7, #16]
 800ef66:	895a      	ldrh	r2, [r3, #10]
 800ef68:	89bb      	ldrh	r3, [r7, #12]
 800ef6a:	1ad3      	subs	r3, r2, r3
 800ef6c:	b29a      	uxth	r2, r3
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	89ba      	ldrh	r2, [r7, #12]
 800ef76:	811a      	strh	r2, [r3, #8]
 800ef78:	693b      	ldr	r3, [r7, #16]
 800ef7a:	891a      	ldrh	r2, [r3, #8]
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	815a      	strh	r2, [r3, #10]
  return p;
 800ef80:	693b      	ldr	r3, [r7, #16]
}
 800ef82:	4618      	mov	r0, r3
 800ef84:	3718      	adds	r7, #24
 800ef86:	46bd      	mov	sp, r7
 800ef88:	bd80      	pop	{r7, pc}
 800ef8a:	bf00      	nop
 800ef8c:	0801604c 	.word	0x0801604c
 800ef90:	08016104 	.word	0x08016104
 800ef94:	080160a0 	.word	0x080160a0
 800ef98:	08016128 	.word	0x08016128
 800ef9c:	08016148 	.word	0x08016148

0800efa0 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b082      	sub	sp, #8
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	460b      	mov	r3, r1
 800efaa:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d106      	bne.n	800efc0 <tcp_write_checks+0x20>
 800efb2:	4b34      	ldr	r3, [pc, #208]	; (800f084 <tcp_write_checks+0xe4>)
 800efb4:	f240 1233 	movw	r2, #307	; 0x133
 800efb8:	4933      	ldr	r1, [pc, #204]	; (800f088 <tcp_write_checks+0xe8>)
 800efba:	4834      	ldr	r0, [pc, #208]	; (800f08c <tcp_write_checks+0xec>)
 800efbc:	f004 fbda 	bl	8013774 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	7d1b      	ldrb	r3, [r3, #20]
 800efc4:	2b04      	cmp	r3, #4
 800efc6:	d00e      	beq.n	800efe6 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 800efcc:	2b07      	cmp	r3, #7
 800efce:	d00a      	beq.n	800efe6 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 800efd4:	2b02      	cmp	r3, #2
 800efd6:	d006      	beq.n	800efe6 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 800efdc:	2b03      	cmp	r3, #3
 800efde:	d002      	beq.n	800efe6 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 800efe0:	f06f 030a 	mvn.w	r3, #10
 800efe4:	e049      	b.n	800f07a <tcp_write_checks+0xda>
  } else if (len == 0) {
 800efe6:	887b      	ldrh	r3, [r7, #2]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d101      	bne.n	800eff0 <tcp_write_checks+0x50>
    return ERR_OK;
 800efec:	2300      	movs	r3, #0
 800efee:	e044      	b.n	800f07a <tcp_write_checks+0xda>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800eff6:	887a      	ldrh	r2, [r7, #2]
 800eff8:	429a      	cmp	r2, r3
 800effa:	d909      	bls.n	800f010 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	8b5b      	ldrh	r3, [r3, #26]
 800f000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f004:	b29a      	uxth	r2, r3
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 800f00a:	f04f 33ff 	mov.w	r3, #4294967295
 800f00e:	e034      	b.n	800f07a <tcp_write_checks+0xda>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f016:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f01a:	d309      	bcc.n	800f030 <tcp_write_checks+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	8b5b      	ldrh	r3, [r3, #26]
 800f020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f024:	b29a      	uxth	r2, r3
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 800f02a:	f04f 33ff 	mov.w	r3, #4294967295
 800f02e:	e024      	b.n	800f07a <tcp_write_checks+0xda>
  }
  if (pcb->snd_queuelen != 0) {
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f036:	2b00      	cmp	r3, #0
 800f038:	d00f      	beq.n	800f05a <tcp_write_checks+0xba>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d11a      	bne.n	800f078 <tcp_write_checks+0xd8>
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f046:	2b00      	cmp	r3, #0
 800f048:	d116      	bne.n	800f078 <tcp_write_checks+0xd8>
 800f04a:	4b0e      	ldr	r3, [pc, #56]	; (800f084 <tcp_write_checks+0xe4>)
 800f04c:	f240 1255 	movw	r2, #341	; 0x155
 800f050:	490f      	ldr	r1, [pc, #60]	; (800f090 <tcp_write_checks+0xf0>)
 800f052:	480e      	ldr	r0, [pc, #56]	; (800f08c <tcp_write_checks+0xec>)
 800f054:	f004 fb8e 	bl	8013774 <iprintf>
 800f058:	e00e      	b.n	800f078 <tcp_write_checks+0xd8>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d103      	bne.n	800f06a <tcp_write_checks+0xca>
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f066:	2b00      	cmp	r3, #0
 800f068:	d006      	beq.n	800f078 <tcp_write_checks+0xd8>
 800f06a:	4b06      	ldr	r3, [pc, #24]	; (800f084 <tcp_write_checks+0xe4>)
 800f06c:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800f070:	4908      	ldr	r1, [pc, #32]	; (800f094 <tcp_write_checks+0xf4>)
 800f072:	4806      	ldr	r0, [pc, #24]	; (800f08c <tcp_write_checks+0xec>)
 800f074:	f004 fb7e 	bl	8013774 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 800f078:	2300      	movs	r3, #0
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	3708      	adds	r7, #8
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}
 800f082:	bf00      	nop
 800f084:	0801604c 	.word	0x0801604c
 800f088:	0801615c 	.word	0x0801615c
 800f08c:	080160a0 	.word	0x080160a0
 800f090:	0801617c 	.word	0x0801617c
 800f094:	080161b8 	.word	0x080161b8

0800f098 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 800f098:	b590      	push	{r4, r7, lr}
 800f09a:	b09b      	sub	sp, #108	; 0x6c
 800f09c:	af04      	add	r7, sp, #16
 800f09e:	60f8      	str	r0, [r7, #12]
 800f0a0:	60b9      	str	r1, [r7, #8]
 800f0a2:	4611      	mov	r1, r2
 800f0a4:	461a      	mov	r2, r3
 800f0a6:	460b      	mov	r3, r1
 800f0a8:	80fb      	strh	r3, [r7, #6]
 800f0aa:	4613      	mov	r3, r2
 800f0ac:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	653b      	str	r3, [r7, #80]	; 0x50
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800f0be:	2300      	movs	r3, #0
 800f0c0:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 800f0d2:	2300      	movs	r3, #0
 800f0d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d109      	bne.n	800f0f4 <tcp_write+0x5c>
 800f0e0:	4ba4      	ldr	r3, [pc, #656]	; (800f374 <tcp_write+0x2dc>)
 800f0e2:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 800f0e6:	49a4      	ldr	r1, [pc, #656]	; (800f378 <tcp_write+0x2e0>)
 800f0e8:	48a4      	ldr	r0, [pc, #656]	; (800f37c <tcp_write+0x2e4>)
 800f0ea:	f004 fb43 	bl	8013774 <iprintf>
 800f0ee:	f06f 030f 	mvn.w	r3, #15
 800f0f2:	e32c      	b.n	800f74e <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800f0fa:	085b      	lsrs	r3, r3, #1
 800f0fc:	b29a      	uxth	r2, r3
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f102:	4293      	cmp	r3, r2
 800f104:	bf28      	it	cs
 800f106:	4613      	movcs	r3, r2
 800f108:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 800f10a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d102      	bne.n	800f116 <tcp_write+0x7e>
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f114:	e000      	b.n	800f118 <tcp_write+0x80>
 800f116:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f118:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d109      	bne.n	800f134 <tcp_write+0x9c>
 800f120:	4b94      	ldr	r3, [pc, #592]	; (800f374 <tcp_write+0x2dc>)
 800f122:	f240 12ad 	movw	r2, #429	; 0x1ad
 800f126:	4996      	ldr	r1, [pc, #600]	; (800f380 <tcp_write+0x2e8>)
 800f128:	4894      	ldr	r0, [pc, #592]	; (800f37c <tcp_write+0x2e4>)
 800f12a:	f004 fb23 	bl	8013774 <iprintf>
 800f12e:	f06f 030f 	mvn.w	r3, #15
 800f132:	e30c      	b.n	800f74e <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 800f134:	88fb      	ldrh	r3, [r7, #6]
 800f136:	4619      	mov	r1, r3
 800f138:	68f8      	ldr	r0, [r7, #12]
 800f13a:	f7ff ff31 	bl	800efa0 <tcp_write_checks>
 800f13e:	4603      	mov	r3, r0
 800f140:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 800f144:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d002      	beq.n	800f152 <tcp_write+0xba>
    return err;
 800f14c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800f150:	e2fd      	b.n	800f74e <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f158:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800f15c:	2300      	movs	r3, #0
 800f15e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f166:	2b00      	cmp	r3, #0
 800f168:	f000 80f6 	beq.w	800f358 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f170:	653b      	str	r3, [r7, #80]	; 0x50
 800f172:	e002      	b.n	800f17a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 800f174:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800f17a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d1f8      	bne.n	800f174 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800f182:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f184:	7a9b      	ldrb	r3, [r3, #10]
 800f186:	009b      	lsls	r3, r3, #2
 800f188:	b29b      	uxth	r3, r3
 800f18a:	f003 0304 	and.w	r3, r3, #4
 800f18e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800f190:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f194:	891b      	ldrh	r3, [r3, #8]
 800f196:	4619      	mov	r1, r3
 800f198:	8c3b      	ldrh	r3, [r7, #32]
 800f19a:	440b      	add	r3, r1
 800f19c:	429a      	cmp	r2, r3
 800f19e:	da06      	bge.n	800f1ae <tcp_write+0x116>
 800f1a0:	4b74      	ldr	r3, [pc, #464]	; (800f374 <tcp_write+0x2dc>)
 800f1a2:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800f1a6:	4977      	ldr	r1, [pc, #476]	; (800f384 <tcp_write+0x2ec>)
 800f1a8:	4874      	ldr	r0, [pc, #464]	; (800f37c <tcp_write+0x2e4>)
 800f1aa:	f004 fae3 	bl	8013774 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800f1ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1b0:	891a      	ldrh	r2, [r3, #8]
 800f1b2:	8c3b      	ldrh	r3, [r7, #32]
 800f1b4:	4413      	add	r3, r2
 800f1b6:	b29b      	uxth	r3, r3
 800f1b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f1ba:	1ad3      	subs	r3, r2, r3
 800f1bc:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f1c4:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 800f1c6:	8a7b      	ldrh	r3, [r7, #18]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d026      	beq.n	800f21a <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800f1cc:	8a7b      	ldrh	r3, [r7, #18]
 800f1ce:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800f1d0:	429a      	cmp	r2, r3
 800f1d2:	d206      	bcs.n	800f1e2 <tcp_write+0x14a>
 800f1d4:	4b67      	ldr	r3, [pc, #412]	; (800f374 <tcp_write+0x2dc>)
 800f1d6:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 800f1da:	496b      	ldr	r1, [pc, #428]	; (800f388 <tcp_write+0x2f0>)
 800f1dc:	4867      	ldr	r0, [pc, #412]	; (800f37c <tcp_write+0x2e4>)
 800f1de:	f004 fac9 	bl	8013774 <iprintf>
      seg = last_unsent;
 800f1e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1e4:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800f1e6:	8a7b      	ldrh	r3, [r7, #18]
 800f1e8:	88fa      	ldrh	r2, [r7, #6]
 800f1ea:	4293      	cmp	r3, r2
 800f1ec:	bf28      	it	cs
 800f1ee:	4613      	movcs	r3, r2
 800f1f0:	b29b      	uxth	r3, r3
 800f1f2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800f1f4:	4293      	cmp	r3, r2
 800f1f6:	bf28      	it	cs
 800f1f8:	4613      	movcs	r3, r2
 800f1fa:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 800f1fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f200:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f202:	4413      	add	r3, r2
 800f204:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 800f208:	8a7a      	ldrh	r2, [r7, #18]
 800f20a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f20c:	1ad3      	subs	r3, r2, r3
 800f20e:	b29b      	uxth	r3, r3
 800f210:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 800f212:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800f214:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f216:	1ad3      	subs	r3, r2, r3
 800f218:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800f21a:	8a7b      	ldrh	r3, [r7, #18]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d00b      	beq.n	800f238 <tcp_write+0x1a0>
 800f220:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f224:	88fb      	ldrh	r3, [r7, #6]
 800f226:	429a      	cmp	r2, r3
 800f228:	d006      	beq.n	800f238 <tcp_write+0x1a0>
 800f22a:	4b52      	ldr	r3, [pc, #328]	; (800f374 <tcp_write+0x2dc>)
 800f22c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f230:	4956      	ldr	r1, [pc, #344]	; (800f38c <tcp_write+0x2f4>)
 800f232:	4852      	ldr	r0, [pc, #328]	; (800f37c <tcp_write+0x2e4>)
 800f234:	f004 fa9e 	bl	8013774 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800f238:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f23c:	88fb      	ldrh	r3, [r7, #6]
 800f23e:	429a      	cmp	r2, r3
 800f240:	f080 8168 	bcs.w	800f514 <tcp_write+0x47c>
 800f244:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800f246:	2b00      	cmp	r3, #0
 800f248:	f000 8164 	beq.w	800f514 <tcp_write+0x47c>
 800f24c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f24e:	891b      	ldrh	r3, [r3, #8]
 800f250:	2b00      	cmp	r3, #0
 800f252:	f000 815f 	beq.w	800f514 <tcp_write+0x47c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 800f256:	88fa      	ldrh	r2, [r7, #6]
 800f258:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f25c:	1ad2      	subs	r2, r2, r3
 800f25e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800f260:	4293      	cmp	r3, r2
 800f262:	bfa8      	it	ge
 800f264:	4613      	movge	r3, r2
 800f266:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 800f268:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f26a:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800f26c:	797b      	ldrb	r3, [r7, #5]
 800f26e:	f003 0301 	and.w	r3, r3, #1
 800f272:	2b00      	cmp	r3, #0
 800f274:	d027      	beq.n	800f2c6 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 800f276:	f107 0012 	add.w	r0, r7, #18
 800f27a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800f27c:	8bf9      	ldrh	r1, [r7, #30]
 800f27e:	2301      	movs	r3, #1
 800f280:	9302      	str	r3, [sp, #8]
 800f282:	797b      	ldrb	r3, [r7, #5]
 800f284:	9301      	str	r3, [sp, #4]
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	9300      	str	r3, [sp, #0]
 800f28a:	4603      	mov	r3, r0
 800f28c:	2000      	movs	r0, #0
 800f28e:	f7ff fe0d 	bl	800eeac <tcp_pbuf_prealloc>
 800f292:	6578      	str	r0, [r7, #84]	; 0x54
 800f294:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f296:	2b00      	cmp	r3, #0
 800f298:	f000 8227 	beq.w	800f6ea <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 800f29c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f29e:	6858      	ldr	r0, [r3, #4]
 800f2a0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f2a4:	68ba      	ldr	r2, [r7, #8]
 800f2a6:	4413      	add	r3, r2
 800f2a8:	8bfa      	ldrh	r2, [r7, #30]
 800f2aa:	4619      	mov	r1, r3
 800f2ac:	f004 fa4c 	bl	8013748 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 800f2b0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800f2b2:	f7fb f9f3 	bl	800a69c <pbuf_clen>
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	461a      	mov	r2, r3
 800f2ba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f2be:	4413      	add	r3, r2
 800f2c0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800f2c4:	e041      	b.n	800f34a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 800f2c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f2c8:	685b      	ldr	r3, [r3, #4]
 800f2ca:	637b      	str	r3, [r7, #52]	; 0x34
 800f2cc:	e002      	b.n	800f2d4 <tcp_write+0x23c>
 800f2ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	637b      	str	r3, [r7, #52]	; 0x34
 800f2d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d1f8      	bne.n	800f2ce <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800f2dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2de:	7b1b      	ldrb	r3, [r3, #12]
 800f2e0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d115      	bne.n	800f314 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 800f2e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2ea:	685b      	ldr	r3, [r3, #4]
 800f2ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f2ee:	8952      	ldrh	r2, [r2, #10]
 800f2f0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800f2f2:	68ba      	ldr	r2, [r7, #8]
 800f2f4:	429a      	cmp	r2, r3
 800f2f6:	d10d      	bne.n	800f314 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800f2f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d006      	beq.n	800f30e <tcp_write+0x276>
 800f300:	4b1c      	ldr	r3, [pc, #112]	; (800f374 <tcp_write+0x2dc>)
 800f302:	f240 2231 	movw	r2, #561	; 0x231
 800f306:	4922      	ldr	r1, [pc, #136]	; (800f390 <tcp_write+0x2f8>)
 800f308:	481c      	ldr	r0, [pc, #112]	; (800f37c <tcp_write+0x2e4>)
 800f30a:	f004 fa33 	bl	8013774 <iprintf>
          extendlen = seglen;
 800f30e:	8bfb      	ldrh	r3, [r7, #30]
 800f310:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800f312:	e01a      	b.n	800f34a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 800f314:	8bfb      	ldrh	r3, [r7, #30]
 800f316:	2201      	movs	r2, #1
 800f318:	4619      	mov	r1, r3
 800f31a:	2000      	movs	r0, #0
 800f31c:	f7fa fe52 	bl	8009fc4 <pbuf_alloc>
 800f320:	6578      	str	r0, [r7, #84]	; 0x54
 800f322:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f324:	2b00      	cmp	r3, #0
 800f326:	f000 81e2 	beq.w	800f6ee <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 800f32a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f32e:	68ba      	ldr	r2, [r7, #8]
 800f330:	441a      	add	r2, r3
 800f332:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f334:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 800f336:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800f338:	f7fb f9b0 	bl	800a69c <pbuf_clen>
 800f33c:	4603      	mov	r3, r0
 800f33e:	461a      	mov	r2, r3
 800f340:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f344:	4413      	add	r3, r2
 800f346:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 800f34a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f34e:	8bfb      	ldrh	r3, [r7, #30]
 800f350:	4413      	add	r3, r2
 800f352:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800f356:	e0dd      	b.n	800f514 <tcp_write+0x47c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f35e:	2b00      	cmp	r3, #0
 800f360:	f000 80d8 	beq.w	800f514 <tcp_write+0x47c>
 800f364:	4b03      	ldr	r3, [pc, #12]	; (800f374 <tcp_write+0x2dc>)
 800f366:	f240 224a 	movw	r2, #586	; 0x24a
 800f36a:	490a      	ldr	r1, [pc, #40]	; (800f394 <tcp_write+0x2fc>)
 800f36c:	4803      	ldr	r0, [pc, #12]	; (800f37c <tcp_write+0x2e4>)
 800f36e:	f004 fa01 	bl	8013774 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 800f372:	e0cf      	b.n	800f514 <tcp_write+0x47c>
 800f374:	0801604c 	.word	0x0801604c
 800f378:	080161ec 	.word	0x080161ec
 800f37c:	080160a0 	.word	0x080160a0
 800f380:	08016204 	.word	0x08016204
 800f384:	08016238 	.word	0x08016238
 800f388:	08016250 	.word	0x08016250
 800f38c:	08016270 	.word	0x08016270
 800f390:	08016290 	.word	0x08016290
 800f394:	080162bc 	.word	0x080162bc
    struct pbuf *p;
    u16_t left = len - pos;
 800f398:	88fa      	ldrh	r2, [r7, #6]
 800f39a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f39e:	1ad3      	subs	r3, r2, r3
 800f3a0:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 800f3a2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f3a6:	b29b      	uxth	r3, r3
 800f3a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f3aa:	1ad3      	subs	r3, r2, r3
 800f3ac:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 800f3ae:	8b7a      	ldrh	r2, [r7, #26]
 800f3b0:	8bbb      	ldrh	r3, [r7, #28]
 800f3b2:	4293      	cmp	r3, r2
 800f3b4:	bf28      	it	cs
 800f3b6:	4613      	movcs	r3, r2
 800f3b8:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800f3ba:	797b      	ldrb	r3, [r7, #5]
 800f3bc:	f003 0301 	and.w	r3, r3, #1
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d036      	beq.n	800f432 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 800f3c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f3c8:	b29a      	uxth	r2, r3
 800f3ca:	8b3b      	ldrh	r3, [r7, #24]
 800f3cc:	4413      	add	r3, r2
 800f3ce:	b299      	uxth	r1, r3
 800f3d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	bf0c      	ite	eq
 800f3d6:	2301      	moveq	r3, #1
 800f3d8:	2300      	movne	r3, #0
 800f3da:	b2db      	uxtb	r3, r3
 800f3dc:	f107 0012 	add.w	r0, r7, #18
 800f3e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f3e2:	9302      	str	r3, [sp, #8]
 800f3e4:	797b      	ldrb	r3, [r7, #5]
 800f3e6:	9301      	str	r3, [sp, #4]
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	9300      	str	r3, [sp, #0]
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	2036      	movs	r0, #54	; 0x36
 800f3f0:	f7ff fd5c 	bl	800eeac <tcp_pbuf_prealloc>
 800f3f4:	6338      	str	r0, [r7, #48]	; 0x30
 800f3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	f000 817a 	beq.w	800f6f2 <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800f3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f400:	895b      	ldrh	r3, [r3, #10]
 800f402:	8b3a      	ldrh	r2, [r7, #24]
 800f404:	429a      	cmp	r2, r3
 800f406:	d906      	bls.n	800f416 <tcp_write+0x37e>
 800f408:	4b8d      	ldr	r3, [pc, #564]	; (800f640 <tcp_write+0x5a8>)
 800f40a:	f240 2266 	movw	r2, #614	; 0x266
 800f40e:	498d      	ldr	r1, [pc, #564]	; (800f644 <tcp_write+0x5ac>)
 800f410:	488d      	ldr	r0, [pc, #564]	; (800f648 <tcp_write+0x5b0>)
 800f412:	f004 f9af 	bl	8013774 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 800f416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f418:	685a      	ldr	r2, [r3, #4]
 800f41a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f41e:	18d0      	adds	r0, r2, r3
 800f420:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f424:	68ba      	ldr	r2, [r7, #8]
 800f426:	4413      	add	r3, r2
 800f428:	8b3a      	ldrh	r2, [r7, #24]
 800f42a:	4619      	mov	r1, r3
 800f42c:	f004 f98c 	bl	8013748 <memcpy>
 800f430:	e02f      	b.n	800f492 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800f432:	8a7b      	ldrh	r3, [r7, #18]
 800f434:	2b00      	cmp	r3, #0
 800f436:	d006      	beq.n	800f446 <tcp_write+0x3ae>
 800f438:	4b81      	ldr	r3, [pc, #516]	; (800f640 <tcp_write+0x5a8>)
 800f43a:	f240 2271 	movw	r2, #625	; 0x271
 800f43e:	4983      	ldr	r1, [pc, #524]	; (800f64c <tcp_write+0x5b4>)
 800f440:	4881      	ldr	r0, [pc, #516]	; (800f648 <tcp_write+0x5b0>)
 800f442:	f004 f997 	bl	8013774 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 800f446:	8b3b      	ldrh	r3, [r7, #24]
 800f448:	2201      	movs	r2, #1
 800f44a:	4619      	mov	r1, r3
 800f44c:	2036      	movs	r0, #54	; 0x36
 800f44e:	f7fa fdb9 	bl	8009fc4 <pbuf_alloc>
 800f452:	6178      	str	r0, [r7, #20]
 800f454:	697b      	ldr	r3, [r7, #20]
 800f456:	2b00      	cmp	r3, #0
 800f458:	f000 814d 	beq.w	800f6f6 <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800f45c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f460:	68ba      	ldr	r2, [r7, #8]
 800f462:	441a      	add	r2, r3
 800f464:	697b      	ldr	r3, [r7, #20]
 800f466:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800f468:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f46c:	b29b      	uxth	r3, r3
 800f46e:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f472:	4619      	mov	r1, r3
 800f474:	2036      	movs	r0, #54	; 0x36
 800f476:	f7fa fda5 	bl	8009fc4 <pbuf_alloc>
 800f47a:	6338      	str	r0, [r7, #48]	; 0x30
 800f47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d103      	bne.n	800f48a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 800f482:	6978      	ldr	r0, [r7, #20]
 800f484:	f7fb f882 	bl	800a58c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 800f488:	e138      	b.n	800f6fc <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 800f48a:	6979      	ldr	r1, [r7, #20]
 800f48c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f48e:	f7fb f93f 	bl	800a710 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 800f492:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f494:	f7fb f902 	bl	800a69c <pbuf_clen>
 800f498:	4603      	mov	r3, r0
 800f49a:	461a      	mov	r2, r3
 800f49c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f4a0:	4413      	add	r3, r2
 800f4a2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800f4a6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f4aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f4ae:	d903      	bls.n	800f4b8 <tcp_write+0x420>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 800f4b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f4b2:	f7fb f86b 	bl	800a58c <pbuf_free>
      goto memerr;
 800f4b6:	e121      	b.n	800f6fc <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f4bc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f4c0:	441a      	add	r2, r3
 800f4c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f4c6:	9300      	str	r3, [sp, #0]
 800f4c8:	4613      	mov	r3, r2
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f4ce:	68f8      	ldr	r0, [r7, #12]
 800f4d0:	f7ff fc4e 	bl	800ed70 <tcp_create_segment>
 800f4d4:	64f8      	str	r0, [r7, #76]	; 0x4c
 800f4d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	f000 810e 	beq.w	800f6fa <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 800f4de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d102      	bne.n	800f4ea <tcp_write+0x452>
      queue = seg;
 800f4e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4e6:	647b      	str	r3, [r7, #68]	; 0x44
 800f4e8:	e00c      	b.n	800f504 <tcp_write+0x46c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800f4ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d106      	bne.n	800f4fe <tcp_write+0x466>
 800f4f0:	4b53      	ldr	r3, [pc, #332]	; (800f640 <tcp_write+0x5a8>)
 800f4f2:	f240 22ab 	movw	r2, #683	; 0x2ab
 800f4f6:	4956      	ldr	r1, [pc, #344]	; (800f650 <tcp_write+0x5b8>)
 800f4f8:	4853      	ldr	r0, [pc, #332]	; (800f648 <tcp_write+0x5b0>)
 800f4fa:	f004 f93b 	bl	8013774 <iprintf>
      prev_seg->next = seg;
 800f4fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f500:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f502:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 800f504:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f506:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 800f508:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f50c:	8b3b      	ldrh	r3, [r7, #24]
 800f50e:	4413      	add	r3, r2
 800f510:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 800f514:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f518:	88fb      	ldrh	r3, [r7, #6]
 800f51a:	429a      	cmp	r2, r3
 800f51c:	f4ff af3c 	bcc.w	800f398 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 800f520:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f522:	2b00      	cmp	r3, #0
 800f524:	d02c      	beq.n	800f580 <tcp_write+0x4e8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 800f526:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f528:	685b      	ldr	r3, [r3, #4]
 800f52a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f52c:	e01e      	b.n	800f56c <tcp_write+0x4d4>
      p->tot_len += oversize_used;
 800f52e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f530:	891a      	ldrh	r2, [r3, #8]
 800f532:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f534:	4413      	add	r3, r2
 800f536:	b29a      	uxth	r2, r3
 800f538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f53a:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 800f53c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d110      	bne.n	800f566 <tcp_write+0x4ce>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 800f544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f546:	685b      	ldr	r3, [r3, #4]
 800f548:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f54a:	8952      	ldrh	r2, [r2, #10]
 800f54c:	4413      	add	r3, r2
 800f54e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800f550:	68b9      	ldr	r1, [r7, #8]
 800f552:	4618      	mov	r0, r3
 800f554:	f004 f8f8 	bl	8013748 <memcpy>
        p->len += oversize_used;
 800f558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f55a:	895a      	ldrh	r2, [r3, #10]
 800f55c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f55e:	4413      	add	r3, r2
 800f560:	b29a      	uxth	r2, r3
 800f562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f564:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800f566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f56c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d1dd      	bne.n	800f52e <tcp_write+0x496>
      }
    }
    last_unsent->len += oversize_used;
 800f572:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f574:	891a      	ldrh	r2, [r3, #8]
 800f576:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f578:	4413      	add	r3, r2
 800f57a:	b29a      	uxth	r2, r3
 800f57c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f57e:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 800f580:	8a7a      	ldrh	r2, [r7, #18]
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 800f588:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d018      	beq.n	800f5c0 <tcp_write+0x528>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 800f58e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f590:	2b00      	cmp	r3, #0
 800f592:	d106      	bne.n	800f5a2 <tcp_write+0x50a>
 800f594:	4b2a      	ldr	r3, [pc, #168]	; (800f640 <tcp_write+0x5a8>)
 800f596:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 800f59a:	492e      	ldr	r1, [pc, #184]	; (800f654 <tcp_write+0x5bc>)
 800f59c:	482a      	ldr	r0, [pc, #168]	; (800f648 <tcp_write+0x5b0>)
 800f59e:	f004 f8e9 	bl	8013774 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 800f5a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5a4:	685b      	ldr	r3, [r3, #4]
 800f5a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	f7fb f8b1 	bl	800a710 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 800f5ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5b0:	891a      	ldrh	r2, [r3, #8]
 800f5b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5b4:	891b      	ldrh	r3, [r3, #8]
 800f5b6:	4413      	add	r3, r2
 800f5b8:	b29a      	uxth	r2, r3
 800f5ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5bc:	811a      	strh	r2, [r3, #8]
 800f5be:	e037      	b.n	800f630 <tcp_write+0x598>
  } else if (extendlen > 0) {
 800f5c0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d034      	beq.n	800f630 <tcp_write+0x598>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800f5c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d003      	beq.n	800f5d4 <tcp_write+0x53c>
 800f5cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5ce:	685b      	ldr	r3, [r3, #4]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d106      	bne.n	800f5e2 <tcp_write+0x54a>
 800f5d4:	4b1a      	ldr	r3, [pc, #104]	; (800f640 <tcp_write+0x5a8>)
 800f5d6:	f240 22e6 	movw	r2, #742	; 0x2e6
 800f5da:	491f      	ldr	r1, [pc, #124]	; (800f658 <tcp_write+0x5c0>)
 800f5dc:	481a      	ldr	r0, [pc, #104]	; (800f648 <tcp_write+0x5b0>)
 800f5de:	f004 f8c9 	bl	8013774 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f5e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5e4:	685b      	ldr	r3, [r3, #4]
 800f5e6:	62bb      	str	r3, [r7, #40]	; 0x28
 800f5e8:	e009      	b.n	800f5fe <tcp_write+0x566>
      p->tot_len += extendlen;
 800f5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5ec:	891a      	ldrh	r2, [r3, #8]
 800f5ee:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800f5f0:	4413      	add	r3, r2
 800f5f2:	b29a      	uxth	r2, r3
 800f5f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5f6:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	62bb      	str	r3, [r7, #40]	; 0x28
 800f5fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d1f1      	bne.n	800f5ea <tcp_write+0x552>
    }
    p->tot_len += extendlen;
 800f606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f608:	891a      	ldrh	r2, [r3, #8]
 800f60a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800f60c:	4413      	add	r3, r2
 800f60e:	b29a      	uxth	r2, r3
 800f610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f612:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 800f614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f616:	895a      	ldrh	r2, [r3, #10]
 800f618:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800f61a:	4413      	add	r3, r2
 800f61c:	b29a      	uxth	r2, r3
 800f61e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f620:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 800f622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f624:	891a      	ldrh	r2, [r3, #8]
 800f626:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800f628:	4413      	add	r3, r2
 800f62a:	b29a      	uxth	r2, r3
 800f62c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f62e:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 800f630:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f632:	2b00      	cmp	r3, #0
 800f634:	d112      	bne.n	800f65c <tcp_write+0x5c4>
    pcb->unsent = queue;
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f63a:	66da      	str	r2, [r3, #108]	; 0x6c
 800f63c:	e011      	b.n	800f662 <tcp_write+0x5ca>
 800f63e:	bf00      	nop
 800f640:	0801604c 	.word	0x0801604c
 800f644:	080162ec 	.word	0x080162ec
 800f648:	080160a0 	.word	0x080160a0
 800f64c:	0801632c 	.word	0x0801632c
 800f650:	0801633c 	.word	0x0801633c
 800f654:	08016350 	.word	0x08016350
 800f658:	08016388 	.word	0x08016388
  } else {
    last_unsent->next = queue;
 800f65c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f65e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f660:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f666:	88fb      	ldrh	r3, [r7, #6]
 800f668:	441a      	add	r2, r3
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800f674:	88fb      	ldrh	r3, [r7, #6]
 800f676:	1ad3      	subs	r3, r2, r3
 800f678:	b29a      	uxth	r2, r3
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800f686:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f690:	2b00      	cmp	r3, #0
 800f692:	d00e      	beq.n	800f6b2 <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d10a      	bne.n	800f6b2 <tcp_write+0x61a>
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d106      	bne.n	800f6b2 <tcp_write+0x61a>
 800f6a4:	4b2c      	ldr	r3, [pc, #176]	; (800f758 <tcp_write+0x6c0>)
 800f6a6:	f240 3212 	movw	r2, #786	; 0x312
 800f6aa:	492c      	ldr	r1, [pc, #176]	; (800f75c <tcp_write+0x6c4>)
 800f6ac:	482c      	ldr	r0, [pc, #176]	; (800f760 <tcp_write+0x6c8>)
 800f6ae:	f004 f861 	bl	8013774 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 800f6b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d016      	beq.n	800f6e6 <tcp_write+0x64e>
 800f6b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6ba:	68db      	ldr	r3, [r3, #12]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d012      	beq.n	800f6e6 <tcp_write+0x64e>
 800f6c0:	797b      	ldrb	r3, [r7, #5]
 800f6c2:	f003 0302 	and.w	r3, r3, #2
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d10d      	bne.n	800f6e6 <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 800f6ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6cc:	68db      	ldr	r3, [r3, #12]
 800f6ce:	899b      	ldrh	r3, [r3, #12]
 800f6d0:	b29c      	uxth	r4, r3
 800f6d2:	2008      	movs	r0, #8
 800f6d4:	f7f9 fc96 	bl	8009004 <lwip_htons>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	461a      	mov	r2, r3
 800f6dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6de:	68db      	ldr	r3, [r3, #12]
 800f6e0:	4322      	orrs	r2, r4
 800f6e2:	b292      	uxth	r2, r2
 800f6e4:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	e031      	b.n	800f74e <tcp_write+0x6b6>
          goto memerr;
 800f6ea:	bf00      	nop
 800f6ec:	e006      	b.n	800f6fc <tcp_write+0x664>
            goto memerr;
 800f6ee:	bf00      	nop
 800f6f0:	e004      	b.n	800f6fc <tcp_write+0x664>
        goto memerr;
 800f6f2:	bf00      	nop
 800f6f4:	e002      	b.n	800f6fc <tcp_write+0x664>
        goto memerr;
 800f6f6:	bf00      	nop
 800f6f8:	e000      	b.n	800f6fc <tcp_write+0x664>
      goto memerr;
 800f6fa:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	8b5b      	ldrh	r3, [r3, #26]
 800f700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f704:	b29a      	uxth	r2, r3
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 800f70a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d002      	beq.n	800f716 <tcp_write+0x67e>
    pbuf_free(concat_p);
 800f710:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800f712:	f7fa ff3b 	bl	800a58c <pbuf_free>
  }
  if (queue != NULL) {
 800f716:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d002      	beq.n	800f722 <tcp_write+0x68a>
    tcp_segs_free(queue);
 800f71c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f71e:	f7fc fb87 	bl	800be30 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d00e      	beq.n	800f74a <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f730:	2b00      	cmp	r3, #0
 800f732:	d10a      	bne.n	800f74a <tcp_write+0x6b2>
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d106      	bne.n	800f74a <tcp_write+0x6b2>
 800f73c:	4b06      	ldr	r3, [pc, #24]	; (800f758 <tcp_write+0x6c0>)
 800f73e:	f240 3227 	movw	r2, #807	; 0x327
 800f742:	4906      	ldr	r1, [pc, #24]	; (800f75c <tcp_write+0x6c4>)
 800f744:	4806      	ldr	r0, [pc, #24]	; (800f760 <tcp_write+0x6c8>)
 800f746:	f004 f815 	bl	8013774 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 800f74a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f74e:	4618      	mov	r0, r3
 800f750:	375c      	adds	r7, #92	; 0x5c
 800f752:	46bd      	mov	sp, r7
 800f754:	bd90      	pop	{r4, r7, pc}
 800f756:	bf00      	nop
 800f758:	0801604c 	.word	0x0801604c
 800f75c:	080163c0 	.word	0x080163c0
 800f760:	080160a0 	.word	0x080160a0

0800f764 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 800f764:	b590      	push	{r4, r7, lr}
 800f766:	b08b      	sub	sp, #44	; 0x2c
 800f768:	af02      	add	r7, sp, #8
 800f76a:	6078      	str	r0, [r7, #4]
 800f76c:	460b      	mov	r3, r1
 800f76e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 800f770:	2300      	movs	r3, #0
 800f772:	61fb      	str	r3, [r7, #28]
 800f774:	2300      	movs	r3, #0
 800f776:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800f778:	2300      	movs	r3, #0
 800f77a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d106      	bne.n	800f790 <tcp_split_unsent_seg+0x2c>
 800f782:	4b95      	ldr	r3, [pc, #596]	; (800f9d8 <tcp_split_unsent_seg+0x274>)
 800f784:	f240 324b 	movw	r2, #843	; 0x34b
 800f788:	4994      	ldr	r1, [pc, #592]	; (800f9dc <tcp_split_unsent_seg+0x278>)
 800f78a:	4895      	ldr	r0, [pc, #596]	; (800f9e0 <tcp_split_unsent_seg+0x27c>)
 800f78c:	f003 fff2 	bl	8013774 <iprintf>

  useg = pcb->unsent;
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f794:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d102      	bne.n	800f7a2 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 800f79c:	f04f 33ff 	mov.w	r3, #4294967295
 800f7a0:	e116      	b.n	800f9d0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 800f7a2:	887b      	ldrh	r3, [r7, #2]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d109      	bne.n	800f7bc <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800f7a8:	4b8b      	ldr	r3, [pc, #556]	; (800f9d8 <tcp_split_unsent_seg+0x274>)
 800f7aa:	f240 3253 	movw	r2, #851	; 0x353
 800f7ae:	498d      	ldr	r1, [pc, #564]	; (800f9e4 <tcp_split_unsent_seg+0x280>)
 800f7b0:	488b      	ldr	r0, [pc, #556]	; (800f9e0 <tcp_split_unsent_seg+0x27c>)
 800f7b2:	f003 ffdf 	bl	8013774 <iprintf>
    return ERR_VAL;
 800f7b6:	f06f 0305 	mvn.w	r3, #5
 800f7ba:	e109      	b.n	800f9d0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 800f7bc:	697b      	ldr	r3, [r7, #20]
 800f7be:	891b      	ldrh	r3, [r3, #8]
 800f7c0:	887a      	ldrh	r2, [r7, #2]
 800f7c2:	429a      	cmp	r2, r3
 800f7c4:	d301      	bcc.n	800f7ca <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	e102      	b.n	800f9d0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f7ce:	887a      	ldrh	r2, [r7, #2]
 800f7d0:	429a      	cmp	r2, r3
 800f7d2:	d906      	bls.n	800f7e2 <tcp_split_unsent_seg+0x7e>
 800f7d4:	4b80      	ldr	r3, [pc, #512]	; (800f9d8 <tcp_split_unsent_seg+0x274>)
 800f7d6:	f240 325b 	movw	r2, #859	; 0x35b
 800f7da:	4983      	ldr	r1, [pc, #524]	; (800f9e8 <tcp_split_unsent_seg+0x284>)
 800f7dc:	4880      	ldr	r0, [pc, #512]	; (800f9e0 <tcp_split_unsent_seg+0x27c>)
 800f7de:	f003 ffc9 	bl	8013774 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800f7e2:	697b      	ldr	r3, [r7, #20]
 800f7e4:	891b      	ldrh	r3, [r3, #8]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d106      	bne.n	800f7f8 <tcp_split_unsent_seg+0x94>
 800f7ea:	4b7b      	ldr	r3, [pc, #492]	; (800f9d8 <tcp_split_unsent_seg+0x274>)
 800f7ec:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800f7f0:	497e      	ldr	r1, [pc, #504]	; (800f9ec <tcp_split_unsent_seg+0x288>)
 800f7f2:	487b      	ldr	r0, [pc, #492]	; (800f9e0 <tcp_split_unsent_seg+0x27c>)
 800f7f4:	f003 ffbe 	bl	8013774 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	7a9b      	ldrb	r3, [r3, #10]
 800f7fc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800f7fe:	7bfb      	ldrb	r3, [r7, #15]
 800f800:	009b      	lsls	r3, r3, #2
 800f802:	b2db      	uxtb	r3, r3
 800f804:	f003 0304 	and.w	r3, r3, #4
 800f808:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 800f80a:	697b      	ldr	r3, [r7, #20]
 800f80c:	891a      	ldrh	r2, [r3, #8]
 800f80e:	887b      	ldrh	r3, [r7, #2]
 800f810:	1ad3      	subs	r3, r2, r3
 800f812:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800f814:	7bbb      	ldrb	r3, [r7, #14]
 800f816:	b29a      	uxth	r2, r3
 800f818:	89bb      	ldrh	r3, [r7, #12]
 800f81a:	4413      	add	r3, r2
 800f81c:	b29b      	uxth	r3, r3
 800f81e:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f822:	4619      	mov	r1, r3
 800f824:	2036      	movs	r0, #54	; 0x36
 800f826:	f7fa fbcd 	bl	8009fc4 <pbuf_alloc>
 800f82a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800f82c:	693b      	ldr	r3, [r7, #16]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	f000 80b7 	beq.w	800f9a2 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 800f834:	697b      	ldr	r3, [r7, #20]
 800f836:	685b      	ldr	r3, [r3, #4]
 800f838:	891a      	ldrh	r2, [r3, #8]
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	891b      	ldrh	r3, [r3, #8]
 800f83e:	1ad3      	subs	r3, r2, r3
 800f840:	b29a      	uxth	r2, r3
 800f842:	887b      	ldrh	r3, [r7, #2]
 800f844:	4413      	add	r3, r2
 800f846:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f848:	697b      	ldr	r3, [r7, #20]
 800f84a:	6858      	ldr	r0, [r3, #4]
 800f84c:	693b      	ldr	r3, [r7, #16]
 800f84e:	685a      	ldr	r2, [r3, #4]
 800f850:	7bbb      	ldrb	r3, [r7, #14]
 800f852:	18d1      	adds	r1, r2, r3
 800f854:	897b      	ldrh	r3, [r7, #10]
 800f856:	89ba      	ldrh	r2, [r7, #12]
 800f858:	f7fb f882 	bl	800a960 <pbuf_copy_partial>
 800f85c:	4603      	mov	r3, r0
 800f85e:	461a      	mov	r2, r3
 800f860:	89bb      	ldrh	r3, [r7, #12]
 800f862:	4293      	cmp	r3, r2
 800f864:	f040 809f 	bne.w	800f9a6 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	68db      	ldr	r3, [r3, #12]
 800f86c:	899b      	ldrh	r3, [r3, #12]
 800f86e:	b29b      	uxth	r3, r3
 800f870:	4618      	mov	r0, r3
 800f872:	f7f9 fbc7 	bl	8009004 <lwip_htons>
 800f876:	4603      	mov	r3, r0
 800f878:	b2db      	uxtb	r3, r3
 800f87a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f87e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 800f880:	2300      	movs	r3, #0
 800f882:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 800f884:	7efb      	ldrb	r3, [r7, #27]
 800f886:	f003 0308 	and.w	r3, r3, #8
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d007      	beq.n	800f89e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 800f88e:	7efb      	ldrb	r3, [r7, #27]
 800f890:	f023 0308 	bic.w	r3, r3, #8
 800f894:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 800f896:	7ebb      	ldrb	r3, [r7, #26]
 800f898:	f043 0308 	orr.w	r3, r3, #8
 800f89c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 800f89e:	7efb      	ldrb	r3, [r7, #27]
 800f8a0:	f003 0301 	and.w	r3, r3, #1
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d007      	beq.n	800f8b8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 800f8a8:	7efb      	ldrb	r3, [r7, #27]
 800f8aa:	f023 0301 	bic.w	r3, r3, #1
 800f8ae:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 800f8b0:	7ebb      	ldrb	r3, [r7, #26]
 800f8b2:	f043 0301 	orr.w	r3, r3, #1
 800f8b6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800f8b8:	697b      	ldr	r3, [r7, #20]
 800f8ba:	68db      	ldr	r3, [r3, #12]
 800f8bc:	685b      	ldr	r3, [r3, #4]
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f7f9 fbb5 	bl	800902e <lwip_htonl>
 800f8c4:	4602      	mov	r2, r0
 800f8c6:	887b      	ldrh	r3, [r7, #2]
 800f8c8:	18d1      	adds	r1, r2, r3
 800f8ca:	7eba      	ldrb	r2, [r7, #26]
 800f8cc:	7bfb      	ldrb	r3, [r7, #15]
 800f8ce:	9300      	str	r3, [sp, #0]
 800f8d0:	460b      	mov	r3, r1
 800f8d2:	6939      	ldr	r1, [r7, #16]
 800f8d4:	6878      	ldr	r0, [r7, #4]
 800f8d6:	f7ff fa4b 	bl	800ed70 <tcp_create_segment>
 800f8da:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 800f8dc:	69fb      	ldr	r3, [r7, #28]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d063      	beq.n	800f9aa <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	685b      	ldr	r3, [r3, #4]
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	f7fa fed8 	bl	800a69c <pbuf_clen>
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	461a      	mov	r2, r3
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f8f6:	1a9b      	subs	r3, r3, r2
 800f8f8:	b29a      	uxth	r2, r3
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f900:	697b      	ldr	r3, [r7, #20]
 800f902:	6858      	ldr	r0, [r3, #4]
 800f904:	697b      	ldr	r3, [r7, #20]
 800f906:	685b      	ldr	r3, [r3, #4]
 800f908:	891a      	ldrh	r2, [r3, #8]
 800f90a:	89bb      	ldrh	r3, [r7, #12]
 800f90c:	1ad3      	subs	r3, r2, r3
 800f90e:	b29b      	uxth	r3, r3
 800f910:	4619      	mov	r1, r3
 800f912:	f7fa fcb5 	bl	800a280 <pbuf_realloc>
  useg->len -= remainder;
 800f916:	697b      	ldr	r3, [r7, #20]
 800f918:	891a      	ldrh	r2, [r3, #8]
 800f91a:	89bb      	ldrh	r3, [r7, #12]
 800f91c:	1ad3      	subs	r3, r2, r3
 800f91e:	b29a      	uxth	r2, r3
 800f920:	697b      	ldr	r3, [r7, #20]
 800f922:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f924:	697b      	ldr	r3, [r7, #20]
 800f926:	68db      	ldr	r3, [r3, #12]
 800f928:	899b      	ldrh	r3, [r3, #12]
 800f92a:	b29c      	uxth	r4, r3
 800f92c:	7efb      	ldrb	r3, [r7, #27]
 800f92e:	b29b      	uxth	r3, r3
 800f930:	4618      	mov	r0, r3
 800f932:	f7f9 fb67 	bl	8009004 <lwip_htons>
 800f936:	4603      	mov	r3, r0
 800f938:	461a      	mov	r2, r3
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	68db      	ldr	r3, [r3, #12]
 800f93e:	4322      	orrs	r2, r4
 800f940:	b292      	uxth	r2, r2
 800f942:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800f944:	697b      	ldr	r3, [r7, #20]
 800f946:	685b      	ldr	r3, [r3, #4]
 800f948:	4618      	mov	r0, r3
 800f94a:	f7fa fea7 	bl	800a69c <pbuf_clen>
 800f94e:	4603      	mov	r3, r0
 800f950:	461a      	mov	r2, r3
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f958:	4413      	add	r3, r2
 800f95a:	b29a      	uxth	r2, r3
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f962:	69fb      	ldr	r3, [r7, #28]
 800f964:	685b      	ldr	r3, [r3, #4]
 800f966:	4618      	mov	r0, r3
 800f968:	f7fa fe98 	bl	800a69c <pbuf_clen>
 800f96c:	4603      	mov	r3, r0
 800f96e:	461a      	mov	r2, r3
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f976:	4413      	add	r3, r2
 800f978:	b29a      	uxth	r2, r3
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 800f980:	697b      	ldr	r3, [r7, #20]
 800f982:	681a      	ldr	r2, [r3, #0]
 800f984:	69fb      	ldr	r3, [r7, #28]
 800f986:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 800f988:	697b      	ldr	r3, [r7, #20]
 800f98a:	69fa      	ldr	r2, [r7, #28]
 800f98c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 800f98e:	69fb      	ldr	r3, [r7, #28]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d103      	bne.n	800f99e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2200      	movs	r2, #0
 800f99a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 800f99e:	2300      	movs	r3, #0
 800f9a0:	e016      	b.n	800f9d0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 800f9a2:	bf00      	nop
 800f9a4:	e002      	b.n	800f9ac <tcp_split_unsent_seg+0x248>
    goto memerr;
 800f9a6:	bf00      	nop
 800f9a8:	e000      	b.n	800f9ac <tcp_split_unsent_seg+0x248>
    goto memerr;
 800f9aa:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 800f9ac:	69fb      	ldr	r3, [r7, #28]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d006      	beq.n	800f9c0 <tcp_split_unsent_seg+0x25c>
 800f9b2:	4b09      	ldr	r3, [pc, #36]	; (800f9d8 <tcp_split_unsent_seg+0x274>)
 800f9b4:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800f9b8:	490d      	ldr	r1, [pc, #52]	; (800f9f0 <tcp_split_unsent_seg+0x28c>)
 800f9ba:	4809      	ldr	r0, [pc, #36]	; (800f9e0 <tcp_split_unsent_seg+0x27c>)
 800f9bc:	f003 feda 	bl	8013774 <iprintf>
  if (p != NULL) {
 800f9c0:	693b      	ldr	r3, [r7, #16]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d002      	beq.n	800f9cc <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 800f9c6:	6938      	ldr	r0, [r7, #16]
 800f9c8:	f7fa fde0 	bl	800a58c <pbuf_free>
  }

  return ERR_MEM;
 800f9cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	3724      	adds	r7, #36	; 0x24
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	bd90      	pop	{r4, r7, pc}
 800f9d8:	0801604c 	.word	0x0801604c
 800f9dc:	080163e0 	.word	0x080163e0
 800f9e0:	080160a0 	.word	0x080160a0
 800f9e4:	08016404 	.word	0x08016404
 800f9e8:	08016428 	.word	0x08016428
 800f9ec:	08016438 	.word	0x08016438
 800f9f0:	08016448 	.word	0x08016448

0800f9f4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800f9f4:	b590      	push	{r4, r7, lr}
 800f9f6:	b085      	sub	sp, #20
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d106      	bne.n	800fa10 <tcp_send_fin+0x1c>
 800fa02:	4b21      	ldr	r3, [pc, #132]	; (800fa88 <tcp_send_fin+0x94>)
 800fa04:	f240 32eb 	movw	r2, #1003	; 0x3eb
 800fa08:	4920      	ldr	r1, [pc, #128]	; (800fa8c <tcp_send_fin+0x98>)
 800fa0a:	4821      	ldr	r0, [pc, #132]	; (800fa90 <tcp_send_fin+0x9c>)
 800fa0c:	f003 feb2 	bl	8013774 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d02e      	beq.n	800fa76 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fa1c:	60fb      	str	r3, [r7, #12]
 800fa1e:	e002      	b.n	800fa26 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d1f8      	bne.n	800fa20 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	68db      	ldr	r3, [r3, #12]
 800fa32:	899b      	ldrh	r3, [r3, #12]
 800fa34:	b29b      	uxth	r3, r3
 800fa36:	4618      	mov	r0, r3
 800fa38:	f7f9 fae4 	bl	8009004 <lwip_htons>
 800fa3c:	4603      	mov	r3, r0
 800fa3e:	b2db      	uxtb	r3, r3
 800fa40:	f003 0307 	and.w	r3, r3, #7
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d116      	bne.n	800fa76 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	68db      	ldr	r3, [r3, #12]
 800fa4c:	899b      	ldrh	r3, [r3, #12]
 800fa4e:	b29c      	uxth	r4, r3
 800fa50:	2001      	movs	r0, #1
 800fa52:	f7f9 fad7 	bl	8009004 <lwip_htons>
 800fa56:	4603      	mov	r3, r0
 800fa58:	461a      	mov	r2, r3
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	68db      	ldr	r3, [r3, #12]
 800fa5e:	4322      	orrs	r2, r4
 800fa60:	b292      	uxth	r2, r2
 800fa62:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	8b5b      	ldrh	r3, [r3, #26]
 800fa68:	f043 0320 	orr.w	r3, r3, #32
 800fa6c:	b29a      	uxth	r2, r3
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 800fa72:	2300      	movs	r3, #0
 800fa74:	e004      	b.n	800fa80 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800fa76:	2101      	movs	r1, #1
 800fa78:	6878      	ldr	r0, [r7, #4]
 800fa7a:	f000 f80b 	bl	800fa94 <tcp_enqueue_flags>
 800fa7e:	4603      	mov	r3, r0
}
 800fa80:	4618      	mov	r0, r3
 800fa82:	3714      	adds	r7, #20
 800fa84:	46bd      	mov	sp, r7
 800fa86:	bd90      	pop	{r4, r7, pc}
 800fa88:	0801604c 	.word	0x0801604c
 800fa8c:	08016454 	.word	0x08016454
 800fa90:	080160a0 	.word	0x080160a0

0800fa94 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b08a      	sub	sp, #40	; 0x28
 800fa98:	af02      	add	r7, sp, #8
 800fa9a:	6078      	str	r0, [r7, #4]
 800fa9c:	460b      	mov	r3, r1
 800fa9e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800faa0:	2300      	movs	r3, #0
 800faa2:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800faa4:	2300      	movs	r3, #0
 800faa6:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800faa8:	78fb      	ldrb	r3, [r7, #3]
 800faaa:	f003 0303 	and.w	r3, r3, #3
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d106      	bne.n	800fac0 <tcp_enqueue_flags+0x2c>
 800fab2:	4b67      	ldr	r3, [pc, #412]	; (800fc50 <tcp_enqueue_flags+0x1bc>)
 800fab4:	f240 4211 	movw	r2, #1041	; 0x411
 800fab8:	4966      	ldr	r1, [pc, #408]	; (800fc54 <tcp_enqueue_flags+0x1c0>)
 800faba:	4867      	ldr	r0, [pc, #412]	; (800fc58 <tcp_enqueue_flags+0x1c4>)
 800fabc:	f003 fe5a 	bl	8013774 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d106      	bne.n	800fad4 <tcp_enqueue_flags+0x40>
 800fac6:	4b62      	ldr	r3, [pc, #392]	; (800fc50 <tcp_enqueue_flags+0x1bc>)
 800fac8:	f240 4213 	movw	r2, #1043	; 0x413
 800facc:	4963      	ldr	r1, [pc, #396]	; (800fc5c <tcp_enqueue_flags+0x1c8>)
 800face:	4862      	ldr	r0, [pc, #392]	; (800fc58 <tcp_enqueue_flags+0x1c4>)
 800fad0:	f003 fe50 	bl	8013774 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 800fad4:	78fb      	ldrb	r3, [r7, #3]
 800fad6:	f003 0302 	and.w	r3, r3, #2
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d001      	beq.n	800fae2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 800fade:	2301      	movs	r3, #1
 800fae0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800fae2:	7ffb      	ldrb	r3, [r7, #31]
 800fae4:	009b      	lsls	r3, r3, #2
 800fae6:	b2db      	uxtb	r3, r3
 800fae8:	f003 0304 	and.w	r3, r3, #4
 800faec:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800faee:	7dfb      	ldrb	r3, [r7, #23]
 800faf0:	b29b      	uxth	r3, r3
 800faf2:	f44f 7220 	mov.w	r2, #640	; 0x280
 800faf6:	4619      	mov	r1, r3
 800faf8:	2036      	movs	r0, #54	; 0x36
 800fafa:	f7fa fa63 	bl	8009fc4 <pbuf_alloc>
 800fafe:	6138      	str	r0, [r7, #16]
 800fb00:	693b      	ldr	r3, [r7, #16]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d109      	bne.n	800fb1a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	8b5b      	ldrh	r3, [r3, #26]
 800fb0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb0e:	b29a      	uxth	r2, r3
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800fb14:	f04f 33ff 	mov.w	r3, #4294967295
 800fb18:	e095      	b.n	800fc46 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800fb1a:	693b      	ldr	r3, [r7, #16]
 800fb1c:	895a      	ldrh	r2, [r3, #10]
 800fb1e:	7dfb      	ldrb	r3, [r7, #23]
 800fb20:	b29b      	uxth	r3, r3
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d206      	bcs.n	800fb34 <tcp_enqueue_flags+0xa0>
 800fb26:	4b4a      	ldr	r3, [pc, #296]	; (800fc50 <tcp_enqueue_flags+0x1bc>)
 800fb28:	f240 4239 	movw	r2, #1081	; 0x439
 800fb2c:	494c      	ldr	r1, [pc, #304]	; (800fc60 <tcp_enqueue_flags+0x1cc>)
 800fb2e:	484a      	ldr	r0, [pc, #296]	; (800fc58 <tcp_enqueue_flags+0x1c4>)
 800fb30:	f003 fe20 	bl	8013774 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800fb38:	78fa      	ldrb	r2, [r7, #3]
 800fb3a:	7ffb      	ldrb	r3, [r7, #31]
 800fb3c:	9300      	str	r3, [sp, #0]
 800fb3e:	460b      	mov	r3, r1
 800fb40:	6939      	ldr	r1, [r7, #16]
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f7ff f914 	bl	800ed70 <tcp_create_segment>
 800fb48:	60f8      	str	r0, [r7, #12]
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d109      	bne.n	800fb64 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	8b5b      	ldrh	r3, [r3, #26]
 800fb54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb58:	b29a      	uxth	r2, r3
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800fb5e:	f04f 33ff 	mov.w	r3, #4294967295
 800fb62:	e070      	b.n	800fc46 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	68db      	ldr	r3, [r3, #12]
 800fb68:	f003 0303 	and.w	r3, r3, #3
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d006      	beq.n	800fb7e <tcp_enqueue_flags+0xea>
 800fb70:	4b37      	ldr	r3, [pc, #220]	; (800fc50 <tcp_enqueue_flags+0x1bc>)
 800fb72:	f240 4242 	movw	r2, #1090	; 0x442
 800fb76:	493b      	ldr	r1, [pc, #236]	; (800fc64 <tcp_enqueue_flags+0x1d0>)
 800fb78:	4837      	ldr	r0, [pc, #220]	; (800fc58 <tcp_enqueue_flags+0x1c4>)
 800fb7a:	f003 fdfb 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	891b      	ldrh	r3, [r3, #8]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d006      	beq.n	800fb94 <tcp_enqueue_flags+0x100>
 800fb86:	4b32      	ldr	r3, [pc, #200]	; (800fc50 <tcp_enqueue_flags+0x1bc>)
 800fb88:	f240 4243 	movw	r2, #1091	; 0x443
 800fb8c:	4936      	ldr	r1, [pc, #216]	; (800fc68 <tcp_enqueue_flags+0x1d4>)
 800fb8e:	4832      	ldr	r0, [pc, #200]	; (800fc58 <tcp_enqueue_flags+0x1c4>)
 800fb90:	f003 fdf0 	bl	8013774 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d103      	bne.n	800fba4 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	68fa      	ldr	r2, [r7, #12]
 800fba0:	66da      	str	r2, [r3, #108]	; 0x6c
 800fba2:	e00d      	b.n	800fbc0 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fba8:	61bb      	str	r3, [r7, #24]
 800fbaa:	e002      	b.n	800fbb2 <tcp_enqueue_flags+0x11e>
 800fbac:	69bb      	ldr	r3, [r7, #24]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	61bb      	str	r3, [r7, #24]
 800fbb2:	69bb      	ldr	r3, [r7, #24]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d1f8      	bne.n	800fbac <tcp_enqueue_flags+0x118>
    useg->next = seg;
 800fbba:	69bb      	ldr	r3, [r7, #24]
 800fbbc:	68fa      	ldr	r2, [r7, #12]
 800fbbe:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	2200      	movs	r2, #0
 800fbc4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800fbc8:	78fb      	ldrb	r3, [r7, #3]
 800fbca:	f003 0302 	and.w	r3, r3, #2
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d104      	bne.n	800fbdc <tcp_enqueue_flags+0x148>
 800fbd2:	78fb      	ldrb	r3, [r7, #3]
 800fbd4:	f003 0301 	and.w	r3, r3, #1
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d004      	beq.n	800fbe6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbe0:	1c5a      	adds	r2, r3, #1
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800fbe6:	78fb      	ldrb	r3, [r7, #3]
 800fbe8:	f003 0301 	and.w	r3, r3, #1
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d006      	beq.n	800fbfe <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	8b5b      	ldrh	r3, [r3, #26]
 800fbf4:	f043 0320 	orr.w	r3, r3, #32
 800fbf8:	b29a      	uxth	r2, r3
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	685b      	ldr	r3, [r3, #4]
 800fc02:	4618      	mov	r0, r3
 800fc04:	f7fa fd4a 	bl	800a69c <pbuf_clen>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	461a      	mov	r2, r3
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fc12:	4413      	add	r3, r2
 800fc14:	b29a      	uxth	r2, r3
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d00e      	beq.n	800fc44 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d10a      	bne.n	800fc44 <tcp_enqueue_flags+0x1b0>
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d106      	bne.n	800fc44 <tcp_enqueue_flags+0x1b0>
 800fc36:	4b06      	ldr	r3, [pc, #24]	; (800fc50 <tcp_enqueue_flags+0x1bc>)
 800fc38:	f240 4265 	movw	r2, #1125	; 0x465
 800fc3c:	490b      	ldr	r1, [pc, #44]	; (800fc6c <tcp_enqueue_flags+0x1d8>)
 800fc3e:	4806      	ldr	r0, [pc, #24]	; (800fc58 <tcp_enqueue_flags+0x1c4>)
 800fc40:	f003 fd98 	bl	8013774 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800fc44:	2300      	movs	r3, #0
}
 800fc46:	4618      	mov	r0, r3
 800fc48:	3720      	adds	r7, #32
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	bd80      	pop	{r7, pc}
 800fc4e:	bf00      	nop
 800fc50:	0801604c 	.word	0x0801604c
 800fc54:	08016470 	.word	0x08016470
 800fc58:	080160a0 	.word	0x080160a0
 800fc5c:	080164c8 	.word	0x080164c8
 800fc60:	080164e8 	.word	0x080164e8
 800fc64:	08016524 	.word	0x08016524
 800fc68:	0801653c 	.word	0x0801653c
 800fc6c:	08016568 	.word	0x08016568

0800fc70 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800fc70:	b5b0      	push	{r4, r5, r7, lr}
 800fc72:	b08a      	sub	sp, #40	; 0x28
 800fc74:	af00      	add	r7, sp, #0
 800fc76:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d106      	bne.n	800fc8c <tcp_output+0x1c>
 800fc7e:	4b9e      	ldr	r3, [pc, #632]	; (800fef8 <tcp_output+0x288>)
 800fc80:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800fc84:	499d      	ldr	r1, [pc, #628]	; (800fefc <tcp_output+0x28c>)
 800fc86:	489e      	ldr	r0, [pc, #632]	; (800ff00 <tcp_output+0x290>)
 800fc88:	f003 fd74 	bl	8013774 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	7d1b      	ldrb	r3, [r3, #20]
 800fc90:	2b01      	cmp	r3, #1
 800fc92:	d106      	bne.n	800fca2 <tcp_output+0x32>
 800fc94:	4b98      	ldr	r3, [pc, #608]	; (800fef8 <tcp_output+0x288>)
 800fc96:	f240 42e3 	movw	r2, #1251	; 0x4e3
 800fc9a:	499a      	ldr	r1, [pc, #616]	; (800ff04 <tcp_output+0x294>)
 800fc9c:	4898      	ldr	r0, [pc, #608]	; (800ff00 <tcp_output+0x290>)
 800fc9e:	f003 fd69 	bl	8013774 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800fca2:	4b99      	ldr	r3, [pc, #612]	; (800ff08 <tcp_output+0x298>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	687a      	ldr	r2, [r7, #4]
 800fca8:	429a      	cmp	r2, r3
 800fcaa:	d101      	bne.n	800fcb0 <tcp_output+0x40>
    return ERR_OK;
 800fcac:	2300      	movs	r3, #0
 800fcae:	e1ce      	b.n	801004e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	bf28      	it	cs
 800fcc0:	4613      	movcs	r3, r2
 800fcc2:	b29b      	uxth	r3, r3
 800fcc4:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fcca:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 800fccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d10b      	bne.n	800fcea <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	8b5b      	ldrh	r3, [r3, #26]
 800fcd6:	f003 0302 	and.w	r3, r3, #2
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	f000 81aa 	beq.w	8010034 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 800fce0:	6878      	ldr	r0, [r7, #4]
 800fce2:	f000 fdcb 	bl	801087c <tcp_send_empty_ack>
 800fce6:	4603      	mov	r3, r0
 800fce8:	e1b1      	b.n	801004e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800fcea:	6879      	ldr	r1, [r7, #4]
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	3304      	adds	r3, #4
 800fcf0:	461a      	mov	r2, r3
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	f7ff f820 	bl	800ed38 <tcp_route>
 800fcf8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d102      	bne.n	800fd06 <tcp_output+0x96>
    return ERR_RTE;
 800fd00:	f06f 0303 	mvn.w	r3, #3
 800fd04:	e1a3      	b.n	801004e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d003      	beq.n	800fd14 <tcp_output+0xa4>
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d111      	bne.n	800fd38 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800fd14:	697b      	ldr	r3, [r7, #20]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d002      	beq.n	800fd20 <tcp_output+0xb0>
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	3304      	adds	r3, #4
 800fd1e:	e000      	b.n	800fd22 <tcp_output+0xb2>
 800fd20:	2300      	movs	r3, #0
 800fd22:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d102      	bne.n	800fd30 <tcp_output+0xc0>
      return ERR_RTE;
 800fd2a:	f06f 0303 	mvn.w	r3, #3
 800fd2e:	e18e      	b.n	801004e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800fd30:	693b      	ldr	r3, [r7, #16]
 800fd32:	681a      	ldr	r2, [r3, #0]
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800fd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd3a:	68db      	ldr	r3, [r3, #12]
 800fd3c:	685b      	ldr	r3, [r3, #4]
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f7f9 f975 	bl	800902e <lwip_htonl>
 800fd44:	4602      	mov	r2, r0
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd4a:	1ad3      	subs	r3, r2, r3
 800fd4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd4e:	8912      	ldrh	r2, [r2, #8]
 800fd50:	4413      	add	r3, r2
 800fd52:	69ba      	ldr	r2, [r7, #24]
 800fd54:	429a      	cmp	r2, r3
 800fd56:	d227      	bcs.n	800fda8 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fd5e:	461a      	mov	r2, r3
 800fd60:	69bb      	ldr	r3, [r7, #24]
 800fd62:	4293      	cmp	r3, r2
 800fd64:	d114      	bne.n	800fd90 <tcp_output+0x120>
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d110      	bne.n	800fd90 <tcp_output+0x120>
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d10b      	bne.n	800fd90 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2201      	movs	r2, #1
 800fd84:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	8b5b      	ldrh	r3, [r3, #26]
 800fd94:	f003 0302 	and.w	r3, r3, #2
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	f000 814d 	beq.w	8010038 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 800fd9e:	6878      	ldr	r0, [r7, #4]
 800fda0:	f000 fd6c 	bl	801087c <tcp_send_empty_ack>
 800fda4:	4603      	mov	r3, r0
 800fda6:	e152      	b.n	801004e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2200      	movs	r2, #0
 800fdac:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fdb4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800fdb6:	6a3b      	ldr	r3, [r7, #32]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	f000 811c 	beq.w	800fff6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 800fdbe:	e002      	b.n	800fdc6 <tcp_output+0x156>
 800fdc0:	6a3b      	ldr	r3, [r7, #32]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	623b      	str	r3, [r7, #32]
 800fdc6:	6a3b      	ldr	r3, [r7, #32]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d1f8      	bne.n	800fdc0 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 800fdce:	e112      	b.n	800fff6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800fdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdd2:	68db      	ldr	r3, [r3, #12]
 800fdd4:	899b      	ldrh	r3, [r3, #12]
 800fdd6:	b29b      	uxth	r3, r3
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f7f9 f913 	bl	8009004 <lwip_htons>
 800fdde:	4603      	mov	r3, r0
 800fde0:	b2db      	uxtb	r3, r3
 800fde2:	f003 0304 	and.w	r3, r3, #4
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d006      	beq.n	800fdf8 <tcp_output+0x188>
 800fdea:	4b43      	ldr	r3, [pc, #268]	; (800fef8 <tcp_output+0x288>)
 800fdec:	f240 5236 	movw	r2, #1334	; 0x536
 800fdf0:	4946      	ldr	r1, [pc, #280]	; (800ff0c <tcp_output+0x29c>)
 800fdf2:	4843      	ldr	r0, [pc, #268]	; (800ff00 <tcp_output+0x290>)
 800fdf4:	f003 fcbe 	bl	8013774 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d020      	beq.n	800fe42 <tcp_output+0x1d2>
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	8b5b      	ldrh	r3, [r3, #26]
 800fe04:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d11a      	bne.n	800fe42 <tcp_output+0x1d2>
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d00b      	beq.n	800fe2c <tcp_output+0x1bc>
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d111      	bne.n	800fe42 <tcp_output+0x1d2>
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe22:	891a      	ldrh	r2, [r3, #8]
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fe28:	429a      	cmp	r2, r3
 800fe2a:	d20a      	bcs.n	800fe42 <tcp_output+0x1d2>
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d005      	beq.n	800fe42 <tcp_output+0x1d2>
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fe3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800fe40:	d301      	bcc.n	800fe46 <tcp_output+0x1d6>
 800fe42:	2301      	movs	r3, #1
 800fe44:	e000      	b.n	800fe48 <tcp_output+0x1d8>
 800fe46:	2300      	movs	r3, #0
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d106      	bne.n	800fe5a <tcp_output+0x1ea>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	8b5b      	ldrh	r3, [r3, #26]
 800fe50:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	f000 80e3 	beq.w	8010020 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	7d1b      	ldrb	r3, [r3, #20]
 800fe5e:	2b02      	cmp	r3, #2
 800fe60:	d00d      	beq.n	800fe7e <tcp_output+0x20e>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800fe62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe64:	68db      	ldr	r3, [r3, #12]
 800fe66:	899b      	ldrh	r3, [r3, #12]
 800fe68:	b29c      	uxth	r4, r3
 800fe6a:	2010      	movs	r0, #16
 800fe6c:	f7f9 f8ca 	bl	8009004 <lwip_htons>
 800fe70:	4603      	mov	r3, r0
 800fe72:	461a      	mov	r2, r3
 800fe74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe76:	68db      	ldr	r3, [r3, #12]
 800fe78:	4322      	orrs	r2, r4
 800fe7a:	b292      	uxth	r2, r2
 800fe7c:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 800fe7e:	697a      	ldr	r2, [r7, #20]
 800fe80:	6879      	ldr	r1, [r7, #4]
 800fe82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fe84:	f000 f908 	bl	8010098 <tcp_output_segment>
 800fe88:	4603      	mov	r3, r0
 800fe8a:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800fe8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d009      	beq.n	800fea8 <tcp_output+0x238>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	8b5b      	ldrh	r3, [r3, #26]
 800fe98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fe9c:	b29a      	uxth	r2, r3
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	835a      	strh	r2, [r3, #26]
      return err;
 800fea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fea6:	e0d2      	b.n	801004e <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 800fea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800feaa:	681a      	ldr	r2, [r3, #0]
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	7d1b      	ldrb	r3, [r3, #20]
 800feb4:	2b02      	cmp	r3, #2
 800feb6:	d006      	beq.n	800fec6 <tcp_output+0x256>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	8b5b      	ldrh	r3, [r3, #26]
 800febc:	f023 0303 	bic.w	r3, r3, #3
 800fec0:	b29a      	uxth	r2, r3
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800fec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec8:	68db      	ldr	r3, [r3, #12]
 800feca:	685b      	ldr	r3, [r3, #4]
 800fecc:	4618      	mov	r0, r3
 800fece:	f7f9 f8ae 	bl	800902e <lwip_htonl>
 800fed2:	4604      	mov	r4, r0
 800fed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fed6:	891b      	ldrh	r3, [r3, #8]
 800fed8:	461d      	mov	r5, r3
 800feda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fedc:	68db      	ldr	r3, [r3, #12]
 800fede:	899b      	ldrh	r3, [r3, #12]
 800fee0:	b29b      	uxth	r3, r3
 800fee2:	4618      	mov	r0, r3
 800fee4:	f7f9 f88e 	bl	8009004 <lwip_htons>
 800fee8:	4603      	mov	r3, r0
 800feea:	b2db      	uxtb	r3, r3
 800feec:	f003 0303 	and.w	r3, r3, #3
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d00d      	beq.n	800ff10 <tcp_output+0x2a0>
 800fef4:	2301      	movs	r3, #1
 800fef6:	e00c      	b.n	800ff12 <tcp_output+0x2a2>
 800fef8:	0801604c 	.word	0x0801604c
 800fefc:	08016590 	.word	0x08016590
 800ff00:	080160a0 	.word	0x080160a0
 800ff04:	080165a8 	.word	0x080165a8
 800ff08:	2001d0b0 	.word	0x2001d0b0
 800ff0c:	080165d0 	.word	0x080165d0
 800ff10:	2300      	movs	r3, #0
 800ff12:	442b      	add	r3, r5
 800ff14:	4423      	add	r3, r4
 800ff16:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	1ad3      	subs	r3, r2, r3
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	da02      	bge.n	800ff2a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	68ba      	ldr	r2, [r7, #8]
 800ff28:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800ff2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff2c:	891b      	ldrh	r3, [r3, #8]
 800ff2e:	461c      	mov	r4, r3
 800ff30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff32:	68db      	ldr	r3, [r3, #12]
 800ff34:	899b      	ldrh	r3, [r3, #12]
 800ff36:	b29b      	uxth	r3, r3
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f7f9 f863 	bl	8009004 <lwip_htons>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	b2db      	uxtb	r3, r3
 800ff42:	f003 0303 	and.w	r3, r3, #3
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d001      	beq.n	800ff4e <tcp_output+0x2de>
 800ff4a:	2301      	movs	r3, #1
 800ff4c:	e000      	b.n	800ff50 <tcp_output+0x2e0>
 800ff4e:	2300      	movs	r3, #0
 800ff50:	4423      	add	r3, r4
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d049      	beq.n	800ffea <tcp_output+0x37a>
      seg->next = NULL;
 800ff56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff58:	2200      	movs	r2, #0
 800ff5a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d105      	bne.n	800ff70 <tcp_output+0x300>
        pcb->unacked = seg;
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff68:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 800ff6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff6c:	623b      	str	r3, [r7, #32]
 800ff6e:	e03f      	b.n	800fff0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800ff70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff72:	68db      	ldr	r3, [r3, #12]
 800ff74:	685b      	ldr	r3, [r3, #4]
 800ff76:	4618      	mov	r0, r3
 800ff78:	f7f9 f859 	bl	800902e <lwip_htonl>
 800ff7c:	4604      	mov	r4, r0
 800ff7e:	6a3b      	ldr	r3, [r7, #32]
 800ff80:	68db      	ldr	r3, [r3, #12]
 800ff82:	685b      	ldr	r3, [r3, #4]
 800ff84:	4618      	mov	r0, r3
 800ff86:	f7f9 f852 	bl	800902e <lwip_htonl>
 800ff8a:	4603      	mov	r3, r0
 800ff8c:	1ae3      	subs	r3, r4, r3
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	da24      	bge.n	800ffdc <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	3370      	adds	r3, #112	; 0x70
 800ff96:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800ff98:	e002      	b.n	800ffa0 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 800ff9a:	69fb      	ldr	r3, [r7, #28]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800ffa0:	69fb      	ldr	r3, [r7, #28]
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d011      	beq.n	800ffcc <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800ffa8:	69fb      	ldr	r3, [r7, #28]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	68db      	ldr	r3, [r3, #12]
 800ffae:	685b      	ldr	r3, [r3, #4]
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f7f9 f83c 	bl	800902e <lwip_htonl>
 800ffb6:	4604      	mov	r4, r0
 800ffb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffba:	68db      	ldr	r3, [r3, #12]
 800ffbc:	685b      	ldr	r3, [r3, #4]
 800ffbe:	4618      	mov	r0, r3
 800ffc0:	f7f9 f835 	bl	800902e <lwip_htonl>
 800ffc4:	4603      	mov	r3, r0
 800ffc6:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	dbe6      	blt.n	800ff9a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 800ffcc:	69fb      	ldr	r3, [r7, #28]
 800ffce:	681a      	ldr	r2, [r3, #0]
 800ffd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffd2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800ffd4:	69fb      	ldr	r3, [r7, #28]
 800ffd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ffd8:	601a      	str	r2, [r3, #0]
 800ffda:	e009      	b.n	800fff0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800ffdc:	6a3b      	ldr	r3, [r7, #32]
 800ffde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ffe0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800ffe2:	6a3b      	ldr	r3, [r7, #32]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	623b      	str	r3, [r7, #32]
 800ffe8:	e002      	b.n	800fff0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800ffea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ffec:	f7fb ff35 	bl	800be5a <tcp_seg_free>
    }
    seg = pcb->unsent;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fff4:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 800fff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d012      	beq.n	8010022 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800fffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fffe:	68db      	ldr	r3, [r3, #12]
 8010000:	685b      	ldr	r3, [r3, #4]
 8010002:	4618      	mov	r0, r3
 8010004:	f7f9 f813 	bl	800902e <lwip_htonl>
 8010008:	4602      	mov	r2, r0
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801000e:	1ad3      	subs	r3, r2, r3
 8010010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010012:	8912      	ldrh	r2, [r2, #8]
 8010014:	4413      	add	r3, r2
  while (seg != NULL &&
 8010016:	69ba      	ldr	r2, [r7, #24]
 8010018:	429a      	cmp	r2, r3
 801001a:	f4bf aed9 	bcs.w	800fdd0 <tcp_output+0x160>
 801001e:	e000      	b.n	8010022 <tcp_output+0x3b2>
      break;
 8010020:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010026:	2b00      	cmp	r3, #0
 8010028:	d108      	bne.n	801003c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2200      	movs	r2, #0
 801002e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8010032:	e004      	b.n	801003e <tcp_output+0x3ce>
    goto output_done;
 8010034:	bf00      	nop
 8010036:	e002      	b.n	801003e <tcp_output+0x3ce>
    goto output_done;
 8010038:	bf00      	nop
 801003a:	e000      	b.n	801003e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801003c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	8b5b      	ldrh	r3, [r3, #26]
 8010042:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010046:	b29a      	uxth	r2, r3
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801004c:	2300      	movs	r3, #0
}
 801004e:	4618      	mov	r0, r3
 8010050:	3728      	adds	r7, #40	; 0x28
 8010052:	46bd      	mov	sp, r7
 8010054:	bdb0      	pop	{r4, r5, r7, pc}
 8010056:	bf00      	nop

08010058 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8010058:	b580      	push	{r7, lr}
 801005a:	b082      	sub	sp, #8
 801005c:	af00      	add	r7, sp, #0
 801005e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d106      	bne.n	8010074 <tcp_output_segment_busy+0x1c>
 8010066:	4b09      	ldr	r3, [pc, #36]	; (801008c <tcp_output_segment_busy+0x34>)
 8010068:	f240 529a 	movw	r2, #1434	; 0x59a
 801006c:	4908      	ldr	r1, [pc, #32]	; (8010090 <tcp_output_segment_busy+0x38>)
 801006e:	4809      	ldr	r0, [pc, #36]	; (8010094 <tcp_output_segment_busy+0x3c>)
 8010070:	f003 fb80 	bl	8013774 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	685b      	ldr	r3, [r3, #4]
 8010078:	7b9b      	ldrb	r3, [r3, #14]
 801007a:	2b01      	cmp	r3, #1
 801007c:	d001      	beq.n	8010082 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801007e:	2301      	movs	r3, #1
 8010080:	e000      	b.n	8010084 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8010082:	2300      	movs	r3, #0
}
 8010084:	4618      	mov	r0, r3
 8010086:	3708      	adds	r7, #8
 8010088:	46bd      	mov	sp, r7
 801008a:	bd80      	pop	{r7, pc}
 801008c:	0801604c 	.word	0x0801604c
 8010090:	080165e8 	.word	0x080165e8
 8010094:	080160a0 	.word	0x080160a0

08010098 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8010098:	b5b0      	push	{r4, r5, r7, lr}
 801009a:	b08c      	sub	sp, #48	; 0x30
 801009c:	af04      	add	r7, sp, #16
 801009e:	60f8      	str	r0, [r7, #12]
 80100a0:	60b9      	str	r1, [r7, #8]
 80100a2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d106      	bne.n	80100b8 <tcp_output_segment+0x20>
 80100aa:	4b63      	ldr	r3, [pc, #396]	; (8010238 <tcp_output_segment+0x1a0>)
 80100ac:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 80100b0:	4962      	ldr	r1, [pc, #392]	; (801023c <tcp_output_segment+0x1a4>)
 80100b2:	4863      	ldr	r0, [pc, #396]	; (8010240 <tcp_output_segment+0x1a8>)
 80100b4:	f003 fb5e 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80100b8:	68bb      	ldr	r3, [r7, #8]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d106      	bne.n	80100cc <tcp_output_segment+0x34>
 80100be:	4b5e      	ldr	r3, [pc, #376]	; (8010238 <tcp_output_segment+0x1a0>)
 80100c0:	f240 52b9 	movw	r2, #1465	; 0x5b9
 80100c4:	495f      	ldr	r1, [pc, #380]	; (8010244 <tcp_output_segment+0x1ac>)
 80100c6:	485e      	ldr	r0, [pc, #376]	; (8010240 <tcp_output_segment+0x1a8>)
 80100c8:	f003 fb54 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d106      	bne.n	80100e0 <tcp_output_segment+0x48>
 80100d2:	4b59      	ldr	r3, [pc, #356]	; (8010238 <tcp_output_segment+0x1a0>)
 80100d4:	f240 52ba 	movw	r2, #1466	; 0x5ba
 80100d8:	495b      	ldr	r1, [pc, #364]	; (8010248 <tcp_output_segment+0x1b0>)
 80100da:	4859      	ldr	r0, [pc, #356]	; (8010240 <tcp_output_segment+0x1a8>)
 80100dc:	f003 fb4a 	bl	8013774 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80100e0:	68f8      	ldr	r0, [r7, #12]
 80100e2:	f7ff ffb9 	bl	8010058 <tcp_output_segment_busy>
 80100e6:	4603      	mov	r3, r0
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d001      	beq.n	80100f0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80100ec:	2300      	movs	r3, #0
 80100ee:	e09f      	b.n	8010230 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80100f0:	68bb      	ldr	r3, [r7, #8]
 80100f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	68dc      	ldr	r4, [r3, #12]
 80100f8:	4610      	mov	r0, r2
 80100fa:	f7f8 ff98 	bl	800902e <lwip_htonl>
 80100fe:	4603      	mov	r3, r0
 8010100:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8010102:	68bb      	ldr	r3, [r7, #8]
 8010104:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	68dc      	ldr	r4, [r3, #12]
 801010a:	4610      	mov	r0, r2
 801010c:	f7f8 ff7a 	bl	8009004 <lwip_htons>
 8010110:	4603      	mov	r3, r0
 8010112:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8010114:	68bb      	ldr	r3, [r7, #8]
 8010116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010118:	68ba      	ldr	r2, [r7, #8]
 801011a:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801011c:	441a      	add	r2, r3
 801011e:	68bb      	ldr	r3, [r7, #8]
 8010120:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	68db      	ldr	r3, [r3, #12]
 8010126:	3314      	adds	r3, #20
 8010128:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	7a9b      	ldrb	r3, [r3, #10]
 801012e:	f003 0301 	and.w	r3, r3, #1
 8010132:	2b00      	cmp	r3, #0
 8010134:	d015      	beq.n	8010162 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8010136:	68bb      	ldr	r3, [r7, #8]
 8010138:	3304      	adds	r3, #4
 801013a:	461a      	mov	r2, r3
 801013c:	6879      	ldr	r1, [r7, #4]
 801013e:	f240 30ca 	movw	r0, #970	; 0x3ca
 8010142:	f7fc fa31 	bl	800c5a8 <tcp_eff_send_mss_netif>
 8010146:	4603      	mov	r3, r0
 8010148:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801014a:	8b7b      	ldrh	r3, [r7, #26]
 801014c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8010150:	4618      	mov	r0, r3
 8010152:	f7f8 ff6c 	bl	800902e <lwip_htonl>
 8010156:	4602      	mov	r2, r0
 8010158:	69fb      	ldr	r3, [r7, #28]
 801015a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801015c:	69fb      	ldr	r3, [r7, #28]
 801015e:	3304      	adds	r3, #4
 8010160:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8010162:	68bb      	ldr	r3, [r7, #8]
 8010164:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010168:	2b00      	cmp	r3, #0
 801016a:	da02      	bge.n	8010172 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801016c:	68bb      	ldr	r3, [r7, #8]
 801016e:	2200      	movs	r2, #0
 8010170:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010176:	2b00      	cmp	r3, #0
 8010178:	d10c      	bne.n	8010194 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801017a:	4b34      	ldr	r3, [pc, #208]	; (801024c <tcp_output_segment+0x1b4>)
 801017c:	681a      	ldr	r2, [r3, #0]
 801017e:	68bb      	ldr	r3, [r7, #8]
 8010180:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	68db      	ldr	r3, [r3, #12]
 8010186:	685b      	ldr	r3, [r3, #4]
 8010188:	4618      	mov	r0, r3
 801018a:	f7f8 ff50 	bl	800902e <lwip_htonl>
 801018e:	4602      	mov	r2, r0
 8010190:	68bb      	ldr	r3, [r7, #8]
 8010192:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	68da      	ldr	r2, [r3, #12]
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	685b      	ldr	r3, [r3, #4]
 801019c:	685b      	ldr	r3, [r3, #4]
 801019e:	1ad3      	subs	r3, r2, r3
 80101a0:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	8959      	ldrh	r1, [r3, #10]
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	685b      	ldr	r3, [r3, #4]
 80101ac:	8b3a      	ldrh	r2, [r7, #24]
 80101ae:	1a8a      	subs	r2, r1, r2
 80101b0:	b292      	uxth	r2, r2
 80101b2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	685b      	ldr	r3, [r3, #4]
 80101b8:	8919      	ldrh	r1, [r3, #8]
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	685b      	ldr	r3, [r3, #4]
 80101be:	8b3a      	ldrh	r2, [r7, #24]
 80101c0:	1a8a      	subs	r2, r1, r2
 80101c2:	b292      	uxth	r2, r2
 80101c4:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	685b      	ldr	r3, [r3, #4]
 80101ca:	68fa      	ldr	r2, [r7, #12]
 80101cc:	68d2      	ldr	r2, [r2, #12]
 80101ce:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	68db      	ldr	r3, [r3, #12]
 80101d4:	2200      	movs	r2, #0
 80101d6:	741a      	strb	r2, [r3, #16]
 80101d8:	2200      	movs	r2, #0
 80101da:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	68db      	ldr	r3, [r3, #12]
 80101e0:	f103 0214 	add.w	r2, r3, #20
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	7a9b      	ldrb	r3, [r3, #10]
 80101e8:	009b      	lsls	r3, r3, #2
 80101ea:	f003 0304 	and.w	r3, r3, #4
 80101ee:	4413      	add	r3, r2
 80101f0:	69fa      	ldr	r2, [r7, #28]
 80101f2:	429a      	cmp	r2, r3
 80101f4:	d006      	beq.n	8010204 <tcp_output_segment+0x16c>
 80101f6:	4b10      	ldr	r3, [pc, #64]	; (8010238 <tcp_output_segment+0x1a0>)
 80101f8:	f240 621c 	movw	r2, #1564	; 0x61c
 80101fc:	4914      	ldr	r1, [pc, #80]	; (8010250 <tcp_output_segment+0x1b8>)
 80101fe:	4810      	ldr	r0, [pc, #64]	; (8010240 <tcp_output_segment+0x1a8>)
 8010200:	f003 fab8 	bl	8013774 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	6858      	ldr	r0, [r3, #4]
 8010208:	68b9      	ldr	r1, [r7, #8]
 801020a:	68bb      	ldr	r3, [r7, #8]
 801020c:	1d1c      	adds	r4, r3, #4
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	7add      	ldrb	r5, [r3, #11]
 8010212:	68bb      	ldr	r3, [r7, #8]
 8010214:	7a9b      	ldrb	r3, [r3, #10]
 8010216:	687a      	ldr	r2, [r7, #4]
 8010218:	9202      	str	r2, [sp, #8]
 801021a:	2206      	movs	r2, #6
 801021c:	9201      	str	r2, [sp, #4]
 801021e:	9300      	str	r3, [sp, #0]
 8010220:	462b      	mov	r3, r5
 8010222:	4622      	mov	r2, r4
 8010224:	f002 fa36 	bl	8012694 <ip4_output_if>
 8010228:	4603      	mov	r3, r0
 801022a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801022c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010230:	4618      	mov	r0, r3
 8010232:	3720      	adds	r7, #32
 8010234:	46bd      	mov	sp, r7
 8010236:	bdb0      	pop	{r4, r5, r7, pc}
 8010238:	0801604c 	.word	0x0801604c
 801023c:	08016610 	.word	0x08016610
 8010240:	080160a0 	.word	0x080160a0
 8010244:	08016630 	.word	0x08016630
 8010248:	08016650 	.word	0x08016650
 801024c:	2001d0a0 	.word	0x2001d0a0
 8010250:	08016674 	.word	0x08016674

08010254 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8010254:	b5b0      	push	{r4, r5, r7, lr}
 8010256:	b084      	sub	sp, #16
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d106      	bne.n	8010270 <tcp_rexmit_rto_prepare+0x1c>
 8010262:	4b31      	ldr	r3, [pc, #196]	; (8010328 <tcp_rexmit_rto_prepare+0xd4>)
 8010264:	f240 6263 	movw	r2, #1635	; 0x663
 8010268:	4930      	ldr	r1, [pc, #192]	; (801032c <tcp_rexmit_rto_prepare+0xd8>)
 801026a:	4831      	ldr	r0, [pc, #196]	; (8010330 <tcp_rexmit_rto_prepare+0xdc>)
 801026c:	f003 fa82 	bl	8013774 <iprintf>

  if (pcb->unacked == NULL) {
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010274:	2b00      	cmp	r3, #0
 8010276:	d102      	bne.n	801027e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8010278:	f06f 0305 	mvn.w	r3, #5
 801027c:	e050      	b.n	8010320 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010282:	60fb      	str	r3, [r7, #12]
 8010284:	e00b      	b.n	801029e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8010286:	68f8      	ldr	r0, [r7, #12]
 8010288:	f7ff fee6 	bl	8010058 <tcp_output_segment_busy>
 801028c:	4603      	mov	r3, r0
 801028e:	2b00      	cmp	r3, #0
 8010290:	d002      	beq.n	8010298 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8010292:	f06f 0305 	mvn.w	r3, #5
 8010296:	e043      	b.n	8010320 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	60fb      	str	r3, [r7, #12]
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d1ef      	bne.n	8010286 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80102a6:	68f8      	ldr	r0, [r7, #12]
 80102a8:	f7ff fed6 	bl	8010058 <tcp_output_segment_busy>
 80102ac:	4603      	mov	r3, r0
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d002      	beq.n	80102b8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80102b2:	f06f 0305 	mvn.w	r3, #5
 80102b6:	e033      	b.n	8010320 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	2200      	movs	r2, #0
 80102cc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	8b5b      	ldrh	r3, [r3, #26]
 80102d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80102d6:	b29a      	uxth	r2, r3
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	68db      	ldr	r3, [r3, #12]
 80102e0:	685b      	ldr	r3, [r3, #4]
 80102e2:	4618      	mov	r0, r3
 80102e4:	f7f8 fea3 	bl	800902e <lwip_htonl>
 80102e8:	4604      	mov	r4, r0
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	891b      	ldrh	r3, [r3, #8]
 80102ee:	461d      	mov	r5, r3
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	68db      	ldr	r3, [r3, #12]
 80102f4:	899b      	ldrh	r3, [r3, #12]
 80102f6:	b29b      	uxth	r3, r3
 80102f8:	4618      	mov	r0, r3
 80102fa:	f7f8 fe83 	bl	8009004 <lwip_htons>
 80102fe:	4603      	mov	r3, r0
 8010300:	b2db      	uxtb	r3, r3
 8010302:	f003 0303 	and.w	r3, r3, #3
 8010306:	2b00      	cmp	r3, #0
 8010308:	d001      	beq.n	801030e <tcp_rexmit_rto_prepare+0xba>
 801030a:	2301      	movs	r3, #1
 801030c:	e000      	b.n	8010310 <tcp_rexmit_rto_prepare+0xbc>
 801030e:	2300      	movs	r3, #0
 8010310:	442b      	add	r3, r5
 8010312:	18e2      	adds	r2, r4, r3
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	2200      	movs	r2, #0
 801031c:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801031e:	2300      	movs	r3, #0
}
 8010320:	4618      	mov	r0, r3
 8010322:	3710      	adds	r7, #16
 8010324:	46bd      	mov	sp, r7
 8010326:	bdb0      	pop	{r4, r5, r7, pc}
 8010328:	0801604c 	.word	0x0801604c
 801032c:	08016688 	.word	0x08016688
 8010330:	080160a0 	.word	0x080160a0

08010334 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b082      	sub	sp, #8
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	2b00      	cmp	r3, #0
 8010340:	d106      	bne.n	8010350 <tcp_rexmit_rto_commit+0x1c>
 8010342:	4b0d      	ldr	r3, [pc, #52]	; (8010378 <tcp_rexmit_rto_commit+0x44>)
 8010344:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8010348:	490c      	ldr	r1, [pc, #48]	; (801037c <tcp_rexmit_rto_commit+0x48>)
 801034a:	480d      	ldr	r0, [pc, #52]	; (8010380 <tcp_rexmit_rto_commit+0x4c>)
 801034c:	f003 fa12 	bl	8013774 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010356:	2bff      	cmp	r3, #255	; 0xff
 8010358:	d007      	beq.n	801036a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010360:	3301      	adds	r3, #1
 8010362:	b2da      	uxtb	r2, r3
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801036a:	6878      	ldr	r0, [r7, #4]
 801036c:	f7ff fc80 	bl	800fc70 <tcp_output>
}
 8010370:	bf00      	nop
 8010372:	3708      	adds	r7, #8
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}
 8010378:	0801604c 	.word	0x0801604c
 801037c:	080166ac 	.word	0x080166ac
 8010380:	080160a0 	.word	0x080160a0

08010384 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b082      	sub	sp, #8
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d106      	bne.n	80103a0 <tcp_rexmit_rto+0x1c>
 8010392:	4b0a      	ldr	r3, [pc, #40]	; (80103bc <tcp_rexmit_rto+0x38>)
 8010394:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8010398:	4909      	ldr	r1, [pc, #36]	; (80103c0 <tcp_rexmit_rto+0x3c>)
 801039a:	480a      	ldr	r0, [pc, #40]	; (80103c4 <tcp_rexmit_rto+0x40>)
 801039c:	f003 f9ea 	bl	8013774 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80103a0:	6878      	ldr	r0, [r7, #4]
 80103a2:	f7ff ff57 	bl	8010254 <tcp_rexmit_rto_prepare>
 80103a6:	4603      	mov	r3, r0
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d102      	bne.n	80103b2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f7ff ffc1 	bl	8010334 <tcp_rexmit_rto_commit>
  }
}
 80103b2:	bf00      	nop
 80103b4:	3708      	adds	r7, #8
 80103b6:	46bd      	mov	sp, r7
 80103b8:	bd80      	pop	{r7, pc}
 80103ba:	bf00      	nop
 80103bc:	0801604c 	.word	0x0801604c
 80103c0:	080166d0 	.word	0x080166d0
 80103c4:	080160a0 	.word	0x080160a0

080103c8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80103c8:	b590      	push	{r4, r7, lr}
 80103ca:	b085      	sub	sp, #20
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d106      	bne.n	80103e4 <tcp_rexmit+0x1c>
 80103d6:	4b2f      	ldr	r3, [pc, #188]	; (8010494 <tcp_rexmit+0xcc>)
 80103d8:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80103dc:	492e      	ldr	r1, [pc, #184]	; (8010498 <tcp_rexmit+0xd0>)
 80103de:	482f      	ldr	r0, [pc, #188]	; (801049c <tcp_rexmit+0xd4>)
 80103e0:	f003 f9c8 	bl	8013774 <iprintf>

  if (pcb->unacked == NULL) {
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d102      	bne.n	80103f2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80103ec:	f06f 0305 	mvn.w	r3, #5
 80103f0:	e04c      	b.n	801048c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103f6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80103f8:	68b8      	ldr	r0, [r7, #8]
 80103fa:	f7ff fe2d 	bl	8010058 <tcp_output_segment_busy>
 80103fe:	4603      	mov	r3, r0
 8010400:	2b00      	cmp	r3, #0
 8010402:	d002      	beq.n	801040a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8010404:	f06f 0305 	mvn.w	r3, #5
 8010408:	e040      	b.n	801048c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801040a:	68bb      	ldr	r3, [r7, #8]
 801040c:	681a      	ldr	r2, [r3, #0]
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	336c      	adds	r3, #108	; 0x6c
 8010416:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8010418:	e002      	b.n	8010420 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d011      	beq.n	801044c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	68db      	ldr	r3, [r3, #12]
 801042e:	685b      	ldr	r3, [r3, #4]
 8010430:	4618      	mov	r0, r3
 8010432:	f7f8 fdfc 	bl	800902e <lwip_htonl>
 8010436:	4604      	mov	r4, r0
 8010438:	68bb      	ldr	r3, [r7, #8]
 801043a:	68db      	ldr	r3, [r3, #12]
 801043c:	685b      	ldr	r3, [r3, #4]
 801043e:	4618      	mov	r0, r3
 8010440:	f7f8 fdf5 	bl	800902e <lwip_htonl>
 8010444:	4603      	mov	r3, r0
 8010446:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8010448:	2b00      	cmp	r3, #0
 801044a:	dbe6      	blt.n	801041a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	681a      	ldr	r2, [r3, #0]
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	68ba      	ldr	r2, [r7, #8]
 8010458:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801045a:	68bb      	ldr	r3, [r7, #8]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d103      	bne.n	801046a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	2200      	movs	r2, #0
 8010466:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010470:	2bff      	cmp	r3, #255	; 0xff
 8010472:	d007      	beq.n	8010484 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801047a:	3301      	adds	r3, #1
 801047c:	b2da      	uxtb	r2, r3
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	2200      	movs	r2, #0
 8010488:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801048a:	2300      	movs	r3, #0
}
 801048c:	4618      	mov	r0, r3
 801048e:	3714      	adds	r7, #20
 8010490:	46bd      	mov	sp, r7
 8010492:	bd90      	pop	{r4, r7, pc}
 8010494:	0801604c 	.word	0x0801604c
 8010498:	080166ec 	.word	0x080166ec
 801049c:	080160a0 	.word	0x080160a0

080104a0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b082      	sub	sp, #8
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d106      	bne.n	80104bc <tcp_rexmit_fast+0x1c>
 80104ae:	4b2a      	ldr	r3, [pc, #168]	; (8010558 <tcp_rexmit_fast+0xb8>)
 80104b0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80104b4:	4929      	ldr	r1, [pc, #164]	; (801055c <tcp_rexmit_fast+0xbc>)
 80104b6:	482a      	ldr	r0, [pc, #168]	; (8010560 <tcp_rexmit_fast+0xc0>)
 80104b8:	f003 f95c 	bl	8013774 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d044      	beq.n	801054e <tcp_rexmit_fast+0xae>
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	8b5b      	ldrh	r3, [r3, #26]
 80104c8:	f003 0304 	and.w	r3, r3, #4
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d13e      	bne.n	801054e <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80104d0:	6878      	ldr	r0, [r7, #4]
 80104d2:	f7ff ff79 	bl	80103c8 <tcp_rexmit>
 80104d6:	4603      	mov	r3, r0
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d138      	bne.n	801054e <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80104e8:	4293      	cmp	r3, r2
 80104ea:	bf28      	it	cs
 80104ec:	4613      	movcs	r3, r2
 80104ee:	b29b      	uxth	r3, r3
 80104f0:	0fda      	lsrs	r2, r3, #31
 80104f2:	4413      	add	r3, r2
 80104f4:	105b      	asrs	r3, r3, #1
 80104f6:	b29a      	uxth	r2, r3
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8010504:	461a      	mov	r2, r3
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801050a:	005b      	lsls	r3, r3, #1
 801050c:	429a      	cmp	r2, r3
 801050e:	d206      	bcs.n	801051e <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010514:	005b      	lsls	r3, r3, #1
 8010516:	b29a      	uxth	r2, r3
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010528:	4619      	mov	r1, r3
 801052a:	0049      	lsls	r1, r1, #1
 801052c:	440b      	add	r3, r1
 801052e:	b29b      	uxth	r3, r3
 8010530:	4413      	add	r3, r2
 8010532:	b29a      	uxth	r2, r3
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	8b5b      	ldrh	r3, [r3, #26]
 801053e:	f043 0304 	orr.w	r3, r3, #4
 8010542:	b29a      	uxth	r2, r3
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	2200      	movs	r2, #0
 801054c:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801054e:	bf00      	nop
 8010550:	3708      	adds	r7, #8
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}
 8010556:	bf00      	nop
 8010558:	0801604c 	.word	0x0801604c
 801055c:	08016704 	.word	0x08016704
 8010560:	080160a0 	.word	0x080160a0

08010564 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b086      	sub	sp, #24
 8010568:	af00      	add	r7, sp, #0
 801056a:	60f8      	str	r0, [r7, #12]
 801056c:	607b      	str	r3, [r7, #4]
 801056e:	460b      	mov	r3, r1
 8010570:	817b      	strh	r3, [r7, #10]
 8010572:	4613      	mov	r3, r2
 8010574:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8010576:	897a      	ldrh	r2, [r7, #10]
 8010578:	893b      	ldrh	r3, [r7, #8]
 801057a:	4413      	add	r3, r2
 801057c:	b29b      	uxth	r3, r3
 801057e:	3314      	adds	r3, #20
 8010580:	b29b      	uxth	r3, r3
 8010582:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010586:	4619      	mov	r1, r3
 8010588:	2022      	movs	r0, #34	; 0x22
 801058a:	f7f9 fd1b 	bl	8009fc4 <pbuf_alloc>
 801058e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8010590:	697b      	ldr	r3, [r7, #20]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d04d      	beq.n	8010632 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8010596:	897b      	ldrh	r3, [r7, #10]
 8010598:	3313      	adds	r3, #19
 801059a:	697a      	ldr	r2, [r7, #20]
 801059c:	8952      	ldrh	r2, [r2, #10]
 801059e:	4293      	cmp	r3, r2
 80105a0:	db06      	blt.n	80105b0 <tcp_output_alloc_header_common+0x4c>
 80105a2:	4b26      	ldr	r3, [pc, #152]	; (801063c <tcp_output_alloc_header_common+0xd8>)
 80105a4:	f240 7223 	movw	r2, #1827	; 0x723
 80105a8:	4925      	ldr	r1, [pc, #148]	; (8010640 <tcp_output_alloc_header_common+0xdc>)
 80105aa:	4826      	ldr	r0, [pc, #152]	; (8010644 <tcp_output_alloc_header_common+0xe0>)
 80105ac:	f003 f8e2 	bl	8013774 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80105b0:	697b      	ldr	r3, [r7, #20]
 80105b2:	685b      	ldr	r3, [r3, #4]
 80105b4:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80105b6:	8c3b      	ldrh	r3, [r7, #32]
 80105b8:	4618      	mov	r0, r3
 80105ba:	f7f8 fd23 	bl	8009004 <lwip_htons>
 80105be:	4603      	mov	r3, r0
 80105c0:	461a      	mov	r2, r3
 80105c2:	693b      	ldr	r3, [r7, #16]
 80105c4:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80105c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80105c8:	4618      	mov	r0, r3
 80105ca:	f7f8 fd1b 	bl	8009004 <lwip_htons>
 80105ce:	4603      	mov	r3, r0
 80105d0:	461a      	mov	r2, r3
 80105d2:	693b      	ldr	r3, [r7, #16]
 80105d4:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80105d6:	693b      	ldr	r3, [r7, #16]
 80105d8:	687a      	ldr	r2, [r7, #4]
 80105da:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80105dc:	68f8      	ldr	r0, [r7, #12]
 80105de:	f7f8 fd26 	bl	800902e <lwip_htonl>
 80105e2:	4602      	mov	r2, r0
 80105e4:	693b      	ldr	r3, [r7, #16]
 80105e6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80105e8:	897b      	ldrh	r3, [r7, #10]
 80105ea:	089b      	lsrs	r3, r3, #2
 80105ec:	b29b      	uxth	r3, r3
 80105ee:	3305      	adds	r3, #5
 80105f0:	b29b      	uxth	r3, r3
 80105f2:	031b      	lsls	r3, r3, #12
 80105f4:	b29a      	uxth	r2, r3
 80105f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80105fa:	b29b      	uxth	r3, r3
 80105fc:	4313      	orrs	r3, r2
 80105fe:	b29b      	uxth	r3, r3
 8010600:	4618      	mov	r0, r3
 8010602:	f7f8 fcff 	bl	8009004 <lwip_htons>
 8010606:	4603      	mov	r3, r0
 8010608:	461a      	mov	r2, r3
 801060a:	693b      	ldr	r3, [r7, #16]
 801060c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801060e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010610:	4618      	mov	r0, r3
 8010612:	f7f8 fcf7 	bl	8009004 <lwip_htons>
 8010616:	4603      	mov	r3, r0
 8010618:	461a      	mov	r2, r3
 801061a:	693b      	ldr	r3, [r7, #16]
 801061c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801061e:	693b      	ldr	r3, [r7, #16]
 8010620:	2200      	movs	r2, #0
 8010622:	741a      	strb	r2, [r3, #16]
 8010624:	2200      	movs	r2, #0
 8010626:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	2200      	movs	r2, #0
 801062c:	749a      	strb	r2, [r3, #18]
 801062e:	2200      	movs	r2, #0
 8010630:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8010632:	697b      	ldr	r3, [r7, #20]
}
 8010634:	4618      	mov	r0, r3
 8010636:	3718      	adds	r7, #24
 8010638:	46bd      	mov	sp, r7
 801063a:	bd80      	pop	{r7, pc}
 801063c:	0801604c 	.word	0x0801604c
 8010640:	08016724 	.word	0x08016724
 8010644:	080160a0 	.word	0x080160a0

08010648 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8010648:	b5b0      	push	{r4, r5, r7, lr}
 801064a:	b08a      	sub	sp, #40	; 0x28
 801064c:	af04      	add	r7, sp, #16
 801064e:	60f8      	str	r0, [r7, #12]
 8010650:	607b      	str	r3, [r7, #4]
 8010652:	460b      	mov	r3, r1
 8010654:	817b      	strh	r3, [r7, #10]
 8010656:	4613      	mov	r3, r2
 8010658:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	2b00      	cmp	r3, #0
 801065e:	d106      	bne.n	801066e <tcp_output_alloc_header+0x26>
 8010660:	4b15      	ldr	r3, [pc, #84]	; (80106b8 <tcp_output_alloc_header+0x70>)
 8010662:	f240 7242 	movw	r2, #1858	; 0x742
 8010666:	4915      	ldr	r1, [pc, #84]	; (80106bc <tcp_output_alloc_header+0x74>)
 8010668:	4815      	ldr	r0, [pc, #84]	; (80106c0 <tcp_output_alloc_header+0x78>)
 801066a:	f003 f883 	bl	8013774 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	8adb      	ldrh	r3, [r3, #22]
 8010676:	68fa      	ldr	r2, [r7, #12]
 8010678:	8b12      	ldrh	r2, [r2, #24]
 801067a:	68f9      	ldr	r1, [r7, #12]
 801067c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801067e:	893d      	ldrh	r5, [r7, #8]
 8010680:	897c      	ldrh	r4, [r7, #10]
 8010682:	9103      	str	r1, [sp, #12]
 8010684:	2110      	movs	r1, #16
 8010686:	9102      	str	r1, [sp, #8]
 8010688:	9201      	str	r2, [sp, #4]
 801068a:	9300      	str	r3, [sp, #0]
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	462a      	mov	r2, r5
 8010690:	4621      	mov	r1, r4
 8010692:	f7ff ff67 	bl	8010564 <tcp_output_alloc_header_common>
 8010696:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8010698:	697b      	ldr	r3, [r7, #20]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d006      	beq.n	80106ac <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106a2:	68fa      	ldr	r2, [r7, #12]
 80106a4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80106a6:	441a      	add	r2, r3
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80106ac:	697b      	ldr	r3, [r7, #20]
}
 80106ae:	4618      	mov	r0, r3
 80106b0:	3718      	adds	r7, #24
 80106b2:	46bd      	mov	sp, r7
 80106b4:	bdb0      	pop	{r4, r5, r7, pc}
 80106b6:	bf00      	nop
 80106b8:	0801604c 	.word	0x0801604c
 80106bc:	08016754 	.word	0x08016754
 80106c0:	080160a0 	.word	0x080160a0

080106c4 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b088      	sub	sp, #32
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	60f8      	str	r0, [r7, #12]
 80106cc:	60b9      	str	r1, [r7, #8]
 80106ce:	4611      	mov	r1, r2
 80106d0:	461a      	mov	r2, r3
 80106d2:	460b      	mov	r3, r1
 80106d4:	71fb      	strb	r3, [r7, #7]
 80106d6:	4613      	mov	r3, r2
 80106d8:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80106da:	2300      	movs	r3, #0
 80106dc:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80106de:	68bb      	ldr	r3, [r7, #8]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d106      	bne.n	80106f2 <tcp_output_fill_options+0x2e>
 80106e4:	4b13      	ldr	r3, [pc, #76]	; (8010734 <tcp_output_fill_options+0x70>)
 80106e6:	f240 7256 	movw	r2, #1878	; 0x756
 80106ea:	4913      	ldr	r1, [pc, #76]	; (8010738 <tcp_output_fill_options+0x74>)
 80106ec:	4813      	ldr	r0, [pc, #76]	; (801073c <tcp_output_fill_options+0x78>)
 80106ee:	f003 f841 	bl	8013774 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80106f2:	68bb      	ldr	r3, [r7, #8]
 80106f4:	685b      	ldr	r3, [r3, #4]
 80106f6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80106f8:	69bb      	ldr	r3, [r7, #24]
 80106fa:	3314      	adds	r3, #20
 80106fc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80106fe:	69bb      	ldr	r3, [r7, #24]
 8010700:	f103 0214 	add.w	r2, r3, #20
 8010704:	8bfb      	ldrh	r3, [r7, #30]
 8010706:	009b      	lsls	r3, r3, #2
 8010708:	4619      	mov	r1, r3
 801070a:	79fb      	ldrb	r3, [r7, #7]
 801070c:	009b      	lsls	r3, r3, #2
 801070e:	f003 0304 	and.w	r3, r3, #4
 8010712:	440b      	add	r3, r1
 8010714:	4413      	add	r3, r2
 8010716:	697a      	ldr	r2, [r7, #20]
 8010718:	429a      	cmp	r2, r3
 801071a:	d006      	beq.n	801072a <tcp_output_fill_options+0x66>
 801071c:	4b05      	ldr	r3, [pc, #20]	; (8010734 <tcp_output_fill_options+0x70>)
 801071e:	f240 7275 	movw	r2, #1909	; 0x775
 8010722:	4907      	ldr	r1, [pc, #28]	; (8010740 <tcp_output_fill_options+0x7c>)
 8010724:	4805      	ldr	r0, [pc, #20]	; (801073c <tcp_output_fill_options+0x78>)
 8010726:	f003 f825 	bl	8013774 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801072a:	bf00      	nop
 801072c:	3720      	adds	r7, #32
 801072e:	46bd      	mov	sp, r7
 8010730:	bd80      	pop	{r7, pc}
 8010732:	bf00      	nop
 8010734:	0801604c 	.word	0x0801604c
 8010738:	0801677c 	.word	0x0801677c
 801073c:	080160a0 	.word	0x080160a0
 8010740:	08016674 	.word	0x08016674

08010744 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b08a      	sub	sp, #40	; 0x28
 8010748:	af04      	add	r7, sp, #16
 801074a:	60f8      	str	r0, [r7, #12]
 801074c:	60b9      	str	r1, [r7, #8]
 801074e:	607a      	str	r2, [r7, #4]
 8010750:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8010752:	68bb      	ldr	r3, [r7, #8]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d106      	bne.n	8010766 <tcp_output_control_segment+0x22>
 8010758:	4b1c      	ldr	r3, [pc, #112]	; (80107cc <tcp_output_control_segment+0x88>)
 801075a:	f240 7287 	movw	r2, #1927	; 0x787
 801075e:	491c      	ldr	r1, [pc, #112]	; (80107d0 <tcp_output_control_segment+0x8c>)
 8010760:	481c      	ldr	r0, [pc, #112]	; (80107d4 <tcp_output_control_segment+0x90>)
 8010762:	f003 f807 	bl	8013774 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8010766:	683a      	ldr	r2, [r7, #0]
 8010768:	6879      	ldr	r1, [r7, #4]
 801076a:	68f8      	ldr	r0, [r7, #12]
 801076c:	f7fe fae4 	bl	800ed38 <tcp_route>
 8010770:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8010772:	693b      	ldr	r3, [r7, #16]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d102      	bne.n	801077e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8010778:	23fc      	movs	r3, #252	; 0xfc
 801077a:	75fb      	strb	r3, [r7, #23]
 801077c:	e01c      	b.n	80107b8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d006      	beq.n	8010792 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	7adb      	ldrb	r3, [r3, #11]
 8010788:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	7a9b      	ldrb	r3, [r3, #10]
 801078e:	757b      	strb	r3, [r7, #21]
 8010790:	e003      	b.n	801079a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8010792:	23ff      	movs	r3, #255	; 0xff
 8010794:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8010796:	2300      	movs	r3, #0
 8010798:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801079a:	7dba      	ldrb	r2, [r7, #22]
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	9302      	str	r3, [sp, #8]
 80107a0:	2306      	movs	r3, #6
 80107a2:	9301      	str	r3, [sp, #4]
 80107a4:	7d7b      	ldrb	r3, [r7, #21]
 80107a6:	9300      	str	r3, [sp, #0]
 80107a8:	4613      	mov	r3, r2
 80107aa:	683a      	ldr	r2, [r7, #0]
 80107ac:	6879      	ldr	r1, [r7, #4]
 80107ae:	68b8      	ldr	r0, [r7, #8]
 80107b0:	f001 ff70 	bl	8012694 <ip4_output_if>
 80107b4:	4603      	mov	r3, r0
 80107b6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80107b8:	68b8      	ldr	r0, [r7, #8]
 80107ba:	f7f9 fee7 	bl	800a58c <pbuf_free>
  return err;
 80107be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80107c2:	4618      	mov	r0, r3
 80107c4:	3718      	adds	r7, #24
 80107c6:	46bd      	mov	sp, r7
 80107c8:	bd80      	pop	{r7, pc}
 80107ca:	bf00      	nop
 80107cc:	0801604c 	.word	0x0801604c
 80107d0:	080167a4 	.word	0x080167a4
 80107d4:	080160a0 	.word	0x080160a0

080107d8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80107d8:	b590      	push	{r4, r7, lr}
 80107da:	b08b      	sub	sp, #44	; 0x2c
 80107dc:	af04      	add	r7, sp, #16
 80107de:	60f8      	str	r0, [r7, #12]
 80107e0:	60b9      	str	r1, [r7, #8]
 80107e2:	607a      	str	r2, [r7, #4]
 80107e4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d106      	bne.n	80107fa <tcp_rst+0x22>
 80107ec:	4b1f      	ldr	r3, [pc, #124]	; (801086c <tcp_rst+0x94>)
 80107ee:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80107f2:	491f      	ldr	r1, [pc, #124]	; (8010870 <tcp_rst+0x98>)
 80107f4:	481f      	ldr	r0, [pc, #124]	; (8010874 <tcp_rst+0x9c>)
 80107f6:	f002 ffbd 	bl	8013774 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80107fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d106      	bne.n	801080e <tcp_rst+0x36>
 8010800:	4b1a      	ldr	r3, [pc, #104]	; (801086c <tcp_rst+0x94>)
 8010802:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8010806:	491c      	ldr	r1, [pc, #112]	; (8010878 <tcp_rst+0xa0>)
 8010808:	481a      	ldr	r0, [pc, #104]	; (8010874 <tcp_rst+0x9c>)
 801080a:	f002 ffb3 	bl	8013774 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801080e:	2300      	movs	r3, #0
 8010810:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8010812:	f24f 2312 	movw	r3, #61970	; 0xf212
 8010816:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8010818:	7dfb      	ldrb	r3, [r7, #23]
 801081a:	b29c      	uxth	r4, r3
 801081c:	68b8      	ldr	r0, [r7, #8]
 801081e:	f7f8 fc06 	bl	800902e <lwip_htonl>
 8010822:	4602      	mov	r2, r0
 8010824:	8abb      	ldrh	r3, [r7, #20]
 8010826:	9303      	str	r3, [sp, #12]
 8010828:	2314      	movs	r3, #20
 801082a:	9302      	str	r3, [sp, #8]
 801082c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801082e:	9301      	str	r3, [sp, #4]
 8010830:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010832:	9300      	str	r3, [sp, #0]
 8010834:	4613      	mov	r3, r2
 8010836:	2200      	movs	r2, #0
 8010838:	4621      	mov	r1, r4
 801083a:	6878      	ldr	r0, [r7, #4]
 801083c:	f7ff fe92 	bl	8010564 <tcp_output_alloc_header_common>
 8010840:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8010842:	693b      	ldr	r3, [r7, #16]
 8010844:	2b00      	cmp	r3, #0
 8010846:	d00c      	beq.n	8010862 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010848:	7dfb      	ldrb	r3, [r7, #23]
 801084a:	2200      	movs	r2, #0
 801084c:	6939      	ldr	r1, [r7, #16]
 801084e:	68f8      	ldr	r0, [r7, #12]
 8010850:	f7ff ff38 	bl	80106c4 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8010854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010856:	683a      	ldr	r2, [r7, #0]
 8010858:	6939      	ldr	r1, [r7, #16]
 801085a:	68f8      	ldr	r0, [r7, #12]
 801085c:	f7ff ff72 	bl	8010744 <tcp_output_control_segment>
 8010860:	e000      	b.n	8010864 <tcp_rst+0x8c>
    return;
 8010862:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8010864:	371c      	adds	r7, #28
 8010866:	46bd      	mov	sp, r7
 8010868:	bd90      	pop	{r4, r7, pc}
 801086a:	bf00      	nop
 801086c:	0801604c 	.word	0x0801604c
 8010870:	080167d0 	.word	0x080167d0
 8010874:	080160a0 	.word	0x080160a0
 8010878:	080167ec 	.word	0x080167ec

0801087c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801087c:	b590      	push	{r4, r7, lr}
 801087e:	b087      	sub	sp, #28
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8010884:	2300      	movs	r3, #0
 8010886:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8010888:	2300      	movs	r3, #0
 801088a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d106      	bne.n	80108a0 <tcp_send_empty_ack+0x24>
 8010892:	4b28      	ldr	r3, [pc, #160]	; (8010934 <tcp_send_empty_ack+0xb8>)
 8010894:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8010898:	4927      	ldr	r1, [pc, #156]	; (8010938 <tcp_send_empty_ack+0xbc>)
 801089a:	4828      	ldr	r0, [pc, #160]	; (801093c <tcp_send_empty_ack+0xc0>)
 801089c:	f002 ff6a 	bl	8013774 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80108a0:	7dfb      	ldrb	r3, [r7, #23]
 80108a2:	009b      	lsls	r3, r3, #2
 80108a4:	b2db      	uxtb	r3, r3
 80108a6:	f003 0304 	and.w	r3, r3, #4
 80108aa:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80108ac:	7d7b      	ldrb	r3, [r7, #21]
 80108ae:	b29c      	uxth	r4, r3
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80108b4:	4618      	mov	r0, r3
 80108b6:	f7f8 fbba 	bl	800902e <lwip_htonl>
 80108ba:	4603      	mov	r3, r0
 80108bc:	2200      	movs	r2, #0
 80108be:	4621      	mov	r1, r4
 80108c0:	6878      	ldr	r0, [r7, #4]
 80108c2:	f7ff fec1 	bl	8010648 <tcp_output_alloc_header>
 80108c6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80108c8:	693b      	ldr	r3, [r7, #16]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d109      	bne.n	80108e2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	8b5b      	ldrh	r3, [r3, #26]
 80108d2:	f043 0303 	orr.w	r3, r3, #3
 80108d6:	b29a      	uxth	r2, r3
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80108dc:	f06f 0301 	mvn.w	r3, #1
 80108e0:	e023      	b.n	801092a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80108e2:	7dbb      	ldrb	r3, [r7, #22]
 80108e4:	7dfa      	ldrb	r2, [r7, #23]
 80108e6:	6939      	ldr	r1, [r7, #16]
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f7ff feeb 	bl	80106c4 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80108ee:	687a      	ldr	r2, [r7, #4]
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	3304      	adds	r3, #4
 80108f4:	6939      	ldr	r1, [r7, #16]
 80108f6:	6878      	ldr	r0, [r7, #4]
 80108f8:	f7ff ff24 	bl	8010744 <tcp_output_control_segment>
 80108fc:	4603      	mov	r3, r0
 80108fe:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8010900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010904:	2b00      	cmp	r3, #0
 8010906:	d007      	beq.n	8010918 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	8b5b      	ldrh	r3, [r3, #26]
 801090c:	f043 0303 	orr.w	r3, r3, #3
 8010910:	b29a      	uxth	r2, r3
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	835a      	strh	r2, [r3, #26]
 8010916:	e006      	b.n	8010926 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	8b5b      	ldrh	r3, [r3, #26]
 801091c:	f023 0303 	bic.w	r3, r3, #3
 8010920:	b29a      	uxth	r2, r3
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8010926:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801092a:	4618      	mov	r0, r3
 801092c:	371c      	adds	r7, #28
 801092e:	46bd      	mov	sp, r7
 8010930:	bd90      	pop	{r4, r7, pc}
 8010932:	bf00      	nop
 8010934:	0801604c 	.word	0x0801604c
 8010938:	08016808 	.word	0x08016808
 801093c:	080160a0 	.word	0x080160a0

08010940 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8010940:	b590      	push	{r4, r7, lr}
 8010942:	b087      	sub	sp, #28
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8010948:	2300      	movs	r3, #0
 801094a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d106      	bne.n	8010960 <tcp_keepalive+0x20>
 8010952:	4b18      	ldr	r3, [pc, #96]	; (80109b4 <tcp_keepalive+0x74>)
 8010954:	f640 0224 	movw	r2, #2084	; 0x824
 8010958:	4917      	ldr	r1, [pc, #92]	; (80109b8 <tcp_keepalive+0x78>)
 801095a:	4818      	ldr	r0, [pc, #96]	; (80109bc <tcp_keepalive+0x7c>)
 801095c:	f002 ff0a 	bl	8013774 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8010960:	7dfb      	ldrb	r3, [r7, #23]
 8010962:	b29c      	uxth	r4, r3
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010968:	3b01      	subs	r3, #1
 801096a:	4618      	mov	r0, r3
 801096c:	f7f8 fb5f 	bl	800902e <lwip_htonl>
 8010970:	4603      	mov	r3, r0
 8010972:	2200      	movs	r2, #0
 8010974:	4621      	mov	r1, r4
 8010976:	6878      	ldr	r0, [r7, #4]
 8010978:	f7ff fe66 	bl	8010648 <tcp_output_alloc_header>
 801097c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801097e:	693b      	ldr	r3, [r7, #16]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d102      	bne.n	801098a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8010984:	f04f 33ff 	mov.w	r3, #4294967295
 8010988:	e010      	b.n	80109ac <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801098a:	7dfb      	ldrb	r3, [r7, #23]
 801098c:	2200      	movs	r2, #0
 801098e:	6939      	ldr	r1, [r7, #16]
 8010990:	6878      	ldr	r0, [r7, #4]
 8010992:	f7ff fe97 	bl	80106c4 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010996:	687a      	ldr	r2, [r7, #4]
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	3304      	adds	r3, #4
 801099c:	6939      	ldr	r1, [r7, #16]
 801099e:	6878      	ldr	r0, [r7, #4]
 80109a0:	f7ff fed0 	bl	8010744 <tcp_output_control_segment>
 80109a4:	4603      	mov	r3, r0
 80109a6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80109a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80109ac:	4618      	mov	r0, r3
 80109ae:	371c      	adds	r7, #28
 80109b0:	46bd      	mov	sp, r7
 80109b2:	bd90      	pop	{r4, r7, pc}
 80109b4:	0801604c 	.word	0x0801604c
 80109b8:	08016828 	.word	0x08016828
 80109bc:	080160a0 	.word	0x080160a0

080109c0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80109c0:	b590      	push	{r4, r7, lr}
 80109c2:	b08b      	sub	sp, #44	; 0x2c
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80109c8:	2300      	movs	r3, #0
 80109ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d106      	bne.n	80109e2 <tcp_zero_window_probe+0x22>
 80109d4:	4b4c      	ldr	r3, [pc, #304]	; (8010b08 <tcp_zero_window_probe+0x148>)
 80109d6:	f640 024f 	movw	r2, #2127	; 0x84f
 80109da:	494c      	ldr	r1, [pc, #304]	; (8010b0c <tcp_zero_window_probe+0x14c>)
 80109dc:	484c      	ldr	r0, [pc, #304]	; (8010b10 <tcp_zero_window_probe+0x150>)
 80109de:	f002 fec9 	bl	8013774 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80109e6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80109e8:	6a3b      	ldr	r3, [r7, #32]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d101      	bne.n	80109f2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80109ee:	2300      	movs	r3, #0
 80109f0:	e086      	b.n	8010b00 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80109f8:	2bff      	cmp	r3, #255	; 0xff
 80109fa:	d007      	beq.n	8010a0c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8010a02:	3301      	adds	r3, #1
 8010a04:	b2da      	uxtb	r2, r3
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8010a0c:	6a3b      	ldr	r3, [r7, #32]
 8010a0e:	68db      	ldr	r3, [r3, #12]
 8010a10:	899b      	ldrh	r3, [r3, #12]
 8010a12:	b29b      	uxth	r3, r3
 8010a14:	4618      	mov	r0, r3
 8010a16:	f7f8 faf5 	bl	8009004 <lwip_htons>
 8010a1a:	4603      	mov	r3, r0
 8010a1c:	b2db      	uxtb	r3, r3
 8010a1e:	f003 0301 	and.w	r3, r3, #1
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d005      	beq.n	8010a32 <tcp_zero_window_probe+0x72>
 8010a26:	6a3b      	ldr	r3, [r7, #32]
 8010a28:	891b      	ldrh	r3, [r3, #8]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d101      	bne.n	8010a32 <tcp_zero_window_probe+0x72>
 8010a2e:	2301      	movs	r3, #1
 8010a30:	e000      	b.n	8010a34 <tcp_zero_window_probe+0x74>
 8010a32:	2300      	movs	r3, #0
 8010a34:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8010a36:	7ffb      	ldrb	r3, [r7, #31]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	bf0c      	ite	eq
 8010a3c:	2301      	moveq	r3, #1
 8010a3e:	2300      	movne	r3, #0
 8010a40:	b2db      	uxtb	r3, r3
 8010a42:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8010a44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a48:	b299      	uxth	r1, r3
 8010a4a:	6a3b      	ldr	r3, [r7, #32]
 8010a4c:	68db      	ldr	r3, [r3, #12]
 8010a4e:	685b      	ldr	r3, [r3, #4]
 8010a50:	8bba      	ldrh	r2, [r7, #28]
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f7ff fdf8 	bl	8010648 <tcp_output_alloc_header>
 8010a58:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8010a5a:	69bb      	ldr	r3, [r7, #24]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d102      	bne.n	8010a66 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8010a60:	f04f 33ff 	mov.w	r3, #4294967295
 8010a64:	e04c      	b.n	8010b00 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8010a66:	69bb      	ldr	r3, [r7, #24]
 8010a68:	685b      	ldr	r3, [r3, #4]
 8010a6a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8010a6c:	7ffb      	ldrb	r3, [r7, #31]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d011      	beq.n	8010a96 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	899b      	ldrh	r3, [r3, #12]
 8010a76:	b29b      	uxth	r3, r3
 8010a78:	b21b      	sxth	r3, r3
 8010a7a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8010a7e:	b21c      	sxth	r4, r3
 8010a80:	2011      	movs	r0, #17
 8010a82:	f7f8 fabf 	bl	8009004 <lwip_htons>
 8010a86:	4603      	mov	r3, r0
 8010a88:	b21b      	sxth	r3, r3
 8010a8a:	4323      	orrs	r3, r4
 8010a8c:	b21b      	sxth	r3, r3
 8010a8e:	b29a      	uxth	r2, r3
 8010a90:	697b      	ldr	r3, [r7, #20]
 8010a92:	819a      	strh	r2, [r3, #12]
 8010a94:	e010      	b.n	8010ab8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8010a96:	69bb      	ldr	r3, [r7, #24]
 8010a98:	685b      	ldr	r3, [r3, #4]
 8010a9a:	3314      	adds	r3, #20
 8010a9c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8010a9e:	6a3b      	ldr	r3, [r7, #32]
 8010aa0:	6858      	ldr	r0, [r3, #4]
 8010aa2:	6a3b      	ldr	r3, [r7, #32]
 8010aa4:	685b      	ldr	r3, [r3, #4]
 8010aa6:	891a      	ldrh	r2, [r3, #8]
 8010aa8:	6a3b      	ldr	r3, [r7, #32]
 8010aaa:	891b      	ldrh	r3, [r3, #8]
 8010aac:	1ad3      	subs	r3, r2, r3
 8010aae:	b29b      	uxth	r3, r3
 8010ab0:	2201      	movs	r2, #1
 8010ab2:	6939      	ldr	r1, [r7, #16]
 8010ab4:	f7f9 ff54 	bl	800a960 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8010ab8:	6a3b      	ldr	r3, [r7, #32]
 8010aba:	68db      	ldr	r3, [r3, #12]
 8010abc:	685b      	ldr	r3, [r3, #4]
 8010abe:	4618      	mov	r0, r3
 8010ac0:	f7f8 fab5 	bl	800902e <lwip_htonl>
 8010ac4:	4603      	mov	r3, r0
 8010ac6:	3301      	adds	r3, #1
 8010ac8:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	1ad3      	subs	r3, r2, r3
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	da02      	bge.n	8010adc <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	68fa      	ldr	r2, [r7, #12]
 8010ada:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010adc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	69b9      	ldr	r1, [r7, #24]
 8010ae4:	6878      	ldr	r0, [r7, #4]
 8010ae6:	f7ff fded 	bl	80106c4 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010aea:	687a      	ldr	r2, [r7, #4]
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	3304      	adds	r3, #4
 8010af0:	69b9      	ldr	r1, [r7, #24]
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f7ff fe26 	bl	8010744 <tcp_output_control_segment>
 8010af8:	4603      	mov	r3, r0
 8010afa:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8010afc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8010b00:	4618      	mov	r0, r3
 8010b02:	372c      	adds	r7, #44	; 0x2c
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd90      	pop	{r4, r7, pc}
 8010b08:	0801604c 	.word	0x0801604c
 8010b0c:	08016844 	.word	0x08016844
 8010b10:	080160a0 	.word	0x080160a0

08010b14 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b082      	sub	sp, #8
 8010b18:	af00      	add	r7, sp, #0
 8010b1a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8010b1c:	f7fa f8a0 	bl	800ac60 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8010b20:	4b0a      	ldr	r3, [pc, #40]	; (8010b4c <tcpip_tcp_timer+0x38>)
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d103      	bne.n	8010b30 <tcpip_tcp_timer+0x1c>
 8010b28:	4b09      	ldr	r3, [pc, #36]	; (8010b50 <tcpip_tcp_timer+0x3c>)
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d005      	beq.n	8010b3c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8010b30:	2200      	movs	r2, #0
 8010b32:	4908      	ldr	r1, [pc, #32]	; (8010b54 <tcpip_tcp_timer+0x40>)
 8010b34:	20fa      	movs	r0, #250	; 0xfa
 8010b36:	f000 f8f3 	bl	8010d20 <sys_timeout>
 8010b3a:	e003      	b.n	8010b44 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8010b3c:	4b06      	ldr	r3, [pc, #24]	; (8010b58 <tcpip_tcp_timer+0x44>)
 8010b3e:	2200      	movs	r2, #0
 8010b40:	601a      	str	r2, [r3, #0]
  }
}
 8010b42:	bf00      	nop
 8010b44:	bf00      	nop
 8010b46:	3708      	adds	r7, #8
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	bd80      	pop	{r7, pc}
 8010b4c:	2001d09c 	.word	0x2001d09c
 8010b50:	2001d0ac 	.word	0x2001d0ac
 8010b54:	08010b15 	.word	0x08010b15
 8010b58:	20000958 	.word	0x20000958

08010b5c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8010b60:	4b0a      	ldr	r3, [pc, #40]	; (8010b8c <tcp_timer_needed+0x30>)
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d10f      	bne.n	8010b88 <tcp_timer_needed+0x2c>
 8010b68:	4b09      	ldr	r3, [pc, #36]	; (8010b90 <tcp_timer_needed+0x34>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d103      	bne.n	8010b78 <tcp_timer_needed+0x1c>
 8010b70:	4b08      	ldr	r3, [pc, #32]	; (8010b94 <tcp_timer_needed+0x38>)
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d007      	beq.n	8010b88 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8010b78:	4b04      	ldr	r3, [pc, #16]	; (8010b8c <tcp_timer_needed+0x30>)
 8010b7a:	2201      	movs	r2, #1
 8010b7c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8010b7e:	2200      	movs	r2, #0
 8010b80:	4905      	ldr	r1, [pc, #20]	; (8010b98 <tcp_timer_needed+0x3c>)
 8010b82:	20fa      	movs	r0, #250	; 0xfa
 8010b84:	f000 f8cc 	bl	8010d20 <sys_timeout>
  }
}
 8010b88:	bf00      	nop
 8010b8a:	bd80      	pop	{r7, pc}
 8010b8c:	20000958 	.word	0x20000958
 8010b90:	2001d09c 	.word	0x2001d09c
 8010b94:	2001d0ac 	.word	0x2001d0ac
 8010b98:	08010b15 	.word	0x08010b15

08010b9c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	b086      	sub	sp, #24
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	60f8      	str	r0, [r7, #12]
 8010ba4:	60b9      	str	r1, [r7, #8]
 8010ba6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010ba8:	2006      	movs	r0, #6
 8010baa:	f7f8 fe91 	bl	80098d0 <memp_malloc>
 8010bae:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8010bb0:	693b      	ldr	r3, [r7, #16]
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d109      	bne.n	8010bca <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8010bb6:	693b      	ldr	r3, [r7, #16]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d151      	bne.n	8010c60 <sys_timeout_abs+0xc4>
 8010bbc:	4b2a      	ldr	r3, [pc, #168]	; (8010c68 <sys_timeout_abs+0xcc>)
 8010bbe:	22be      	movs	r2, #190	; 0xbe
 8010bc0:	492a      	ldr	r1, [pc, #168]	; (8010c6c <sys_timeout_abs+0xd0>)
 8010bc2:	482b      	ldr	r0, [pc, #172]	; (8010c70 <sys_timeout_abs+0xd4>)
 8010bc4:	f002 fdd6 	bl	8013774 <iprintf>
    return;
 8010bc8:	e04a      	b.n	8010c60 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8010bca:	693b      	ldr	r3, [r7, #16]
 8010bcc:	2200      	movs	r2, #0
 8010bce:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8010bd0:	693b      	ldr	r3, [r7, #16]
 8010bd2:	68ba      	ldr	r2, [r7, #8]
 8010bd4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8010bd6:	693b      	ldr	r3, [r7, #16]
 8010bd8:	687a      	ldr	r2, [r7, #4]
 8010bda:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8010bdc:	693b      	ldr	r3, [r7, #16]
 8010bde:	68fa      	ldr	r2, [r7, #12]
 8010be0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8010be2:	4b24      	ldr	r3, [pc, #144]	; (8010c74 <sys_timeout_abs+0xd8>)
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d103      	bne.n	8010bf2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8010bea:	4a22      	ldr	r2, [pc, #136]	; (8010c74 <sys_timeout_abs+0xd8>)
 8010bec:	693b      	ldr	r3, [r7, #16]
 8010bee:	6013      	str	r3, [r2, #0]
    return;
 8010bf0:	e037      	b.n	8010c62 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8010bf2:	693b      	ldr	r3, [r7, #16]
 8010bf4:	685a      	ldr	r2, [r3, #4]
 8010bf6:	4b1f      	ldr	r3, [pc, #124]	; (8010c74 <sys_timeout_abs+0xd8>)
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	685b      	ldr	r3, [r3, #4]
 8010bfc:	1ad3      	subs	r3, r2, r3
 8010bfe:	0fdb      	lsrs	r3, r3, #31
 8010c00:	f003 0301 	and.w	r3, r3, #1
 8010c04:	b2db      	uxtb	r3, r3
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d007      	beq.n	8010c1a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8010c0a:	4b1a      	ldr	r3, [pc, #104]	; (8010c74 <sys_timeout_abs+0xd8>)
 8010c0c:	681a      	ldr	r2, [r3, #0]
 8010c0e:	693b      	ldr	r3, [r7, #16]
 8010c10:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8010c12:	4a18      	ldr	r2, [pc, #96]	; (8010c74 <sys_timeout_abs+0xd8>)
 8010c14:	693b      	ldr	r3, [r7, #16]
 8010c16:	6013      	str	r3, [r2, #0]
 8010c18:	e023      	b.n	8010c62 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8010c1a:	4b16      	ldr	r3, [pc, #88]	; (8010c74 <sys_timeout_abs+0xd8>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	617b      	str	r3, [r7, #20]
 8010c20:	e01a      	b.n	8010c58 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d00b      	beq.n	8010c42 <sys_timeout_abs+0xa6>
 8010c2a:	693b      	ldr	r3, [r7, #16]
 8010c2c:	685a      	ldr	r2, [r3, #4]
 8010c2e:	697b      	ldr	r3, [r7, #20]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	685b      	ldr	r3, [r3, #4]
 8010c34:	1ad3      	subs	r3, r2, r3
 8010c36:	0fdb      	lsrs	r3, r3, #31
 8010c38:	f003 0301 	and.w	r3, r3, #1
 8010c3c:	b2db      	uxtb	r3, r3
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d007      	beq.n	8010c52 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8010c42:	697b      	ldr	r3, [r7, #20]
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	693b      	ldr	r3, [r7, #16]
 8010c48:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8010c4a:	697b      	ldr	r3, [r7, #20]
 8010c4c:	693a      	ldr	r2, [r7, #16]
 8010c4e:	601a      	str	r2, [r3, #0]
        break;
 8010c50:	e007      	b.n	8010c62 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8010c52:	697b      	ldr	r3, [r7, #20]
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	617b      	str	r3, [r7, #20]
 8010c58:	697b      	ldr	r3, [r7, #20]
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d1e1      	bne.n	8010c22 <sys_timeout_abs+0x86>
 8010c5e:	e000      	b.n	8010c62 <sys_timeout_abs+0xc6>
    return;
 8010c60:	bf00      	nop
      }
    }
  }
}
 8010c62:	3718      	adds	r7, #24
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}
 8010c68:	08016868 	.word	0x08016868
 8010c6c:	0801689c 	.word	0x0801689c
 8010c70:	080168dc 	.word	0x080168dc
 8010c74:	20000950 	.word	0x20000950

08010c78 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8010c78:	b580      	push	{r7, lr}
 8010c7a:	b086      	sub	sp, #24
 8010c7c:	af00      	add	r7, sp, #0
 8010c7e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	685b      	ldr	r3, [r3, #4]
 8010c88:	4798      	blx	r3

  now = sys_now();
 8010c8a:	f7f8 f92d 	bl	8008ee8 <sys_now>
 8010c8e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8010c90:	697b      	ldr	r3, [r7, #20]
 8010c92:	681a      	ldr	r2, [r3, #0]
 8010c94:	4b0f      	ldr	r3, [pc, #60]	; (8010cd4 <lwip_cyclic_timer+0x5c>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	4413      	add	r3, r2
 8010c9a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8010c9c:	68fa      	ldr	r2, [r7, #12]
 8010c9e:	693b      	ldr	r3, [r7, #16]
 8010ca0:	1ad3      	subs	r3, r2, r3
 8010ca2:	0fdb      	lsrs	r3, r3, #31
 8010ca4:	f003 0301 	and.w	r3, r3, #1
 8010ca8:	b2db      	uxtb	r3, r3
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d009      	beq.n	8010cc2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8010cae:	697b      	ldr	r3, [r7, #20]
 8010cb0:	681a      	ldr	r2, [r3, #0]
 8010cb2:	693b      	ldr	r3, [r7, #16]
 8010cb4:	4413      	add	r3, r2
 8010cb6:	687a      	ldr	r2, [r7, #4]
 8010cb8:	4907      	ldr	r1, [pc, #28]	; (8010cd8 <lwip_cyclic_timer+0x60>)
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f7ff ff6e 	bl	8010b9c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8010cc0:	e004      	b.n	8010ccc <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8010cc2:	687a      	ldr	r2, [r7, #4]
 8010cc4:	4904      	ldr	r1, [pc, #16]	; (8010cd8 <lwip_cyclic_timer+0x60>)
 8010cc6:	68f8      	ldr	r0, [r7, #12]
 8010cc8:	f7ff ff68 	bl	8010b9c <sys_timeout_abs>
}
 8010ccc:	bf00      	nop
 8010cce:	3718      	adds	r7, #24
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	bd80      	pop	{r7, pc}
 8010cd4:	20000954 	.word	0x20000954
 8010cd8:	08010c79 	.word	0x08010c79

08010cdc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b082      	sub	sp, #8
 8010ce0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	607b      	str	r3, [r7, #4]
 8010ce6:	e00e      	b.n	8010d06 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8010ce8:	4a0b      	ldr	r2, [pc, #44]	; (8010d18 <sys_timeouts_init+0x3c>)
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	00db      	lsls	r3, r3, #3
 8010cf4:	4a08      	ldr	r2, [pc, #32]	; (8010d18 <sys_timeouts_init+0x3c>)
 8010cf6:	4413      	add	r3, r2
 8010cf8:	461a      	mov	r2, r3
 8010cfa:	4908      	ldr	r1, [pc, #32]	; (8010d1c <sys_timeouts_init+0x40>)
 8010cfc:	f000 f810 	bl	8010d20 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	3301      	adds	r3, #1
 8010d04:	607b      	str	r3, [r7, #4]
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2b02      	cmp	r3, #2
 8010d0a:	d9ed      	bls.n	8010ce8 <sys_timeouts_init+0xc>
  }
}
 8010d0c:	bf00      	nop
 8010d0e:	bf00      	nop
 8010d10:	3708      	adds	r7, #8
 8010d12:	46bd      	mov	sp, r7
 8010d14:	bd80      	pop	{r7, pc}
 8010d16:	bf00      	nop
 8010d18:	0808de14 	.word	0x0808de14
 8010d1c:	08010c79 	.word	0x08010c79

08010d20 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8010d20:	b580      	push	{r7, lr}
 8010d22:	b086      	sub	sp, #24
 8010d24:	af00      	add	r7, sp, #0
 8010d26:	60f8      	str	r0, [r7, #12]
 8010d28:	60b9      	str	r1, [r7, #8]
 8010d2a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010d32:	d306      	bcc.n	8010d42 <sys_timeout+0x22>
 8010d34:	4b0a      	ldr	r3, [pc, #40]	; (8010d60 <sys_timeout+0x40>)
 8010d36:	f240 1229 	movw	r2, #297	; 0x129
 8010d3a:	490a      	ldr	r1, [pc, #40]	; (8010d64 <sys_timeout+0x44>)
 8010d3c:	480a      	ldr	r0, [pc, #40]	; (8010d68 <sys_timeout+0x48>)
 8010d3e:	f002 fd19 	bl	8013774 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8010d42:	f7f8 f8d1 	bl	8008ee8 <sys_now>
 8010d46:	4602      	mov	r2, r0
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	4413      	add	r3, r2
 8010d4c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8010d4e:	687a      	ldr	r2, [r7, #4]
 8010d50:	68b9      	ldr	r1, [r7, #8]
 8010d52:	6978      	ldr	r0, [r7, #20]
 8010d54:	f7ff ff22 	bl	8010b9c <sys_timeout_abs>
#endif
}
 8010d58:	bf00      	nop
 8010d5a:	3718      	adds	r7, #24
 8010d5c:	46bd      	mov	sp, r7
 8010d5e:	bd80      	pop	{r7, pc}
 8010d60:	08016868 	.word	0x08016868
 8010d64:	08016904 	.word	0x08016904
 8010d68:	080168dc 	.word	0x080168dc

08010d6c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8010d6c:	b580      	push	{r7, lr}
 8010d6e:	b084      	sub	sp, #16
 8010d70:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8010d72:	f7f8 f8b9 	bl	8008ee8 <sys_now>
 8010d76:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8010d78:	4b1a      	ldr	r3, [pc, #104]	; (8010de4 <sys_check_timeouts+0x78>)
 8010d7a:	781b      	ldrb	r3, [r3, #0]
 8010d7c:	b2db      	uxtb	r3, r3
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d001      	beq.n	8010d86 <sys_check_timeouts+0x1a>
 8010d82:	f7f9 f8c9 	bl	8009f18 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8010d86:	4b18      	ldr	r3, [pc, #96]	; (8010de8 <sys_check_timeouts+0x7c>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8010d8c:	68bb      	ldr	r3, [r7, #8]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d022      	beq.n	8010dd8 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8010d92:	68bb      	ldr	r3, [r7, #8]
 8010d94:	685b      	ldr	r3, [r3, #4]
 8010d96:	68fa      	ldr	r2, [r7, #12]
 8010d98:	1ad3      	subs	r3, r2, r3
 8010d9a:	0fdb      	lsrs	r3, r3, #31
 8010d9c:	f003 0301 	and.w	r3, r3, #1
 8010da0:	b2db      	uxtb	r3, r3
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d11a      	bne.n	8010ddc <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8010da6:	68bb      	ldr	r3, [r7, #8]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	4a0f      	ldr	r2, [pc, #60]	; (8010de8 <sys_check_timeouts+0x7c>)
 8010dac:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	689b      	ldr	r3, [r3, #8]
 8010db2:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8010db4:	68bb      	ldr	r3, [r7, #8]
 8010db6:	68db      	ldr	r3, [r3, #12]
 8010db8:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8010dba:	68bb      	ldr	r3, [r7, #8]
 8010dbc:	685b      	ldr	r3, [r3, #4]
 8010dbe:	4a0b      	ldr	r2, [pc, #44]	; (8010dec <sys_check_timeouts+0x80>)
 8010dc0:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8010dc2:	68b9      	ldr	r1, [r7, #8]
 8010dc4:	2006      	movs	r0, #6
 8010dc6:	f7f8 fdcf 	bl	8009968 <memp_free>
    if (handler != NULL) {
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d0d3      	beq.n	8010d78 <sys_check_timeouts+0xc>
      handler(arg);
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	6838      	ldr	r0, [r7, #0]
 8010dd4:	4798      	blx	r3
  do {
 8010dd6:	e7cf      	b.n	8010d78 <sys_check_timeouts+0xc>
      return;
 8010dd8:	bf00      	nop
 8010dda:	e000      	b.n	8010dde <sys_check_timeouts+0x72>
      return;
 8010ddc:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8010dde:	3710      	adds	r7, #16
 8010de0:	46bd      	mov	sp, r7
 8010de2:	bd80      	pop	{r7, pc}
 8010de4:	2001d094 	.word	0x2001d094
 8010de8:	20000950 	.word	0x20000950
 8010dec:	20000954 	.word	0x20000954

08010df0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8010df0:	b580      	push	{r7, lr}
 8010df2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010df4:	f002 fd4c 	bl	8013890 <rand>
 8010df8:	4603      	mov	r3, r0
 8010dfa:	b29b      	uxth	r3, r3
 8010dfc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010e00:	b29b      	uxth	r3, r3
 8010e02:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010e06:	b29a      	uxth	r2, r3
 8010e08:	4b01      	ldr	r3, [pc, #4]	; (8010e10 <udp_init+0x20>)
 8010e0a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010e0c:	bf00      	nop
 8010e0e:	bd80      	pop	{r7, pc}
 8010e10:	2000008c 	.word	0x2000008c

08010e14 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8010e14:	b580      	push	{r7, lr}
 8010e16:	b084      	sub	sp, #16
 8010e18:	af00      	add	r7, sp, #0
 8010e1a:	60f8      	str	r0, [r7, #12]
 8010e1c:	60b9      	str	r1, [r7, #8]
 8010e1e:	4613      	mov	r3, r2
 8010e20:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d105      	bne.n	8010e34 <udp_input_local_match+0x20>
 8010e28:	4b27      	ldr	r3, [pc, #156]	; (8010ec8 <udp_input_local_match+0xb4>)
 8010e2a:	2287      	movs	r2, #135	; 0x87
 8010e2c:	4927      	ldr	r1, [pc, #156]	; (8010ecc <udp_input_local_match+0xb8>)
 8010e2e:	4828      	ldr	r0, [pc, #160]	; (8010ed0 <udp_input_local_match+0xbc>)
 8010e30:	f002 fca0 	bl	8013774 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8010e34:	68bb      	ldr	r3, [r7, #8]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d105      	bne.n	8010e46 <udp_input_local_match+0x32>
 8010e3a:	4b23      	ldr	r3, [pc, #140]	; (8010ec8 <udp_input_local_match+0xb4>)
 8010e3c:	2288      	movs	r2, #136	; 0x88
 8010e3e:	4925      	ldr	r1, [pc, #148]	; (8010ed4 <udp_input_local_match+0xc0>)
 8010e40:	4823      	ldr	r0, [pc, #140]	; (8010ed0 <udp_input_local_match+0xbc>)
 8010e42:	f002 fc97 	bl	8013774 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	7a1b      	ldrb	r3, [r3, #8]
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d00b      	beq.n	8010e66 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	7a1a      	ldrb	r2, [r3, #8]
 8010e52:	4b21      	ldr	r3, [pc, #132]	; (8010ed8 <udp_input_local_match+0xc4>)
 8010e54:	685b      	ldr	r3, [r3, #4]
 8010e56:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010e5a:	3301      	adds	r3, #1
 8010e5c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010e5e:	429a      	cmp	r2, r3
 8010e60:	d001      	beq.n	8010e66 <udp_input_local_match+0x52>
    return 0;
 8010e62:	2300      	movs	r3, #0
 8010e64:	e02b      	b.n	8010ebe <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8010e66:	79fb      	ldrb	r3, [r7, #7]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d018      	beq.n	8010e9e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d013      	beq.n	8010e9a <udp_input_local_match+0x86>
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d00f      	beq.n	8010e9a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8010e7a:	4b17      	ldr	r3, [pc, #92]	; (8010ed8 <udp_input_local_match+0xc4>)
 8010e7c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e82:	d00a      	beq.n	8010e9a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	681a      	ldr	r2, [r3, #0]
 8010e88:	4b13      	ldr	r3, [pc, #76]	; (8010ed8 <udp_input_local_match+0xc4>)
 8010e8a:	695b      	ldr	r3, [r3, #20]
 8010e8c:	405a      	eors	r2, r3
 8010e8e:	68bb      	ldr	r3, [r7, #8]
 8010e90:	3308      	adds	r3, #8
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d110      	bne.n	8010ebc <udp_input_local_match+0xa8>
          return 1;
 8010e9a:	2301      	movs	r3, #1
 8010e9c:	e00f      	b.n	8010ebe <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d009      	beq.n	8010eb8 <udp_input_local_match+0xa4>
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d005      	beq.n	8010eb8 <udp_input_local_match+0xa4>
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	681a      	ldr	r2, [r3, #0]
 8010eb0:	4b09      	ldr	r3, [pc, #36]	; (8010ed8 <udp_input_local_match+0xc4>)
 8010eb2:	695b      	ldr	r3, [r3, #20]
 8010eb4:	429a      	cmp	r2, r3
 8010eb6:	d101      	bne.n	8010ebc <udp_input_local_match+0xa8>
        return 1;
 8010eb8:	2301      	movs	r3, #1
 8010eba:	e000      	b.n	8010ebe <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8010ebc:	2300      	movs	r3, #0
}
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	3710      	adds	r7, #16
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	bd80      	pop	{r7, pc}
 8010ec6:	bf00      	nop
 8010ec8:	08016950 	.word	0x08016950
 8010ecc:	08016980 	.word	0x08016980
 8010ed0:	080169a4 	.word	0x080169a4
 8010ed4:	080169cc 	.word	0x080169cc
 8010ed8:	20011380 	.word	0x20011380

08010edc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8010edc:	b590      	push	{r4, r7, lr}
 8010ede:	b08d      	sub	sp, #52	; 0x34
 8010ee0:	af02      	add	r7, sp, #8
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d105      	bne.n	8010efc <udp_input+0x20>
 8010ef0:	4b7c      	ldr	r3, [pc, #496]	; (80110e4 <udp_input+0x208>)
 8010ef2:	22cf      	movs	r2, #207	; 0xcf
 8010ef4:	497c      	ldr	r1, [pc, #496]	; (80110e8 <udp_input+0x20c>)
 8010ef6:	487d      	ldr	r0, [pc, #500]	; (80110ec <udp_input+0x210>)
 8010ef8:	f002 fc3c 	bl	8013774 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8010efc:	683b      	ldr	r3, [r7, #0]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d105      	bne.n	8010f0e <udp_input+0x32>
 8010f02:	4b78      	ldr	r3, [pc, #480]	; (80110e4 <udp_input+0x208>)
 8010f04:	22d0      	movs	r2, #208	; 0xd0
 8010f06:	497a      	ldr	r1, [pc, #488]	; (80110f0 <udp_input+0x214>)
 8010f08:	4878      	ldr	r0, [pc, #480]	; (80110ec <udp_input+0x210>)
 8010f0a:	f002 fc33 	bl	8013774 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	895b      	ldrh	r3, [r3, #10]
 8010f12:	2b07      	cmp	r3, #7
 8010f14:	d803      	bhi.n	8010f1e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8010f16:	6878      	ldr	r0, [r7, #4]
 8010f18:	f7f9 fb38 	bl	800a58c <pbuf_free>
    goto end;
 8010f1c:	e0de      	b.n	80110dc <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	685b      	ldr	r3, [r3, #4]
 8010f22:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8010f24:	4b73      	ldr	r3, [pc, #460]	; (80110f4 <udp_input+0x218>)
 8010f26:	695b      	ldr	r3, [r3, #20]
 8010f28:	4a72      	ldr	r2, [pc, #456]	; (80110f4 <udp_input+0x218>)
 8010f2a:	6812      	ldr	r2, [r2, #0]
 8010f2c:	4611      	mov	r1, r2
 8010f2e:	4618      	mov	r0, r3
 8010f30:	f001 fc88 	bl	8012844 <ip4_addr_isbroadcast_u32>
 8010f34:	4603      	mov	r3, r0
 8010f36:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8010f38:	697b      	ldr	r3, [r7, #20]
 8010f3a:	881b      	ldrh	r3, [r3, #0]
 8010f3c:	b29b      	uxth	r3, r3
 8010f3e:	4618      	mov	r0, r3
 8010f40:	f7f8 f860 	bl	8009004 <lwip_htons>
 8010f44:	4603      	mov	r3, r0
 8010f46:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8010f48:	697b      	ldr	r3, [r7, #20]
 8010f4a:	885b      	ldrh	r3, [r3, #2]
 8010f4c:	b29b      	uxth	r3, r3
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f7f8 f858 	bl	8009004 <lwip_htons>
 8010f54:	4603      	mov	r3, r0
 8010f56:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8010f58:	2300      	movs	r3, #0
 8010f5a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8010f60:	2300      	movs	r3, #0
 8010f62:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010f64:	4b64      	ldr	r3, [pc, #400]	; (80110f8 <udp_input+0x21c>)
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	627b      	str	r3, [r7, #36]	; 0x24
 8010f6a:	e054      	b.n	8011016 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8010f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f6e:	8a5b      	ldrh	r3, [r3, #18]
 8010f70:	89fa      	ldrh	r2, [r7, #14]
 8010f72:	429a      	cmp	r2, r3
 8010f74:	d14a      	bne.n	801100c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8010f76:	7cfb      	ldrb	r3, [r7, #19]
 8010f78:	461a      	mov	r2, r3
 8010f7a:	6839      	ldr	r1, [r7, #0]
 8010f7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010f7e:	f7ff ff49 	bl	8010e14 <udp_input_local_match>
 8010f82:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d041      	beq.n	801100c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8010f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f8a:	7c1b      	ldrb	r3, [r3, #16]
 8010f8c:	f003 0304 	and.w	r3, r3, #4
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d11d      	bne.n	8010fd0 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8010f94:	69fb      	ldr	r3, [r7, #28]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d102      	bne.n	8010fa0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8010f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f9c:	61fb      	str	r3, [r7, #28]
 8010f9e:	e017      	b.n	8010fd0 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8010fa0:	7cfb      	ldrb	r3, [r7, #19]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d014      	beq.n	8010fd0 <udp_input+0xf4>
 8010fa6:	4b53      	ldr	r3, [pc, #332]	; (80110f4 <udp_input+0x218>)
 8010fa8:	695b      	ldr	r3, [r3, #20]
 8010faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fae:	d10f      	bne.n	8010fd0 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8010fb0:	69fb      	ldr	r3, [r7, #28]
 8010fb2:	681a      	ldr	r2, [r3, #0]
 8010fb4:	683b      	ldr	r3, [r7, #0]
 8010fb6:	3304      	adds	r3, #4
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d008      	beq.n	8010fd0 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8010fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fc0:	681a      	ldr	r2, [r3, #0]
 8010fc2:	683b      	ldr	r3, [r7, #0]
 8010fc4:	3304      	adds	r3, #4
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	429a      	cmp	r2, r3
 8010fca:	d101      	bne.n	8010fd0 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8010fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fce:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8010fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fd2:	8a9b      	ldrh	r3, [r3, #20]
 8010fd4:	8a3a      	ldrh	r2, [r7, #16]
 8010fd6:	429a      	cmp	r2, r3
 8010fd8:	d118      	bne.n	801100c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8010fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fdc:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d005      	beq.n	8010fee <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8010fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fe4:	685a      	ldr	r2, [r3, #4]
 8010fe6:	4b43      	ldr	r3, [pc, #268]	; (80110f4 <udp_input+0x218>)
 8010fe8:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8010fea:	429a      	cmp	r2, r3
 8010fec:	d10e      	bne.n	801100c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8010fee:	6a3b      	ldr	r3, [r7, #32]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d014      	beq.n	801101e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8010ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ff6:	68da      	ldr	r2, [r3, #12]
 8010ff8:	6a3b      	ldr	r3, [r7, #32]
 8010ffa:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8010ffc:	4b3e      	ldr	r3, [pc, #248]	; (80110f8 <udp_input+0x21c>)
 8010ffe:	681a      	ldr	r2, [r3, #0]
 8011000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011002:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8011004:	4a3c      	ldr	r2, [pc, #240]	; (80110f8 <udp_input+0x21c>)
 8011006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011008:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801100a:	e008      	b.n	801101e <udp_input+0x142>
      }
    }

    prev = pcb;
 801100c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801100e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011012:	68db      	ldr	r3, [r3, #12]
 8011014:	627b      	str	r3, [r7, #36]	; 0x24
 8011016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011018:	2b00      	cmp	r3, #0
 801101a:	d1a7      	bne.n	8010f6c <udp_input+0x90>
 801101c:	e000      	b.n	8011020 <udp_input+0x144>
        break;
 801101e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8011020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011022:	2b00      	cmp	r3, #0
 8011024:	d101      	bne.n	801102a <udp_input+0x14e>
    pcb = uncon_pcb;
 8011026:	69fb      	ldr	r3, [r7, #28]
 8011028:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801102a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801102c:	2b00      	cmp	r3, #0
 801102e:	d002      	beq.n	8011036 <udp_input+0x15a>
    for_us = 1;
 8011030:	2301      	movs	r3, #1
 8011032:	76fb      	strb	r3, [r7, #27]
 8011034:	e00a      	b.n	801104c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8011036:	683b      	ldr	r3, [r7, #0]
 8011038:	3304      	adds	r3, #4
 801103a:	681a      	ldr	r2, [r3, #0]
 801103c:	4b2d      	ldr	r3, [pc, #180]	; (80110f4 <udp_input+0x218>)
 801103e:	695b      	ldr	r3, [r3, #20]
 8011040:	429a      	cmp	r2, r3
 8011042:	bf0c      	ite	eq
 8011044:	2301      	moveq	r3, #1
 8011046:	2300      	movne	r3, #0
 8011048:	b2db      	uxtb	r3, r3
 801104a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801104c:	7efb      	ldrb	r3, [r7, #27]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d041      	beq.n	80110d6 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8011052:	2108      	movs	r1, #8
 8011054:	6878      	ldr	r0, [r7, #4]
 8011056:	f7f9 fa13 	bl	800a480 <pbuf_remove_header>
 801105a:	4603      	mov	r3, r0
 801105c:	2b00      	cmp	r3, #0
 801105e:	d00a      	beq.n	8011076 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8011060:	4b20      	ldr	r3, [pc, #128]	; (80110e4 <udp_input+0x208>)
 8011062:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8011066:	4925      	ldr	r1, [pc, #148]	; (80110fc <udp_input+0x220>)
 8011068:	4820      	ldr	r0, [pc, #128]	; (80110ec <udp_input+0x210>)
 801106a:	f002 fb83 	bl	8013774 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801106e:	6878      	ldr	r0, [r7, #4]
 8011070:	f7f9 fa8c 	bl	800a58c <pbuf_free>
      goto end;
 8011074:	e032      	b.n	80110dc <udp_input+0x200>
    }

    if (pcb != NULL) {
 8011076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011078:	2b00      	cmp	r3, #0
 801107a:	d012      	beq.n	80110a2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801107c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801107e:	699b      	ldr	r3, [r3, #24]
 8011080:	2b00      	cmp	r3, #0
 8011082:	d00a      	beq.n	801109a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8011084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011086:	699c      	ldr	r4, [r3, #24]
 8011088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801108a:	69d8      	ldr	r0, [r3, #28]
 801108c:	8a3b      	ldrh	r3, [r7, #16]
 801108e:	9300      	str	r3, [sp, #0]
 8011090:	4b1b      	ldr	r3, [pc, #108]	; (8011100 <udp_input+0x224>)
 8011092:	687a      	ldr	r2, [r7, #4]
 8011094:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011096:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8011098:	e021      	b.n	80110de <udp_input+0x202>
        pbuf_free(p);
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	f7f9 fa76 	bl	800a58c <pbuf_free>
        goto end;
 80110a0:	e01c      	b.n	80110dc <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80110a2:	7cfb      	ldrb	r3, [r7, #19]
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d112      	bne.n	80110ce <udp_input+0x1f2>
 80110a8:	4b12      	ldr	r3, [pc, #72]	; (80110f4 <udp_input+0x218>)
 80110aa:	695b      	ldr	r3, [r3, #20]
 80110ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80110b0:	2be0      	cmp	r3, #224	; 0xe0
 80110b2:	d00c      	beq.n	80110ce <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80110b4:	4b0f      	ldr	r3, [pc, #60]	; (80110f4 <udp_input+0x218>)
 80110b6:	899b      	ldrh	r3, [r3, #12]
 80110b8:	3308      	adds	r3, #8
 80110ba:	b29b      	uxth	r3, r3
 80110bc:	b21b      	sxth	r3, r3
 80110be:	4619      	mov	r1, r3
 80110c0:	6878      	ldr	r0, [r7, #4]
 80110c2:	f7f9 fa50 	bl	800a566 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80110c6:	2103      	movs	r1, #3
 80110c8:	6878      	ldr	r0, [r7, #4]
 80110ca:	f001 f89b 	bl	8012204 <icmp_dest_unreach>
      pbuf_free(p);
 80110ce:	6878      	ldr	r0, [r7, #4]
 80110d0:	f7f9 fa5c 	bl	800a58c <pbuf_free>
  return;
 80110d4:	e003      	b.n	80110de <udp_input+0x202>
    pbuf_free(p);
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f7f9 fa58 	bl	800a58c <pbuf_free>
  return;
 80110dc:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80110de:	372c      	adds	r7, #44	; 0x2c
 80110e0:	46bd      	mov	sp, r7
 80110e2:	bd90      	pop	{r4, r7, pc}
 80110e4:	08016950 	.word	0x08016950
 80110e8:	080169f4 	.word	0x080169f4
 80110ec:	080169a4 	.word	0x080169a4
 80110f0:	08016a0c 	.word	0x08016a0c
 80110f4:	20011380 	.word	0x20011380
 80110f8:	2001d0b4 	.word	0x2001d0b4
 80110fc:	08016a28 	.word	0x08016a28
 8011100:	20011390 	.word	0x20011390

08011104 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8011104:	b480      	push	{r7}
 8011106:	b085      	sub	sp, #20
 8011108:	af00      	add	r7, sp, #0
 801110a:	6078      	str	r0, [r7, #4]
 801110c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d01e      	beq.n	8011152 <udp_netif_ip_addr_changed+0x4e>
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d01a      	beq.n	8011152 <udp_netif_ip_addr_changed+0x4e>
 801111c:	683b      	ldr	r3, [r7, #0]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d017      	beq.n	8011152 <udp_netif_ip_addr_changed+0x4e>
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d013      	beq.n	8011152 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801112a:	4b0d      	ldr	r3, [pc, #52]	; (8011160 <udp_netif_ip_addr_changed+0x5c>)
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	60fb      	str	r3, [r7, #12]
 8011130:	e00c      	b.n	801114c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	681a      	ldr	r2, [r3, #0]
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	429a      	cmp	r2, r3
 801113c:	d103      	bne.n	8011146 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	681a      	ldr	r2, [r3, #0]
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	68db      	ldr	r3, [r3, #12]
 801114a:	60fb      	str	r3, [r7, #12]
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d1ef      	bne.n	8011132 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8011152:	bf00      	nop
 8011154:	3714      	adds	r7, #20
 8011156:	46bd      	mov	sp, r7
 8011158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115c:	4770      	bx	lr
 801115e:	bf00      	nop
 8011160:	2001d0b4 	.word	0x2001d0b4

08011164 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b082      	sub	sp, #8
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801116c:	4915      	ldr	r1, [pc, #84]	; (80111c4 <etharp_free_entry+0x60>)
 801116e:	687a      	ldr	r2, [r7, #4]
 8011170:	4613      	mov	r3, r2
 8011172:	005b      	lsls	r3, r3, #1
 8011174:	4413      	add	r3, r2
 8011176:	00db      	lsls	r3, r3, #3
 8011178:	440b      	add	r3, r1
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d013      	beq.n	80111a8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8011180:	4910      	ldr	r1, [pc, #64]	; (80111c4 <etharp_free_entry+0x60>)
 8011182:	687a      	ldr	r2, [r7, #4]
 8011184:	4613      	mov	r3, r2
 8011186:	005b      	lsls	r3, r3, #1
 8011188:	4413      	add	r3, r2
 801118a:	00db      	lsls	r3, r3, #3
 801118c:	440b      	add	r3, r1
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	4618      	mov	r0, r3
 8011192:	f7f9 f9fb 	bl	800a58c <pbuf_free>
    arp_table[i].q = NULL;
 8011196:	490b      	ldr	r1, [pc, #44]	; (80111c4 <etharp_free_entry+0x60>)
 8011198:	687a      	ldr	r2, [r7, #4]
 801119a:	4613      	mov	r3, r2
 801119c:	005b      	lsls	r3, r3, #1
 801119e:	4413      	add	r3, r2
 80111a0:	00db      	lsls	r3, r3, #3
 80111a2:	440b      	add	r3, r1
 80111a4:	2200      	movs	r2, #0
 80111a6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80111a8:	4906      	ldr	r1, [pc, #24]	; (80111c4 <etharp_free_entry+0x60>)
 80111aa:	687a      	ldr	r2, [r7, #4]
 80111ac:	4613      	mov	r3, r2
 80111ae:	005b      	lsls	r3, r3, #1
 80111b0:	4413      	add	r3, r2
 80111b2:	00db      	lsls	r3, r3, #3
 80111b4:	440b      	add	r3, r1
 80111b6:	3314      	adds	r3, #20
 80111b8:	2200      	movs	r2, #0
 80111ba:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80111bc:	bf00      	nop
 80111be:	3708      	adds	r7, #8
 80111c0:	46bd      	mov	sp, r7
 80111c2:	bd80      	pop	{r7, pc}
 80111c4:	2000095c 	.word	0x2000095c

080111c8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b082      	sub	sp, #8
 80111cc:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80111ce:	2300      	movs	r3, #0
 80111d0:	607b      	str	r3, [r7, #4]
 80111d2:	e096      	b.n	8011302 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80111d4:	494f      	ldr	r1, [pc, #316]	; (8011314 <etharp_tmr+0x14c>)
 80111d6:	687a      	ldr	r2, [r7, #4]
 80111d8:	4613      	mov	r3, r2
 80111da:	005b      	lsls	r3, r3, #1
 80111dc:	4413      	add	r3, r2
 80111de:	00db      	lsls	r3, r3, #3
 80111e0:	440b      	add	r3, r1
 80111e2:	3314      	adds	r3, #20
 80111e4:	781b      	ldrb	r3, [r3, #0]
 80111e6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80111e8:	78fb      	ldrb	r3, [r7, #3]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	f000 8086 	beq.w	80112fc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80111f0:	4948      	ldr	r1, [pc, #288]	; (8011314 <etharp_tmr+0x14c>)
 80111f2:	687a      	ldr	r2, [r7, #4]
 80111f4:	4613      	mov	r3, r2
 80111f6:	005b      	lsls	r3, r3, #1
 80111f8:	4413      	add	r3, r2
 80111fa:	00db      	lsls	r3, r3, #3
 80111fc:	440b      	add	r3, r1
 80111fe:	3312      	adds	r3, #18
 8011200:	881b      	ldrh	r3, [r3, #0]
 8011202:	3301      	adds	r3, #1
 8011204:	b298      	uxth	r0, r3
 8011206:	4943      	ldr	r1, [pc, #268]	; (8011314 <etharp_tmr+0x14c>)
 8011208:	687a      	ldr	r2, [r7, #4]
 801120a:	4613      	mov	r3, r2
 801120c:	005b      	lsls	r3, r3, #1
 801120e:	4413      	add	r3, r2
 8011210:	00db      	lsls	r3, r3, #3
 8011212:	440b      	add	r3, r1
 8011214:	3312      	adds	r3, #18
 8011216:	4602      	mov	r2, r0
 8011218:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801121a:	493e      	ldr	r1, [pc, #248]	; (8011314 <etharp_tmr+0x14c>)
 801121c:	687a      	ldr	r2, [r7, #4]
 801121e:	4613      	mov	r3, r2
 8011220:	005b      	lsls	r3, r3, #1
 8011222:	4413      	add	r3, r2
 8011224:	00db      	lsls	r3, r3, #3
 8011226:	440b      	add	r3, r1
 8011228:	3312      	adds	r3, #18
 801122a:	881b      	ldrh	r3, [r3, #0]
 801122c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8011230:	d215      	bcs.n	801125e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8011232:	4938      	ldr	r1, [pc, #224]	; (8011314 <etharp_tmr+0x14c>)
 8011234:	687a      	ldr	r2, [r7, #4]
 8011236:	4613      	mov	r3, r2
 8011238:	005b      	lsls	r3, r3, #1
 801123a:	4413      	add	r3, r2
 801123c:	00db      	lsls	r3, r3, #3
 801123e:	440b      	add	r3, r1
 8011240:	3314      	adds	r3, #20
 8011242:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8011244:	2b01      	cmp	r3, #1
 8011246:	d10e      	bne.n	8011266 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8011248:	4932      	ldr	r1, [pc, #200]	; (8011314 <etharp_tmr+0x14c>)
 801124a:	687a      	ldr	r2, [r7, #4]
 801124c:	4613      	mov	r3, r2
 801124e:	005b      	lsls	r3, r3, #1
 8011250:	4413      	add	r3, r2
 8011252:	00db      	lsls	r3, r3, #3
 8011254:	440b      	add	r3, r1
 8011256:	3312      	adds	r3, #18
 8011258:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801125a:	2b04      	cmp	r3, #4
 801125c:	d903      	bls.n	8011266 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801125e:	6878      	ldr	r0, [r7, #4]
 8011260:	f7ff ff80 	bl	8011164 <etharp_free_entry>
 8011264:	e04a      	b.n	80112fc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8011266:	492b      	ldr	r1, [pc, #172]	; (8011314 <etharp_tmr+0x14c>)
 8011268:	687a      	ldr	r2, [r7, #4]
 801126a:	4613      	mov	r3, r2
 801126c:	005b      	lsls	r3, r3, #1
 801126e:	4413      	add	r3, r2
 8011270:	00db      	lsls	r3, r3, #3
 8011272:	440b      	add	r3, r1
 8011274:	3314      	adds	r3, #20
 8011276:	781b      	ldrb	r3, [r3, #0]
 8011278:	2b03      	cmp	r3, #3
 801127a:	d10a      	bne.n	8011292 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801127c:	4925      	ldr	r1, [pc, #148]	; (8011314 <etharp_tmr+0x14c>)
 801127e:	687a      	ldr	r2, [r7, #4]
 8011280:	4613      	mov	r3, r2
 8011282:	005b      	lsls	r3, r3, #1
 8011284:	4413      	add	r3, r2
 8011286:	00db      	lsls	r3, r3, #3
 8011288:	440b      	add	r3, r1
 801128a:	3314      	adds	r3, #20
 801128c:	2204      	movs	r2, #4
 801128e:	701a      	strb	r2, [r3, #0]
 8011290:	e034      	b.n	80112fc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8011292:	4920      	ldr	r1, [pc, #128]	; (8011314 <etharp_tmr+0x14c>)
 8011294:	687a      	ldr	r2, [r7, #4]
 8011296:	4613      	mov	r3, r2
 8011298:	005b      	lsls	r3, r3, #1
 801129a:	4413      	add	r3, r2
 801129c:	00db      	lsls	r3, r3, #3
 801129e:	440b      	add	r3, r1
 80112a0:	3314      	adds	r3, #20
 80112a2:	781b      	ldrb	r3, [r3, #0]
 80112a4:	2b04      	cmp	r3, #4
 80112a6:	d10a      	bne.n	80112be <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80112a8:	491a      	ldr	r1, [pc, #104]	; (8011314 <etharp_tmr+0x14c>)
 80112aa:	687a      	ldr	r2, [r7, #4]
 80112ac:	4613      	mov	r3, r2
 80112ae:	005b      	lsls	r3, r3, #1
 80112b0:	4413      	add	r3, r2
 80112b2:	00db      	lsls	r3, r3, #3
 80112b4:	440b      	add	r3, r1
 80112b6:	3314      	adds	r3, #20
 80112b8:	2202      	movs	r2, #2
 80112ba:	701a      	strb	r2, [r3, #0]
 80112bc:	e01e      	b.n	80112fc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80112be:	4915      	ldr	r1, [pc, #84]	; (8011314 <etharp_tmr+0x14c>)
 80112c0:	687a      	ldr	r2, [r7, #4]
 80112c2:	4613      	mov	r3, r2
 80112c4:	005b      	lsls	r3, r3, #1
 80112c6:	4413      	add	r3, r2
 80112c8:	00db      	lsls	r3, r3, #3
 80112ca:	440b      	add	r3, r1
 80112cc:	3314      	adds	r3, #20
 80112ce:	781b      	ldrb	r3, [r3, #0]
 80112d0:	2b01      	cmp	r3, #1
 80112d2:	d113      	bne.n	80112fc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80112d4:	490f      	ldr	r1, [pc, #60]	; (8011314 <etharp_tmr+0x14c>)
 80112d6:	687a      	ldr	r2, [r7, #4]
 80112d8:	4613      	mov	r3, r2
 80112da:	005b      	lsls	r3, r3, #1
 80112dc:	4413      	add	r3, r2
 80112de:	00db      	lsls	r3, r3, #3
 80112e0:	440b      	add	r3, r1
 80112e2:	3308      	adds	r3, #8
 80112e4:	6818      	ldr	r0, [r3, #0]
 80112e6:	687a      	ldr	r2, [r7, #4]
 80112e8:	4613      	mov	r3, r2
 80112ea:	005b      	lsls	r3, r3, #1
 80112ec:	4413      	add	r3, r2
 80112ee:	00db      	lsls	r3, r3, #3
 80112f0:	4a08      	ldr	r2, [pc, #32]	; (8011314 <etharp_tmr+0x14c>)
 80112f2:	4413      	add	r3, r2
 80112f4:	3304      	adds	r3, #4
 80112f6:	4619      	mov	r1, r3
 80112f8:	f000 fe6e 	bl	8011fd8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	3301      	adds	r3, #1
 8011300:	607b      	str	r3, [r7, #4]
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	2b09      	cmp	r3, #9
 8011306:	f77f af65 	ble.w	80111d4 <etharp_tmr+0xc>
      }
    }
  }
}
 801130a:	bf00      	nop
 801130c:	bf00      	nop
 801130e:	3708      	adds	r7, #8
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}
 8011314:	2000095c 	.word	0x2000095c

08011318 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b08a      	sub	sp, #40	; 0x28
 801131c:	af00      	add	r7, sp, #0
 801131e:	60f8      	str	r0, [r7, #12]
 8011320:	460b      	mov	r3, r1
 8011322:	607a      	str	r2, [r7, #4]
 8011324:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8011326:	230a      	movs	r3, #10
 8011328:	84fb      	strh	r3, [r7, #38]	; 0x26
 801132a:	230a      	movs	r3, #10
 801132c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801132e:	230a      	movs	r3, #10
 8011330:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8011332:	2300      	movs	r3, #0
 8011334:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8011336:	230a      	movs	r3, #10
 8011338:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801133a:	2300      	movs	r3, #0
 801133c:	83bb      	strh	r3, [r7, #28]
 801133e:	2300      	movs	r3, #0
 8011340:	837b      	strh	r3, [r7, #26]
 8011342:	2300      	movs	r3, #0
 8011344:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011346:	2300      	movs	r3, #0
 8011348:	843b      	strh	r3, [r7, #32]
 801134a:	e0ae      	b.n	80114aa <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801134c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011350:	49a6      	ldr	r1, [pc, #664]	; (80115ec <etharp_find_entry+0x2d4>)
 8011352:	4613      	mov	r3, r2
 8011354:	005b      	lsls	r3, r3, #1
 8011356:	4413      	add	r3, r2
 8011358:	00db      	lsls	r3, r3, #3
 801135a:	440b      	add	r3, r1
 801135c:	3314      	adds	r3, #20
 801135e:	781b      	ldrb	r3, [r3, #0]
 8011360:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8011362:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8011366:	2b0a      	cmp	r3, #10
 8011368:	d105      	bne.n	8011376 <etharp_find_entry+0x5e>
 801136a:	7dfb      	ldrb	r3, [r7, #23]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d102      	bne.n	8011376 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8011370:	8c3b      	ldrh	r3, [r7, #32]
 8011372:	847b      	strh	r3, [r7, #34]	; 0x22
 8011374:	e095      	b.n	80114a2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8011376:	7dfb      	ldrb	r3, [r7, #23]
 8011378:	2b00      	cmp	r3, #0
 801137a:	f000 8092 	beq.w	80114a2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801137e:	7dfb      	ldrb	r3, [r7, #23]
 8011380:	2b01      	cmp	r3, #1
 8011382:	d009      	beq.n	8011398 <etharp_find_entry+0x80>
 8011384:	7dfb      	ldrb	r3, [r7, #23]
 8011386:	2b01      	cmp	r3, #1
 8011388:	d806      	bhi.n	8011398 <etharp_find_entry+0x80>
 801138a:	4b99      	ldr	r3, [pc, #612]	; (80115f0 <etharp_find_entry+0x2d8>)
 801138c:	f240 1223 	movw	r2, #291	; 0x123
 8011390:	4998      	ldr	r1, [pc, #608]	; (80115f4 <etharp_find_entry+0x2dc>)
 8011392:	4899      	ldr	r0, [pc, #612]	; (80115f8 <etharp_find_entry+0x2e0>)
 8011394:	f002 f9ee 	bl	8013774 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d020      	beq.n	80113e0 <etharp_find_entry+0xc8>
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	6819      	ldr	r1, [r3, #0]
 80113a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80113a6:	4891      	ldr	r0, [pc, #580]	; (80115ec <etharp_find_entry+0x2d4>)
 80113a8:	4613      	mov	r3, r2
 80113aa:	005b      	lsls	r3, r3, #1
 80113ac:	4413      	add	r3, r2
 80113ae:	00db      	lsls	r3, r3, #3
 80113b0:	4403      	add	r3, r0
 80113b2:	3304      	adds	r3, #4
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	4299      	cmp	r1, r3
 80113b8:	d112      	bne.n	80113e0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d00c      	beq.n	80113da <etharp_find_entry+0xc2>
 80113c0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80113c4:	4989      	ldr	r1, [pc, #548]	; (80115ec <etharp_find_entry+0x2d4>)
 80113c6:	4613      	mov	r3, r2
 80113c8:	005b      	lsls	r3, r3, #1
 80113ca:	4413      	add	r3, r2
 80113cc:	00db      	lsls	r3, r3, #3
 80113ce:	440b      	add	r3, r1
 80113d0:	3308      	adds	r3, #8
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	687a      	ldr	r2, [r7, #4]
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d102      	bne.n	80113e0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80113da:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80113de:	e100      	b.n	80115e2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80113e0:	7dfb      	ldrb	r3, [r7, #23]
 80113e2:	2b01      	cmp	r3, #1
 80113e4:	d140      	bne.n	8011468 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80113e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80113ea:	4980      	ldr	r1, [pc, #512]	; (80115ec <etharp_find_entry+0x2d4>)
 80113ec:	4613      	mov	r3, r2
 80113ee:	005b      	lsls	r3, r3, #1
 80113f0:	4413      	add	r3, r2
 80113f2:	00db      	lsls	r3, r3, #3
 80113f4:	440b      	add	r3, r1
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d01a      	beq.n	8011432 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80113fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011400:	497a      	ldr	r1, [pc, #488]	; (80115ec <etharp_find_entry+0x2d4>)
 8011402:	4613      	mov	r3, r2
 8011404:	005b      	lsls	r3, r3, #1
 8011406:	4413      	add	r3, r2
 8011408:	00db      	lsls	r3, r3, #3
 801140a:	440b      	add	r3, r1
 801140c:	3312      	adds	r3, #18
 801140e:	881b      	ldrh	r3, [r3, #0]
 8011410:	8bba      	ldrh	r2, [r7, #28]
 8011412:	429a      	cmp	r2, r3
 8011414:	d845      	bhi.n	80114a2 <etharp_find_entry+0x18a>
            old_queue = i;
 8011416:	8c3b      	ldrh	r3, [r7, #32]
 8011418:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801141a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801141e:	4973      	ldr	r1, [pc, #460]	; (80115ec <etharp_find_entry+0x2d4>)
 8011420:	4613      	mov	r3, r2
 8011422:	005b      	lsls	r3, r3, #1
 8011424:	4413      	add	r3, r2
 8011426:	00db      	lsls	r3, r3, #3
 8011428:	440b      	add	r3, r1
 801142a:	3312      	adds	r3, #18
 801142c:	881b      	ldrh	r3, [r3, #0]
 801142e:	83bb      	strh	r3, [r7, #28]
 8011430:	e037      	b.n	80114a2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8011432:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011436:	496d      	ldr	r1, [pc, #436]	; (80115ec <etharp_find_entry+0x2d4>)
 8011438:	4613      	mov	r3, r2
 801143a:	005b      	lsls	r3, r3, #1
 801143c:	4413      	add	r3, r2
 801143e:	00db      	lsls	r3, r3, #3
 8011440:	440b      	add	r3, r1
 8011442:	3312      	adds	r3, #18
 8011444:	881b      	ldrh	r3, [r3, #0]
 8011446:	8b7a      	ldrh	r2, [r7, #26]
 8011448:	429a      	cmp	r2, r3
 801144a:	d82a      	bhi.n	80114a2 <etharp_find_entry+0x18a>
            old_pending = i;
 801144c:	8c3b      	ldrh	r3, [r7, #32]
 801144e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8011450:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011454:	4965      	ldr	r1, [pc, #404]	; (80115ec <etharp_find_entry+0x2d4>)
 8011456:	4613      	mov	r3, r2
 8011458:	005b      	lsls	r3, r3, #1
 801145a:	4413      	add	r3, r2
 801145c:	00db      	lsls	r3, r3, #3
 801145e:	440b      	add	r3, r1
 8011460:	3312      	adds	r3, #18
 8011462:	881b      	ldrh	r3, [r3, #0]
 8011464:	837b      	strh	r3, [r7, #26]
 8011466:	e01c      	b.n	80114a2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8011468:	7dfb      	ldrb	r3, [r7, #23]
 801146a:	2b01      	cmp	r3, #1
 801146c:	d919      	bls.n	80114a2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801146e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011472:	495e      	ldr	r1, [pc, #376]	; (80115ec <etharp_find_entry+0x2d4>)
 8011474:	4613      	mov	r3, r2
 8011476:	005b      	lsls	r3, r3, #1
 8011478:	4413      	add	r3, r2
 801147a:	00db      	lsls	r3, r3, #3
 801147c:	440b      	add	r3, r1
 801147e:	3312      	adds	r3, #18
 8011480:	881b      	ldrh	r3, [r3, #0]
 8011482:	8b3a      	ldrh	r2, [r7, #24]
 8011484:	429a      	cmp	r2, r3
 8011486:	d80c      	bhi.n	80114a2 <etharp_find_entry+0x18a>
            old_stable = i;
 8011488:	8c3b      	ldrh	r3, [r7, #32]
 801148a:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801148c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011490:	4956      	ldr	r1, [pc, #344]	; (80115ec <etharp_find_entry+0x2d4>)
 8011492:	4613      	mov	r3, r2
 8011494:	005b      	lsls	r3, r3, #1
 8011496:	4413      	add	r3, r2
 8011498:	00db      	lsls	r3, r3, #3
 801149a:	440b      	add	r3, r1
 801149c:	3312      	adds	r3, #18
 801149e:	881b      	ldrh	r3, [r3, #0]
 80114a0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80114a2:	8c3b      	ldrh	r3, [r7, #32]
 80114a4:	3301      	adds	r3, #1
 80114a6:	b29b      	uxth	r3, r3
 80114a8:	843b      	strh	r3, [r7, #32]
 80114aa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80114ae:	2b09      	cmp	r3, #9
 80114b0:	f77f af4c 	ble.w	801134c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80114b4:	7afb      	ldrb	r3, [r7, #11]
 80114b6:	f003 0302 	and.w	r3, r3, #2
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d108      	bne.n	80114d0 <etharp_find_entry+0x1b8>
 80114be:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80114c2:	2b0a      	cmp	r3, #10
 80114c4:	d107      	bne.n	80114d6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80114c6:	7afb      	ldrb	r3, [r7, #11]
 80114c8:	f003 0301 	and.w	r3, r3, #1
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d102      	bne.n	80114d6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80114d0:	f04f 33ff 	mov.w	r3, #4294967295
 80114d4:	e085      	b.n	80115e2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80114d6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80114da:	2b09      	cmp	r3, #9
 80114dc:	dc02      	bgt.n	80114e4 <etharp_find_entry+0x1cc>
    i = empty;
 80114de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80114e0:	843b      	strh	r3, [r7, #32]
 80114e2:	e039      	b.n	8011558 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80114e4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80114e8:	2b09      	cmp	r3, #9
 80114ea:	dc14      	bgt.n	8011516 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80114ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80114ee:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80114f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80114f4:	493d      	ldr	r1, [pc, #244]	; (80115ec <etharp_find_entry+0x2d4>)
 80114f6:	4613      	mov	r3, r2
 80114f8:	005b      	lsls	r3, r3, #1
 80114fa:	4413      	add	r3, r2
 80114fc:	00db      	lsls	r3, r3, #3
 80114fe:	440b      	add	r3, r1
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d018      	beq.n	8011538 <etharp_find_entry+0x220>
 8011506:	4b3a      	ldr	r3, [pc, #232]	; (80115f0 <etharp_find_entry+0x2d8>)
 8011508:	f240 126d 	movw	r2, #365	; 0x16d
 801150c:	493b      	ldr	r1, [pc, #236]	; (80115fc <etharp_find_entry+0x2e4>)
 801150e:	483a      	ldr	r0, [pc, #232]	; (80115f8 <etharp_find_entry+0x2e0>)
 8011510:	f002 f930 	bl	8013774 <iprintf>
 8011514:	e010      	b.n	8011538 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8011516:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801151a:	2b09      	cmp	r3, #9
 801151c:	dc02      	bgt.n	8011524 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801151e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011520:	843b      	strh	r3, [r7, #32]
 8011522:	e009      	b.n	8011538 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8011524:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8011528:	2b09      	cmp	r3, #9
 801152a:	dc02      	bgt.n	8011532 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801152c:	8bfb      	ldrh	r3, [r7, #30]
 801152e:	843b      	strh	r3, [r7, #32]
 8011530:	e002      	b.n	8011538 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8011532:	f04f 33ff 	mov.w	r3, #4294967295
 8011536:	e054      	b.n	80115e2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011538:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801153c:	2b09      	cmp	r3, #9
 801153e:	dd06      	ble.n	801154e <etharp_find_entry+0x236>
 8011540:	4b2b      	ldr	r3, [pc, #172]	; (80115f0 <etharp_find_entry+0x2d8>)
 8011542:	f240 127f 	movw	r2, #383	; 0x17f
 8011546:	492e      	ldr	r1, [pc, #184]	; (8011600 <etharp_find_entry+0x2e8>)
 8011548:	482b      	ldr	r0, [pc, #172]	; (80115f8 <etharp_find_entry+0x2e0>)
 801154a:	f002 f913 	bl	8013774 <iprintf>
    etharp_free_entry(i);
 801154e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8011552:	4618      	mov	r0, r3
 8011554:	f7ff fe06 	bl	8011164 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011558:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801155c:	2b09      	cmp	r3, #9
 801155e:	dd06      	ble.n	801156e <etharp_find_entry+0x256>
 8011560:	4b23      	ldr	r3, [pc, #140]	; (80115f0 <etharp_find_entry+0x2d8>)
 8011562:	f240 1283 	movw	r2, #387	; 0x183
 8011566:	4926      	ldr	r1, [pc, #152]	; (8011600 <etharp_find_entry+0x2e8>)
 8011568:	4823      	ldr	r0, [pc, #140]	; (80115f8 <etharp_find_entry+0x2e0>)
 801156a:	f002 f903 	bl	8013774 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801156e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011572:	491e      	ldr	r1, [pc, #120]	; (80115ec <etharp_find_entry+0x2d4>)
 8011574:	4613      	mov	r3, r2
 8011576:	005b      	lsls	r3, r3, #1
 8011578:	4413      	add	r3, r2
 801157a:	00db      	lsls	r3, r3, #3
 801157c:	440b      	add	r3, r1
 801157e:	3314      	adds	r3, #20
 8011580:	781b      	ldrb	r3, [r3, #0]
 8011582:	2b00      	cmp	r3, #0
 8011584:	d006      	beq.n	8011594 <etharp_find_entry+0x27c>
 8011586:	4b1a      	ldr	r3, [pc, #104]	; (80115f0 <etharp_find_entry+0x2d8>)
 8011588:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801158c:	491d      	ldr	r1, [pc, #116]	; (8011604 <etharp_find_entry+0x2ec>)
 801158e:	481a      	ldr	r0, [pc, #104]	; (80115f8 <etharp_find_entry+0x2e0>)
 8011590:	f002 f8f0 	bl	8013774 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d00b      	beq.n	80115b2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801159a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	6819      	ldr	r1, [r3, #0]
 80115a2:	4812      	ldr	r0, [pc, #72]	; (80115ec <etharp_find_entry+0x2d4>)
 80115a4:	4613      	mov	r3, r2
 80115a6:	005b      	lsls	r3, r3, #1
 80115a8:	4413      	add	r3, r2
 80115aa:	00db      	lsls	r3, r3, #3
 80115ac:	4403      	add	r3, r0
 80115ae:	3304      	adds	r3, #4
 80115b0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80115b2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80115b6:	490d      	ldr	r1, [pc, #52]	; (80115ec <etharp_find_entry+0x2d4>)
 80115b8:	4613      	mov	r3, r2
 80115ba:	005b      	lsls	r3, r3, #1
 80115bc:	4413      	add	r3, r2
 80115be:	00db      	lsls	r3, r3, #3
 80115c0:	440b      	add	r3, r1
 80115c2:	3312      	adds	r3, #18
 80115c4:	2200      	movs	r2, #0
 80115c6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80115c8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80115cc:	4907      	ldr	r1, [pc, #28]	; (80115ec <etharp_find_entry+0x2d4>)
 80115ce:	4613      	mov	r3, r2
 80115d0:	005b      	lsls	r3, r3, #1
 80115d2:	4413      	add	r3, r2
 80115d4:	00db      	lsls	r3, r3, #3
 80115d6:	440b      	add	r3, r1
 80115d8:	3308      	adds	r3, #8
 80115da:	687a      	ldr	r2, [r7, #4]
 80115dc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 80115de:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 80115e2:	4618      	mov	r0, r3
 80115e4:	3728      	adds	r7, #40	; 0x28
 80115e6:	46bd      	mov	sp, r7
 80115e8:	bd80      	pop	{r7, pc}
 80115ea:	bf00      	nop
 80115ec:	2000095c 	.word	0x2000095c
 80115f0:	08016cb4 	.word	0x08016cb4
 80115f4:	08016cec 	.word	0x08016cec
 80115f8:	08016d2c 	.word	0x08016d2c
 80115fc:	08016d54 	.word	0x08016d54
 8011600:	08016d6c 	.word	0x08016d6c
 8011604:	08016d80 	.word	0x08016d80

08011608 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b088      	sub	sp, #32
 801160c:	af02      	add	r7, sp, #8
 801160e:	60f8      	str	r0, [r7, #12]
 8011610:	60b9      	str	r1, [r7, #8]
 8011612:	607a      	str	r2, [r7, #4]
 8011614:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801161c:	2b06      	cmp	r3, #6
 801161e:	d006      	beq.n	801162e <etharp_update_arp_entry+0x26>
 8011620:	4b48      	ldr	r3, [pc, #288]	; (8011744 <etharp_update_arp_entry+0x13c>)
 8011622:	f240 12a9 	movw	r2, #425	; 0x1a9
 8011626:	4948      	ldr	r1, [pc, #288]	; (8011748 <etharp_update_arp_entry+0x140>)
 8011628:	4848      	ldr	r0, [pc, #288]	; (801174c <etharp_update_arp_entry+0x144>)
 801162a:	f002 f8a3 	bl	8013774 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801162e:	68bb      	ldr	r3, [r7, #8]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d012      	beq.n	801165a <etharp_update_arp_entry+0x52>
 8011634:	68bb      	ldr	r3, [r7, #8]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	2b00      	cmp	r3, #0
 801163a:	d00e      	beq.n	801165a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801163c:	68bb      	ldr	r3, [r7, #8]
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	68f9      	ldr	r1, [r7, #12]
 8011642:	4618      	mov	r0, r3
 8011644:	f001 f8fe 	bl	8012844 <ip4_addr_isbroadcast_u32>
 8011648:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801164a:	2b00      	cmp	r3, #0
 801164c:	d105      	bne.n	801165a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801164e:	68bb      	ldr	r3, [r7, #8]
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011656:	2be0      	cmp	r3, #224	; 0xe0
 8011658:	d102      	bne.n	8011660 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801165a:	f06f 030f 	mvn.w	r3, #15
 801165e:	e06c      	b.n	801173a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8011660:	78fb      	ldrb	r3, [r7, #3]
 8011662:	68fa      	ldr	r2, [r7, #12]
 8011664:	4619      	mov	r1, r3
 8011666:	68b8      	ldr	r0, [r7, #8]
 8011668:	f7ff fe56 	bl	8011318 <etharp_find_entry>
 801166c:	4603      	mov	r3, r0
 801166e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8011670:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8011674:	2b00      	cmp	r3, #0
 8011676:	da02      	bge.n	801167e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8011678:	8afb      	ldrh	r3, [r7, #22]
 801167a:	b25b      	sxtb	r3, r3
 801167c:	e05d      	b.n	801173a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801167e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011682:	4933      	ldr	r1, [pc, #204]	; (8011750 <etharp_update_arp_entry+0x148>)
 8011684:	4613      	mov	r3, r2
 8011686:	005b      	lsls	r3, r3, #1
 8011688:	4413      	add	r3, r2
 801168a:	00db      	lsls	r3, r3, #3
 801168c:	440b      	add	r3, r1
 801168e:	3314      	adds	r3, #20
 8011690:	2202      	movs	r2, #2
 8011692:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8011694:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011698:	492d      	ldr	r1, [pc, #180]	; (8011750 <etharp_update_arp_entry+0x148>)
 801169a:	4613      	mov	r3, r2
 801169c:	005b      	lsls	r3, r3, #1
 801169e:	4413      	add	r3, r2
 80116a0:	00db      	lsls	r3, r3, #3
 80116a2:	440b      	add	r3, r1
 80116a4:	3308      	adds	r3, #8
 80116a6:	68fa      	ldr	r2, [r7, #12]
 80116a8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80116aa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80116ae:	4613      	mov	r3, r2
 80116b0:	005b      	lsls	r3, r3, #1
 80116b2:	4413      	add	r3, r2
 80116b4:	00db      	lsls	r3, r3, #3
 80116b6:	3308      	adds	r3, #8
 80116b8:	4a25      	ldr	r2, [pc, #148]	; (8011750 <etharp_update_arp_entry+0x148>)
 80116ba:	4413      	add	r3, r2
 80116bc:	3304      	adds	r3, #4
 80116be:	2206      	movs	r2, #6
 80116c0:	6879      	ldr	r1, [r7, #4]
 80116c2:	4618      	mov	r0, r3
 80116c4:	f002 f840 	bl	8013748 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80116c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80116cc:	4920      	ldr	r1, [pc, #128]	; (8011750 <etharp_update_arp_entry+0x148>)
 80116ce:	4613      	mov	r3, r2
 80116d0:	005b      	lsls	r3, r3, #1
 80116d2:	4413      	add	r3, r2
 80116d4:	00db      	lsls	r3, r3, #3
 80116d6:	440b      	add	r3, r1
 80116d8:	3312      	adds	r3, #18
 80116da:	2200      	movs	r2, #0
 80116dc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80116de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80116e2:	491b      	ldr	r1, [pc, #108]	; (8011750 <etharp_update_arp_entry+0x148>)
 80116e4:	4613      	mov	r3, r2
 80116e6:	005b      	lsls	r3, r3, #1
 80116e8:	4413      	add	r3, r2
 80116ea:	00db      	lsls	r3, r3, #3
 80116ec:	440b      	add	r3, r1
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d021      	beq.n	8011738 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80116f4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80116f8:	4915      	ldr	r1, [pc, #84]	; (8011750 <etharp_update_arp_entry+0x148>)
 80116fa:	4613      	mov	r3, r2
 80116fc:	005b      	lsls	r3, r3, #1
 80116fe:	4413      	add	r3, r2
 8011700:	00db      	lsls	r3, r3, #3
 8011702:	440b      	add	r3, r1
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8011708:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801170c:	4910      	ldr	r1, [pc, #64]	; (8011750 <etharp_update_arp_entry+0x148>)
 801170e:	4613      	mov	r3, r2
 8011710:	005b      	lsls	r3, r3, #1
 8011712:	4413      	add	r3, r2
 8011714:	00db      	lsls	r3, r3, #3
 8011716:	440b      	add	r3, r1
 8011718:	2200      	movs	r2, #0
 801171a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8011722:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011726:	9300      	str	r3, [sp, #0]
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	6939      	ldr	r1, [r7, #16]
 801172c:	68f8      	ldr	r0, [r7, #12]
 801172e:	f001 ff91 	bl	8013654 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8011732:	6938      	ldr	r0, [r7, #16]
 8011734:	f7f8 ff2a 	bl	800a58c <pbuf_free>
  }
  return ERR_OK;
 8011738:	2300      	movs	r3, #0
}
 801173a:	4618      	mov	r0, r3
 801173c:	3718      	adds	r7, #24
 801173e:	46bd      	mov	sp, r7
 8011740:	bd80      	pop	{r7, pc}
 8011742:	bf00      	nop
 8011744:	08016cb4 	.word	0x08016cb4
 8011748:	08016dac 	.word	0x08016dac
 801174c:	08016d2c 	.word	0x08016d2c
 8011750:	2000095c 	.word	0x2000095c

08011754 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8011754:	b580      	push	{r7, lr}
 8011756:	b084      	sub	sp, #16
 8011758:	af00      	add	r7, sp, #0
 801175a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801175c:	2300      	movs	r3, #0
 801175e:	60fb      	str	r3, [r7, #12]
 8011760:	e01e      	b.n	80117a0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8011762:	4913      	ldr	r1, [pc, #76]	; (80117b0 <etharp_cleanup_netif+0x5c>)
 8011764:	68fa      	ldr	r2, [r7, #12]
 8011766:	4613      	mov	r3, r2
 8011768:	005b      	lsls	r3, r3, #1
 801176a:	4413      	add	r3, r2
 801176c:	00db      	lsls	r3, r3, #3
 801176e:	440b      	add	r3, r1
 8011770:	3314      	adds	r3, #20
 8011772:	781b      	ldrb	r3, [r3, #0]
 8011774:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8011776:	7afb      	ldrb	r3, [r7, #11]
 8011778:	2b00      	cmp	r3, #0
 801177a:	d00e      	beq.n	801179a <etharp_cleanup_netif+0x46>
 801177c:	490c      	ldr	r1, [pc, #48]	; (80117b0 <etharp_cleanup_netif+0x5c>)
 801177e:	68fa      	ldr	r2, [r7, #12]
 8011780:	4613      	mov	r3, r2
 8011782:	005b      	lsls	r3, r3, #1
 8011784:	4413      	add	r3, r2
 8011786:	00db      	lsls	r3, r3, #3
 8011788:	440b      	add	r3, r1
 801178a:	3308      	adds	r3, #8
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	687a      	ldr	r2, [r7, #4]
 8011790:	429a      	cmp	r2, r3
 8011792:	d102      	bne.n	801179a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8011794:	68f8      	ldr	r0, [r7, #12]
 8011796:	f7ff fce5 	bl	8011164 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	3301      	adds	r3, #1
 801179e:	60fb      	str	r3, [r7, #12]
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	2b09      	cmp	r3, #9
 80117a4:	dddd      	ble.n	8011762 <etharp_cleanup_netif+0xe>
    }
  }
}
 80117a6:	bf00      	nop
 80117a8:	bf00      	nop
 80117aa:	3710      	adds	r7, #16
 80117ac:	46bd      	mov	sp, r7
 80117ae:	bd80      	pop	{r7, pc}
 80117b0:	2000095c 	.word	0x2000095c

080117b4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80117b4:	b5b0      	push	{r4, r5, r7, lr}
 80117b6:	b08a      	sub	sp, #40	; 0x28
 80117b8:	af04      	add	r7, sp, #16
 80117ba:	6078      	str	r0, [r7, #4]
 80117bc:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80117be:	683b      	ldr	r3, [r7, #0]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d107      	bne.n	80117d4 <etharp_input+0x20>
 80117c4:	4b3d      	ldr	r3, [pc, #244]	; (80118bc <etharp_input+0x108>)
 80117c6:	f240 228a 	movw	r2, #650	; 0x28a
 80117ca:	493d      	ldr	r1, [pc, #244]	; (80118c0 <etharp_input+0x10c>)
 80117cc:	483d      	ldr	r0, [pc, #244]	; (80118c4 <etharp_input+0x110>)
 80117ce:	f001 ffd1 	bl	8013774 <iprintf>
 80117d2:	e06f      	b.n	80118b4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	685b      	ldr	r3, [r3, #4]
 80117d8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80117da:	693b      	ldr	r3, [r7, #16]
 80117dc:	881b      	ldrh	r3, [r3, #0]
 80117de:	b29b      	uxth	r3, r3
 80117e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80117e4:	d10c      	bne.n	8011800 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80117e6:	693b      	ldr	r3, [r7, #16]
 80117e8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80117ea:	2b06      	cmp	r3, #6
 80117ec:	d108      	bne.n	8011800 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80117ee:	693b      	ldr	r3, [r7, #16]
 80117f0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80117f2:	2b04      	cmp	r3, #4
 80117f4:	d104      	bne.n	8011800 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80117f6:	693b      	ldr	r3, [r7, #16]
 80117f8:	885b      	ldrh	r3, [r3, #2]
 80117fa:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80117fc:	2b08      	cmp	r3, #8
 80117fe:	d003      	beq.n	8011808 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8011800:	6878      	ldr	r0, [r7, #4]
 8011802:	f7f8 fec3 	bl	800a58c <pbuf_free>
    return;
 8011806:	e055      	b.n	80118b4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8011808:	693b      	ldr	r3, [r7, #16]
 801180a:	330e      	adds	r3, #14
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8011810:	693b      	ldr	r3, [r7, #16]
 8011812:	3318      	adds	r3, #24
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	3304      	adds	r3, #4
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d102      	bne.n	8011828 <etharp_input+0x74>
    for_us = 0;
 8011822:	2300      	movs	r3, #0
 8011824:	75fb      	strb	r3, [r7, #23]
 8011826:	e009      	b.n	801183c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8011828:	68ba      	ldr	r2, [r7, #8]
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	3304      	adds	r3, #4
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	429a      	cmp	r2, r3
 8011832:	bf0c      	ite	eq
 8011834:	2301      	moveq	r3, #1
 8011836:	2300      	movne	r3, #0
 8011838:	b2db      	uxtb	r3, r3
 801183a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801183c:	693b      	ldr	r3, [r7, #16]
 801183e:	f103 0208 	add.w	r2, r3, #8
 8011842:	7dfb      	ldrb	r3, [r7, #23]
 8011844:	2b00      	cmp	r3, #0
 8011846:	d001      	beq.n	801184c <etharp_input+0x98>
 8011848:	2301      	movs	r3, #1
 801184a:	e000      	b.n	801184e <etharp_input+0x9a>
 801184c:	2302      	movs	r3, #2
 801184e:	f107 010c 	add.w	r1, r7, #12
 8011852:	6838      	ldr	r0, [r7, #0]
 8011854:	f7ff fed8 	bl	8011608 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8011858:	693b      	ldr	r3, [r7, #16]
 801185a:	88db      	ldrh	r3, [r3, #6]
 801185c:	b29b      	uxth	r3, r3
 801185e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011862:	d003      	beq.n	801186c <etharp_input+0xb8>
 8011864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011868:	d01e      	beq.n	80118a8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801186a:	e020      	b.n	80118ae <etharp_input+0xfa>
      if (for_us) {
 801186c:	7dfb      	ldrb	r3, [r7, #23]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d01c      	beq.n	80118ac <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8011878:	693b      	ldr	r3, [r7, #16]
 801187a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801187e:	683b      	ldr	r3, [r7, #0]
 8011880:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8011884:	683b      	ldr	r3, [r7, #0]
 8011886:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8011888:	693a      	ldr	r2, [r7, #16]
 801188a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801188c:	2102      	movs	r1, #2
 801188e:	9103      	str	r1, [sp, #12]
 8011890:	f107 010c 	add.w	r1, r7, #12
 8011894:	9102      	str	r1, [sp, #8]
 8011896:	9201      	str	r2, [sp, #4]
 8011898:	9300      	str	r3, [sp, #0]
 801189a:	462b      	mov	r3, r5
 801189c:	4622      	mov	r2, r4
 801189e:	4601      	mov	r1, r0
 80118a0:	6838      	ldr	r0, [r7, #0]
 80118a2:	f000 faeb 	bl	8011e7c <etharp_raw>
      break;
 80118a6:	e001      	b.n	80118ac <etharp_input+0xf8>
      break;
 80118a8:	bf00      	nop
 80118aa:	e000      	b.n	80118ae <etharp_input+0xfa>
      break;
 80118ac:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80118ae:	6878      	ldr	r0, [r7, #4]
 80118b0:	f7f8 fe6c 	bl	800a58c <pbuf_free>
}
 80118b4:	3718      	adds	r7, #24
 80118b6:	46bd      	mov	sp, r7
 80118b8:	bdb0      	pop	{r4, r5, r7, pc}
 80118ba:	bf00      	nop
 80118bc:	08016cb4 	.word	0x08016cb4
 80118c0:	08016e04 	.word	0x08016e04
 80118c4:	08016d2c 	.word	0x08016d2c

080118c8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b086      	sub	sp, #24
 80118cc:	af02      	add	r7, sp, #8
 80118ce:	60f8      	str	r0, [r7, #12]
 80118d0:	60b9      	str	r1, [r7, #8]
 80118d2:	4613      	mov	r3, r2
 80118d4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80118d6:	79fa      	ldrb	r2, [r7, #7]
 80118d8:	4944      	ldr	r1, [pc, #272]	; (80119ec <etharp_output_to_arp_index+0x124>)
 80118da:	4613      	mov	r3, r2
 80118dc:	005b      	lsls	r3, r3, #1
 80118de:	4413      	add	r3, r2
 80118e0:	00db      	lsls	r3, r3, #3
 80118e2:	440b      	add	r3, r1
 80118e4:	3314      	adds	r3, #20
 80118e6:	781b      	ldrb	r3, [r3, #0]
 80118e8:	2b01      	cmp	r3, #1
 80118ea:	d806      	bhi.n	80118fa <etharp_output_to_arp_index+0x32>
 80118ec:	4b40      	ldr	r3, [pc, #256]	; (80119f0 <etharp_output_to_arp_index+0x128>)
 80118ee:	f240 22ee 	movw	r2, #750	; 0x2ee
 80118f2:	4940      	ldr	r1, [pc, #256]	; (80119f4 <etharp_output_to_arp_index+0x12c>)
 80118f4:	4840      	ldr	r0, [pc, #256]	; (80119f8 <etharp_output_to_arp_index+0x130>)
 80118f6:	f001 ff3d 	bl	8013774 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80118fa:	79fa      	ldrb	r2, [r7, #7]
 80118fc:	493b      	ldr	r1, [pc, #236]	; (80119ec <etharp_output_to_arp_index+0x124>)
 80118fe:	4613      	mov	r3, r2
 8011900:	005b      	lsls	r3, r3, #1
 8011902:	4413      	add	r3, r2
 8011904:	00db      	lsls	r3, r3, #3
 8011906:	440b      	add	r3, r1
 8011908:	3314      	adds	r3, #20
 801190a:	781b      	ldrb	r3, [r3, #0]
 801190c:	2b02      	cmp	r3, #2
 801190e:	d153      	bne.n	80119b8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8011910:	79fa      	ldrb	r2, [r7, #7]
 8011912:	4936      	ldr	r1, [pc, #216]	; (80119ec <etharp_output_to_arp_index+0x124>)
 8011914:	4613      	mov	r3, r2
 8011916:	005b      	lsls	r3, r3, #1
 8011918:	4413      	add	r3, r2
 801191a:	00db      	lsls	r3, r3, #3
 801191c:	440b      	add	r3, r1
 801191e:	3312      	adds	r3, #18
 8011920:	881b      	ldrh	r3, [r3, #0]
 8011922:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8011926:	d919      	bls.n	801195c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011928:	79fa      	ldrb	r2, [r7, #7]
 801192a:	4613      	mov	r3, r2
 801192c:	005b      	lsls	r3, r3, #1
 801192e:	4413      	add	r3, r2
 8011930:	00db      	lsls	r3, r3, #3
 8011932:	4a2e      	ldr	r2, [pc, #184]	; (80119ec <etharp_output_to_arp_index+0x124>)
 8011934:	4413      	add	r3, r2
 8011936:	3304      	adds	r3, #4
 8011938:	4619      	mov	r1, r3
 801193a:	68f8      	ldr	r0, [r7, #12]
 801193c:	f000 fb4c 	bl	8011fd8 <etharp_request>
 8011940:	4603      	mov	r3, r0
 8011942:	2b00      	cmp	r3, #0
 8011944:	d138      	bne.n	80119b8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011946:	79fa      	ldrb	r2, [r7, #7]
 8011948:	4928      	ldr	r1, [pc, #160]	; (80119ec <etharp_output_to_arp_index+0x124>)
 801194a:	4613      	mov	r3, r2
 801194c:	005b      	lsls	r3, r3, #1
 801194e:	4413      	add	r3, r2
 8011950:	00db      	lsls	r3, r3, #3
 8011952:	440b      	add	r3, r1
 8011954:	3314      	adds	r3, #20
 8011956:	2203      	movs	r2, #3
 8011958:	701a      	strb	r2, [r3, #0]
 801195a:	e02d      	b.n	80119b8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801195c:	79fa      	ldrb	r2, [r7, #7]
 801195e:	4923      	ldr	r1, [pc, #140]	; (80119ec <etharp_output_to_arp_index+0x124>)
 8011960:	4613      	mov	r3, r2
 8011962:	005b      	lsls	r3, r3, #1
 8011964:	4413      	add	r3, r2
 8011966:	00db      	lsls	r3, r3, #3
 8011968:	440b      	add	r3, r1
 801196a:	3312      	adds	r3, #18
 801196c:	881b      	ldrh	r3, [r3, #0]
 801196e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8011972:	d321      	bcc.n	80119b8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8011974:	79fa      	ldrb	r2, [r7, #7]
 8011976:	4613      	mov	r3, r2
 8011978:	005b      	lsls	r3, r3, #1
 801197a:	4413      	add	r3, r2
 801197c:	00db      	lsls	r3, r3, #3
 801197e:	4a1b      	ldr	r2, [pc, #108]	; (80119ec <etharp_output_to_arp_index+0x124>)
 8011980:	4413      	add	r3, r2
 8011982:	1d19      	adds	r1, r3, #4
 8011984:	79fa      	ldrb	r2, [r7, #7]
 8011986:	4613      	mov	r3, r2
 8011988:	005b      	lsls	r3, r3, #1
 801198a:	4413      	add	r3, r2
 801198c:	00db      	lsls	r3, r3, #3
 801198e:	3308      	adds	r3, #8
 8011990:	4a16      	ldr	r2, [pc, #88]	; (80119ec <etharp_output_to_arp_index+0x124>)
 8011992:	4413      	add	r3, r2
 8011994:	3304      	adds	r3, #4
 8011996:	461a      	mov	r2, r3
 8011998:	68f8      	ldr	r0, [r7, #12]
 801199a:	f000 fafb 	bl	8011f94 <etharp_request_dst>
 801199e:	4603      	mov	r3, r0
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d109      	bne.n	80119b8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80119a4:	79fa      	ldrb	r2, [r7, #7]
 80119a6:	4911      	ldr	r1, [pc, #68]	; (80119ec <etharp_output_to_arp_index+0x124>)
 80119a8:	4613      	mov	r3, r2
 80119aa:	005b      	lsls	r3, r3, #1
 80119ac:	4413      	add	r3, r2
 80119ae:	00db      	lsls	r3, r3, #3
 80119b0:	440b      	add	r3, r1
 80119b2:	3314      	adds	r3, #20
 80119b4:	2203      	movs	r2, #3
 80119b6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	f103 0126 	add.w	r1, r3, #38	; 0x26
 80119be:	79fa      	ldrb	r2, [r7, #7]
 80119c0:	4613      	mov	r3, r2
 80119c2:	005b      	lsls	r3, r3, #1
 80119c4:	4413      	add	r3, r2
 80119c6:	00db      	lsls	r3, r3, #3
 80119c8:	3308      	adds	r3, #8
 80119ca:	4a08      	ldr	r2, [pc, #32]	; (80119ec <etharp_output_to_arp_index+0x124>)
 80119cc:	4413      	add	r3, r2
 80119ce:	3304      	adds	r3, #4
 80119d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80119d4:	9200      	str	r2, [sp, #0]
 80119d6:	460a      	mov	r2, r1
 80119d8:	68b9      	ldr	r1, [r7, #8]
 80119da:	68f8      	ldr	r0, [r7, #12]
 80119dc:	f001 fe3a 	bl	8013654 <ethernet_output>
 80119e0:	4603      	mov	r3, r0
}
 80119e2:	4618      	mov	r0, r3
 80119e4:	3710      	adds	r7, #16
 80119e6:	46bd      	mov	sp, r7
 80119e8:	bd80      	pop	{r7, pc}
 80119ea:	bf00      	nop
 80119ec:	2000095c 	.word	0x2000095c
 80119f0:	08016cb4 	.word	0x08016cb4
 80119f4:	08016e24 	.word	0x08016e24
 80119f8:	08016d2c 	.word	0x08016d2c

080119fc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b08a      	sub	sp, #40	; 0x28
 8011a00:	af02      	add	r7, sp, #8
 8011a02:	60f8      	str	r0, [r7, #12]
 8011a04:	60b9      	str	r1, [r7, #8]
 8011a06:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d106      	bne.n	8011a20 <etharp_output+0x24>
 8011a12:	4b73      	ldr	r3, [pc, #460]	; (8011be0 <etharp_output+0x1e4>)
 8011a14:	f240 321e 	movw	r2, #798	; 0x31e
 8011a18:	4972      	ldr	r1, [pc, #456]	; (8011be4 <etharp_output+0x1e8>)
 8011a1a:	4873      	ldr	r0, [pc, #460]	; (8011be8 <etharp_output+0x1ec>)
 8011a1c:	f001 feaa 	bl	8013774 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8011a20:	68bb      	ldr	r3, [r7, #8]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d106      	bne.n	8011a34 <etharp_output+0x38>
 8011a26:	4b6e      	ldr	r3, [pc, #440]	; (8011be0 <etharp_output+0x1e4>)
 8011a28:	f240 321f 	movw	r2, #799	; 0x31f
 8011a2c:	496f      	ldr	r1, [pc, #444]	; (8011bec <etharp_output+0x1f0>)
 8011a2e:	486e      	ldr	r0, [pc, #440]	; (8011be8 <etharp_output+0x1ec>)
 8011a30:	f001 fea0 	bl	8013774 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d106      	bne.n	8011a48 <etharp_output+0x4c>
 8011a3a:	4b69      	ldr	r3, [pc, #420]	; (8011be0 <etharp_output+0x1e4>)
 8011a3c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8011a40:	496b      	ldr	r1, [pc, #428]	; (8011bf0 <etharp_output+0x1f4>)
 8011a42:	4869      	ldr	r0, [pc, #420]	; (8011be8 <etharp_output+0x1ec>)
 8011a44:	f001 fe96 	bl	8013774 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	68f9      	ldr	r1, [r7, #12]
 8011a4e:	4618      	mov	r0, r3
 8011a50:	f000 fef8 	bl	8012844 <ip4_addr_isbroadcast_u32>
 8011a54:	4603      	mov	r3, r0
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d002      	beq.n	8011a60 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8011a5a:	4b66      	ldr	r3, [pc, #408]	; (8011bf4 <etharp_output+0x1f8>)
 8011a5c:	61fb      	str	r3, [r7, #28]
 8011a5e:	e0af      	b.n	8011bc0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011a68:	2be0      	cmp	r3, #224	; 0xe0
 8011a6a:	d118      	bne.n	8011a9e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8011a6c:	2301      	movs	r3, #1
 8011a6e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8011a70:	2300      	movs	r3, #0
 8011a72:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8011a74:	235e      	movs	r3, #94	; 0x5e
 8011a76:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	3301      	adds	r3, #1
 8011a7c:	781b      	ldrb	r3, [r3, #0]
 8011a7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011a82:	b2db      	uxtb	r3, r3
 8011a84:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	3302      	adds	r3, #2
 8011a8a:	781b      	ldrb	r3, [r3, #0]
 8011a8c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	3303      	adds	r3, #3
 8011a92:	781b      	ldrb	r3, [r3, #0]
 8011a94:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8011a96:	f107 0310 	add.w	r3, r7, #16
 8011a9a:	61fb      	str	r3, [r7, #28]
 8011a9c:	e090      	b.n	8011bc0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681a      	ldr	r2, [r3, #0]
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	3304      	adds	r3, #4
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	405a      	eors	r2, r3
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	3308      	adds	r3, #8
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	4013      	ands	r3, r2
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d012      	beq.n	8011adc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	681b      	ldr	r3, [r3, #0]
 8011aba:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011abc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8011ac0:	4293      	cmp	r3, r2
 8011ac2:	d00b      	beq.n	8011adc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	330c      	adds	r3, #12
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d003      	beq.n	8011ad6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	330c      	adds	r3, #12
 8011ad2:	61bb      	str	r3, [r7, #24]
 8011ad4:	e002      	b.n	8011adc <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8011ad6:	f06f 0303 	mvn.w	r3, #3
 8011ada:	e07d      	b.n	8011bd8 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011adc:	4b46      	ldr	r3, [pc, #280]	; (8011bf8 <etharp_output+0x1fc>)
 8011ade:	781b      	ldrb	r3, [r3, #0]
 8011ae0:	4619      	mov	r1, r3
 8011ae2:	4a46      	ldr	r2, [pc, #280]	; (8011bfc <etharp_output+0x200>)
 8011ae4:	460b      	mov	r3, r1
 8011ae6:	005b      	lsls	r3, r3, #1
 8011ae8:	440b      	add	r3, r1
 8011aea:	00db      	lsls	r3, r3, #3
 8011aec:	4413      	add	r3, r2
 8011aee:	3314      	adds	r3, #20
 8011af0:	781b      	ldrb	r3, [r3, #0]
 8011af2:	2b01      	cmp	r3, #1
 8011af4:	d925      	bls.n	8011b42 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8011af6:	4b40      	ldr	r3, [pc, #256]	; (8011bf8 <etharp_output+0x1fc>)
 8011af8:	781b      	ldrb	r3, [r3, #0]
 8011afa:	4619      	mov	r1, r3
 8011afc:	4a3f      	ldr	r2, [pc, #252]	; (8011bfc <etharp_output+0x200>)
 8011afe:	460b      	mov	r3, r1
 8011b00:	005b      	lsls	r3, r3, #1
 8011b02:	440b      	add	r3, r1
 8011b04:	00db      	lsls	r3, r3, #3
 8011b06:	4413      	add	r3, r2
 8011b08:	3308      	adds	r3, #8
 8011b0a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011b0c:	68fa      	ldr	r2, [r7, #12]
 8011b0e:	429a      	cmp	r2, r3
 8011b10:	d117      	bne.n	8011b42 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8011b12:	69bb      	ldr	r3, [r7, #24]
 8011b14:	681a      	ldr	r2, [r3, #0]
 8011b16:	4b38      	ldr	r3, [pc, #224]	; (8011bf8 <etharp_output+0x1fc>)
 8011b18:	781b      	ldrb	r3, [r3, #0]
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	4937      	ldr	r1, [pc, #220]	; (8011bfc <etharp_output+0x200>)
 8011b1e:	4603      	mov	r3, r0
 8011b20:	005b      	lsls	r3, r3, #1
 8011b22:	4403      	add	r3, r0
 8011b24:	00db      	lsls	r3, r3, #3
 8011b26:	440b      	add	r3, r1
 8011b28:	3304      	adds	r3, #4
 8011b2a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8011b2c:	429a      	cmp	r2, r3
 8011b2e:	d108      	bne.n	8011b42 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8011b30:	4b31      	ldr	r3, [pc, #196]	; (8011bf8 <etharp_output+0x1fc>)
 8011b32:	781b      	ldrb	r3, [r3, #0]
 8011b34:	461a      	mov	r2, r3
 8011b36:	68b9      	ldr	r1, [r7, #8]
 8011b38:	68f8      	ldr	r0, [r7, #12]
 8011b3a:	f7ff fec5 	bl	80118c8 <etharp_output_to_arp_index>
 8011b3e:	4603      	mov	r3, r0
 8011b40:	e04a      	b.n	8011bd8 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011b42:	2300      	movs	r3, #0
 8011b44:	75fb      	strb	r3, [r7, #23]
 8011b46:	e031      	b.n	8011bac <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011b48:	7dfa      	ldrb	r2, [r7, #23]
 8011b4a:	492c      	ldr	r1, [pc, #176]	; (8011bfc <etharp_output+0x200>)
 8011b4c:	4613      	mov	r3, r2
 8011b4e:	005b      	lsls	r3, r3, #1
 8011b50:	4413      	add	r3, r2
 8011b52:	00db      	lsls	r3, r3, #3
 8011b54:	440b      	add	r3, r1
 8011b56:	3314      	adds	r3, #20
 8011b58:	781b      	ldrb	r3, [r3, #0]
 8011b5a:	2b01      	cmp	r3, #1
 8011b5c:	d923      	bls.n	8011ba6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8011b5e:	7dfa      	ldrb	r2, [r7, #23]
 8011b60:	4926      	ldr	r1, [pc, #152]	; (8011bfc <etharp_output+0x200>)
 8011b62:	4613      	mov	r3, r2
 8011b64:	005b      	lsls	r3, r3, #1
 8011b66:	4413      	add	r3, r2
 8011b68:	00db      	lsls	r3, r3, #3
 8011b6a:	440b      	add	r3, r1
 8011b6c:	3308      	adds	r3, #8
 8011b6e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011b70:	68fa      	ldr	r2, [r7, #12]
 8011b72:	429a      	cmp	r2, r3
 8011b74:	d117      	bne.n	8011ba6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8011b76:	69bb      	ldr	r3, [r7, #24]
 8011b78:	6819      	ldr	r1, [r3, #0]
 8011b7a:	7dfa      	ldrb	r2, [r7, #23]
 8011b7c:	481f      	ldr	r0, [pc, #124]	; (8011bfc <etharp_output+0x200>)
 8011b7e:	4613      	mov	r3, r2
 8011b80:	005b      	lsls	r3, r3, #1
 8011b82:	4413      	add	r3, r2
 8011b84:	00db      	lsls	r3, r3, #3
 8011b86:	4403      	add	r3, r0
 8011b88:	3304      	adds	r3, #4
 8011b8a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8011b8c:	4299      	cmp	r1, r3
 8011b8e:	d10a      	bne.n	8011ba6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8011b90:	4a19      	ldr	r2, [pc, #100]	; (8011bf8 <etharp_output+0x1fc>)
 8011b92:	7dfb      	ldrb	r3, [r7, #23]
 8011b94:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8011b96:	7dfb      	ldrb	r3, [r7, #23]
 8011b98:	461a      	mov	r2, r3
 8011b9a:	68b9      	ldr	r1, [r7, #8]
 8011b9c:	68f8      	ldr	r0, [r7, #12]
 8011b9e:	f7ff fe93 	bl	80118c8 <etharp_output_to_arp_index>
 8011ba2:	4603      	mov	r3, r0
 8011ba4:	e018      	b.n	8011bd8 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011ba6:	7dfb      	ldrb	r3, [r7, #23]
 8011ba8:	3301      	adds	r3, #1
 8011baa:	75fb      	strb	r3, [r7, #23]
 8011bac:	7dfb      	ldrb	r3, [r7, #23]
 8011bae:	2b09      	cmp	r3, #9
 8011bb0:	d9ca      	bls.n	8011b48 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8011bb2:	68ba      	ldr	r2, [r7, #8]
 8011bb4:	69b9      	ldr	r1, [r7, #24]
 8011bb6:	68f8      	ldr	r0, [r7, #12]
 8011bb8:	f000 f822 	bl	8011c00 <etharp_query>
 8011bbc:	4603      	mov	r3, r0
 8011bbe:	e00b      	b.n	8011bd8 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8011bc6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011bca:	9300      	str	r3, [sp, #0]
 8011bcc:	69fb      	ldr	r3, [r7, #28]
 8011bce:	68b9      	ldr	r1, [r7, #8]
 8011bd0:	68f8      	ldr	r0, [r7, #12]
 8011bd2:	f001 fd3f 	bl	8013654 <ethernet_output>
 8011bd6:	4603      	mov	r3, r0
}
 8011bd8:	4618      	mov	r0, r3
 8011bda:	3720      	adds	r7, #32
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	bd80      	pop	{r7, pc}
 8011be0:	08016cb4 	.word	0x08016cb4
 8011be4:	08016e04 	.word	0x08016e04
 8011be8:	08016d2c 	.word	0x08016d2c
 8011bec:	08016e54 	.word	0x08016e54
 8011bf0:	08016df4 	.word	0x08016df4
 8011bf4:	0808de30 	.word	0x0808de30
 8011bf8:	20000a4c 	.word	0x20000a4c
 8011bfc:	2000095c 	.word	0x2000095c

08011c00 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8011c00:	b580      	push	{r7, lr}
 8011c02:	b08c      	sub	sp, #48	; 0x30
 8011c04:	af02      	add	r7, sp, #8
 8011c06:	60f8      	str	r0, [r7, #12]
 8011c08:	60b9      	str	r1, [r7, #8]
 8011c0a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	3326      	adds	r3, #38	; 0x26
 8011c10:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8011c12:	23ff      	movs	r3, #255	; 0xff
 8011c14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8011c18:	2300      	movs	r3, #0
 8011c1a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011c1c:	68bb      	ldr	r3, [r7, #8]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	68f9      	ldr	r1, [r7, #12]
 8011c22:	4618      	mov	r0, r3
 8011c24:	f000 fe0e 	bl	8012844 <ip4_addr_isbroadcast_u32>
 8011c28:	4603      	mov	r3, r0
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d10c      	bne.n	8011c48 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8011c2e:	68bb      	ldr	r3, [r7, #8]
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011c36:	2be0      	cmp	r3, #224	; 0xe0
 8011c38:	d006      	beq.n	8011c48 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8011c3a:	68bb      	ldr	r3, [r7, #8]
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d003      	beq.n	8011c48 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8011c40:	68bb      	ldr	r3, [r7, #8]
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d102      	bne.n	8011c4e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8011c48:	f06f 030f 	mvn.w	r3, #15
 8011c4c:	e101      	b.n	8011e52 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8011c4e:	68fa      	ldr	r2, [r7, #12]
 8011c50:	2101      	movs	r1, #1
 8011c52:	68b8      	ldr	r0, [r7, #8]
 8011c54:	f7ff fb60 	bl	8011318 <etharp_find_entry>
 8011c58:	4603      	mov	r3, r0
 8011c5a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8011c5c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	da02      	bge.n	8011c6a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8011c64:	8a7b      	ldrh	r3, [r7, #18]
 8011c66:	b25b      	sxtb	r3, r3
 8011c68:	e0f3      	b.n	8011e52 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8011c6a:	8a7b      	ldrh	r3, [r7, #18]
 8011c6c:	2b7e      	cmp	r3, #126	; 0x7e
 8011c6e:	d906      	bls.n	8011c7e <etharp_query+0x7e>
 8011c70:	4b7a      	ldr	r3, [pc, #488]	; (8011e5c <etharp_query+0x25c>)
 8011c72:	f240 32c1 	movw	r2, #961	; 0x3c1
 8011c76:	497a      	ldr	r1, [pc, #488]	; (8011e60 <etharp_query+0x260>)
 8011c78:	487a      	ldr	r0, [pc, #488]	; (8011e64 <etharp_query+0x264>)
 8011c7a:	f001 fd7b 	bl	8013774 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8011c7e:	8a7b      	ldrh	r3, [r7, #18]
 8011c80:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8011c82:	7c7a      	ldrb	r2, [r7, #17]
 8011c84:	4978      	ldr	r1, [pc, #480]	; (8011e68 <etharp_query+0x268>)
 8011c86:	4613      	mov	r3, r2
 8011c88:	005b      	lsls	r3, r3, #1
 8011c8a:	4413      	add	r3, r2
 8011c8c:	00db      	lsls	r3, r3, #3
 8011c8e:	440b      	add	r3, r1
 8011c90:	3314      	adds	r3, #20
 8011c92:	781b      	ldrb	r3, [r3, #0]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d115      	bne.n	8011cc4 <etharp_query+0xc4>
    is_new_entry = 1;
 8011c98:	2301      	movs	r3, #1
 8011c9a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8011c9c:	7c7a      	ldrb	r2, [r7, #17]
 8011c9e:	4972      	ldr	r1, [pc, #456]	; (8011e68 <etharp_query+0x268>)
 8011ca0:	4613      	mov	r3, r2
 8011ca2:	005b      	lsls	r3, r3, #1
 8011ca4:	4413      	add	r3, r2
 8011ca6:	00db      	lsls	r3, r3, #3
 8011ca8:	440b      	add	r3, r1
 8011caa:	3314      	adds	r3, #20
 8011cac:	2201      	movs	r2, #1
 8011cae:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8011cb0:	7c7a      	ldrb	r2, [r7, #17]
 8011cb2:	496d      	ldr	r1, [pc, #436]	; (8011e68 <etharp_query+0x268>)
 8011cb4:	4613      	mov	r3, r2
 8011cb6:	005b      	lsls	r3, r3, #1
 8011cb8:	4413      	add	r3, r2
 8011cba:	00db      	lsls	r3, r3, #3
 8011cbc:	440b      	add	r3, r1
 8011cbe:	3308      	adds	r3, #8
 8011cc0:	68fa      	ldr	r2, [r7, #12]
 8011cc2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8011cc4:	7c7a      	ldrb	r2, [r7, #17]
 8011cc6:	4968      	ldr	r1, [pc, #416]	; (8011e68 <etharp_query+0x268>)
 8011cc8:	4613      	mov	r3, r2
 8011cca:	005b      	lsls	r3, r3, #1
 8011ccc:	4413      	add	r3, r2
 8011cce:	00db      	lsls	r3, r3, #3
 8011cd0:	440b      	add	r3, r1
 8011cd2:	3314      	adds	r3, #20
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	2b01      	cmp	r3, #1
 8011cd8:	d011      	beq.n	8011cfe <etharp_query+0xfe>
 8011cda:	7c7a      	ldrb	r2, [r7, #17]
 8011cdc:	4962      	ldr	r1, [pc, #392]	; (8011e68 <etharp_query+0x268>)
 8011cde:	4613      	mov	r3, r2
 8011ce0:	005b      	lsls	r3, r3, #1
 8011ce2:	4413      	add	r3, r2
 8011ce4:	00db      	lsls	r3, r3, #3
 8011ce6:	440b      	add	r3, r1
 8011ce8:	3314      	adds	r3, #20
 8011cea:	781b      	ldrb	r3, [r3, #0]
 8011cec:	2b01      	cmp	r3, #1
 8011cee:	d806      	bhi.n	8011cfe <etharp_query+0xfe>
 8011cf0:	4b5a      	ldr	r3, [pc, #360]	; (8011e5c <etharp_query+0x25c>)
 8011cf2:	f240 32cd 	movw	r2, #973	; 0x3cd
 8011cf6:	495d      	ldr	r1, [pc, #372]	; (8011e6c <etharp_query+0x26c>)
 8011cf8:	485a      	ldr	r0, [pc, #360]	; (8011e64 <etharp_query+0x264>)
 8011cfa:	f001 fd3b 	bl	8013774 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8011cfe:	6a3b      	ldr	r3, [r7, #32]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d102      	bne.n	8011d0a <etharp_query+0x10a>
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d10c      	bne.n	8011d24 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8011d0a:	68b9      	ldr	r1, [r7, #8]
 8011d0c:	68f8      	ldr	r0, [r7, #12]
 8011d0e:	f000 f963 	bl	8011fd8 <etharp_request>
 8011d12:	4603      	mov	r3, r0
 8011d14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d102      	bne.n	8011d24 <etharp_query+0x124>
      return result;
 8011d1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011d22:	e096      	b.n	8011e52 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d106      	bne.n	8011d38 <etharp_query+0x138>
 8011d2a:	4b4c      	ldr	r3, [pc, #304]	; (8011e5c <etharp_query+0x25c>)
 8011d2c:	f240 32e1 	movw	r2, #993	; 0x3e1
 8011d30:	494f      	ldr	r1, [pc, #316]	; (8011e70 <etharp_query+0x270>)
 8011d32:	484c      	ldr	r0, [pc, #304]	; (8011e64 <etharp_query+0x264>)
 8011d34:	f001 fd1e 	bl	8013774 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011d38:	7c7a      	ldrb	r2, [r7, #17]
 8011d3a:	494b      	ldr	r1, [pc, #300]	; (8011e68 <etharp_query+0x268>)
 8011d3c:	4613      	mov	r3, r2
 8011d3e:	005b      	lsls	r3, r3, #1
 8011d40:	4413      	add	r3, r2
 8011d42:	00db      	lsls	r3, r3, #3
 8011d44:	440b      	add	r3, r1
 8011d46:	3314      	adds	r3, #20
 8011d48:	781b      	ldrb	r3, [r3, #0]
 8011d4a:	2b01      	cmp	r3, #1
 8011d4c:	d917      	bls.n	8011d7e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8011d4e:	4a49      	ldr	r2, [pc, #292]	; (8011e74 <etharp_query+0x274>)
 8011d50:	7c7b      	ldrb	r3, [r7, #17]
 8011d52:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011d54:	7c7a      	ldrb	r2, [r7, #17]
 8011d56:	4613      	mov	r3, r2
 8011d58:	005b      	lsls	r3, r3, #1
 8011d5a:	4413      	add	r3, r2
 8011d5c:	00db      	lsls	r3, r3, #3
 8011d5e:	3308      	adds	r3, #8
 8011d60:	4a41      	ldr	r2, [pc, #260]	; (8011e68 <etharp_query+0x268>)
 8011d62:	4413      	add	r3, r2
 8011d64:	3304      	adds	r3, #4
 8011d66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011d6a:	9200      	str	r2, [sp, #0]
 8011d6c:	697a      	ldr	r2, [r7, #20]
 8011d6e:	6879      	ldr	r1, [r7, #4]
 8011d70:	68f8      	ldr	r0, [r7, #12]
 8011d72:	f001 fc6f 	bl	8013654 <ethernet_output>
 8011d76:	4603      	mov	r3, r0
 8011d78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011d7c:	e067      	b.n	8011e4e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8011d7e:	7c7a      	ldrb	r2, [r7, #17]
 8011d80:	4939      	ldr	r1, [pc, #228]	; (8011e68 <etharp_query+0x268>)
 8011d82:	4613      	mov	r3, r2
 8011d84:	005b      	lsls	r3, r3, #1
 8011d86:	4413      	add	r3, r2
 8011d88:	00db      	lsls	r3, r3, #3
 8011d8a:	440b      	add	r3, r1
 8011d8c:	3314      	adds	r3, #20
 8011d8e:	781b      	ldrb	r3, [r3, #0]
 8011d90:	2b01      	cmp	r3, #1
 8011d92:	d15c      	bne.n	8011e4e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8011d94:	2300      	movs	r3, #0
 8011d96:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	61fb      	str	r3, [r7, #28]
    while (p) {
 8011d9c:	e01c      	b.n	8011dd8 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8011d9e:	69fb      	ldr	r3, [r7, #28]
 8011da0:	895a      	ldrh	r2, [r3, #10]
 8011da2:	69fb      	ldr	r3, [r7, #28]
 8011da4:	891b      	ldrh	r3, [r3, #8]
 8011da6:	429a      	cmp	r2, r3
 8011da8:	d10a      	bne.n	8011dc0 <etharp_query+0x1c0>
 8011daa:	69fb      	ldr	r3, [r7, #28]
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d006      	beq.n	8011dc0 <etharp_query+0x1c0>
 8011db2:	4b2a      	ldr	r3, [pc, #168]	; (8011e5c <etharp_query+0x25c>)
 8011db4:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8011db8:	492f      	ldr	r1, [pc, #188]	; (8011e78 <etharp_query+0x278>)
 8011dba:	482a      	ldr	r0, [pc, #168]	; (8011e64 <etharp_query+0x264>)
 8011dbc:	f001 fcda 	bl	8013774 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8011dc0:	69fb      	ldr	r3, [r7, #28]
 8011dc2:	7b1b      	ldrb	r3, [r3, #12]
 8011dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d002      	beq.n	8011dd2 <etharp_query+0x1d2>
        copy_needed = 1;
 8011dcc:	2301      	movs	r3, #1
 8011dce:	61bb      	str	r3, [r7, #24]
        break;
 8011dd0:	e005      	b.n	8011dde <etharp_query+0x1de>
      }
      p = p->next;
 8011dd2:	69fb      	ldr	r3, [r7, #28]
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	61fb      	str	r3, [r7, #28]
    while (p) {
 8011dd8:	69fb      	ldr	r3, [r7, #28]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d1df      	bne.n	8011d9e <etharp_query+0x19e>
    }
    if (copy_needed) {
 8011dde:	69bb      	ldr	r3, [r7, #24]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d007      	beq.n	8011df4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8011de4:	687a      	ldr	r2, [r7, #4]
 8011de6:	f44f 7120 	mov.w	r1, #640	; 0x280
 8011dea:	200e      	movs	r0, #14
 8011dec:	f7f8 febc 	bl	800ab68 <pbuf_clone>
 8011df0:	61f8      	str	r0, [r7, #28]
 8011df2:	e004      	b.n	8011dfe <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8011df8:	69f8      	ldr	r0, [r7, #28]
 8011dfa:	f7f8 fc67 	bl	800a6cc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8011dfe:	69fb      	ldr	r3, [r7, #28]
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d021      	beq.n	8011e48 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8011e04:	7c7a      	ldrb	r2, [r7, #17]
 8011e06:	4918      	ldr	r1, [pc, #96]	; (8011e68 <etharp_query+0x268>)
 8011e08:	4613      	mov	r3, r2
 8011e0a:	005b      	lsls	r3, r3, #1
 8011e0c:	4413      	add	r3, r2
 8011e0e:	00db      	lsls	r3, r3, #3
 8011e10:	440b      	add	r3, r1
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d00a      	beq.n	8011e2e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8011e18:	7c7a      	ldrb	r2, [r7, #17]
 8011e1a:	4913      	ldr	r1, [pc, #76]	; (8011e68 <etharp_query+0x268>)
 8011e1c:	4613      	mov	r3, r2
 8011e1e:	005b      	lsls	r3, r3, #1
 8011e20:	4413      	add	r3, r2
 8011e22:	00db      	lsls	r3, r3, #3
 8011e24:	440b      	add	r3, r1
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	4618      	mov	r0, r3
 8011e2a:	f7f8 fbaf 	bl	800a58c <pbuf_free>
      }
      arp_table[i].q = p;
 8011e2e:	7c7a      	ldrb	r2, [r7, #17]
 8011e30:	490d      	ldr	r1, [pc, #52]	; (8011e68 <etharp_query+0x268>)
 8011e32:	4613      	mov	r3, r2
 8011e34:	005b      	lsls	r3, r3, #1
 8011e36:	4413      	add	r3, r2
 8011e38:	00db      	lsls	r3, r3, #3
 8011e3a:	440b      	add	r3, r1
 8011e3c:	69fa      	ldr	r2, [r7, #28]
 8011e3e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8011e40:	2300      	movs	r3, #0
 8011e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011e46:	e002      	b.n	8011e4e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8011e48:	23ff      	movs	r3, #255	; 0xff
 8011e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8011e4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8011e52:	4618      	mov	r0, r3
 8011e54:	3728      	adds	r7, #40	; 0x28
 8011e56:	46bd      	mov	sp, r7
 8011e58:	bd80      	pop	{r7, pc}
 8011e5a:	bf00      	nop
 8011e5c:	08016cb4 	.word	0x08016cb4
 8011e60:	08016e60 	.word	0x08016e60
 8011e64:	08016d2c 	.word	0x08016d2c
 8011e68:	2000095c 	.word	0x2000095c
 8011e6c:	08016e70 	.word	0x08016e70
 8011e70:	08016e54 	.word	0x08016e54
 8011e74:	20000a4c 	.word	0x20000a4c
 8011e78:	08016e98 	.word	0x08016e98

08011e7c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8011e7c:	b580      	push	{r7, lr}
 8011e7e:	b08a      	sub	sp, #40	; 0x28
 8011e80:	af02      	add	r7, sp, #8
 8011e82:	60f8      	str	r0, [r7, #12]
 8011e84:	60b9      	str	r1, [r7, #8]
 8011e86:	607a      	str	r2, [r7, #4]
 8011e88:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d106      	bne.n	8011ea2 <etharp_raw+0x26>
 8011e94:	4b3a      	ldr	r3, [pc, #232]	; (8011f80 <etharp_raw+0x104>)
 8011e96:	f240 4257 	movw	r2, #1111	; 0x457
 8011e9a:	493a      	ldr	r1, [pc, #232]	; (8011f84 <etharp_raw+0x108>)
 8011e9c:	483a      	ldr	r0, [pc, #232]	; (8011f88 <etharp_raw+0x10c>)
 8011e9e:	f001 fc69 	bl	8013774 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8011ea2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011ea6:	211c      	movs	r1, #28
 8011ea8:	200e      	movs	r0, #14
 8011eaa:	f7f8 f88b 	bl	8009fc4 <pbuf_alloc>
 8011eae:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8011eb0:	69bb      	ldr	r3, [r7, #24]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d102      	bne.n	8011ebc <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8011eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8011eba:	e05d      	b.n	8011f78 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8011ebc:	69bb      	ldr	r3, [r7, #24]
 8011ebe:	895b      	ldrh	r3, [r3, #10]
 8011ec0:	2b1b      	cmp	r3, #27
 8011ec2:	d806      	bhi.n	8011ed2 <etharp_raw+0x56>
 8011ec4:	4b2e      	ldr	r3, [pc, #184]	; (8011f80 <etharp_raw+0x104>)
 8011ec6:	f240 4262 	movw	r2, #1122	; 0x462
 8011eca:	4930      	ldr	r1, [pc, #192]	; (8011f8c <etharp_raw+0x110>)
 8011ecc:	482e      	ldr	r0, [pc, #184]	; (8011f88 <etharp_raw+0x10c>)
 8011ece:	f001 fc51 	bl	8013774 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8011ed2:	69bb      	ldr	r3, [r7, #24]
 8011ed4:	685b      	ldr	r3, [r3, #4]
 8011ed6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8011ed8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011eda:	4618      	mov	r0, r3
 8011edc:	f7f7 f892 	bl	8009004 <lwip_htons>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	461a      	mov	r2, r3
 8011ee4:	697b      	ldr	r3, [r7, #20]
 8011ee6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8011ee8:	68fb      	ldr	r3, [r7, #12]
 8011eea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8011eee:	2b06      	cmp	r3, #6
 8011ef0:	d006      	beq.n	8011f00 <etharp_raw+0x84>
 8011ef2:	4b23      	ldr	r3, [pc, #140]	; (8011f80 <etharp_raw+0x104>)
 8011ef4:	f240 4269 	movw	r2, #1129	; 0x469
 8011ef8:	4925      	ldr	r1, [pc, #148]	; (8011f90 <etharp_raw+0x114>)
 8011efa:	4823      	ldr	r0, [pc, #140]	; (8011f88 <etharp_raw+0x10c>)
 8011efc:	f001 fc3a 	bl	8013774 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8011f00:	697b      	ldr	r3, [r7, #20]
 8011f02:	3308      	adds	r3, #8
 8011f04:	2206      	movs	r2, #6
 8011f06:	6839      	ldr	r1, [r7, #0]
 8011f08:	4618      	mov	r0, r3
 8011f0a:	f001 fc1d 	bl	8013748 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8011f0e:	697b      	ldr	r3, [r7, #20]
 8011f10:	3312      	adds	r3, #18
 8011f12:	2206      	movs	r2, #6
 8011f14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011f16:	4618      	mov	r0, r3
 8011f18:	f001 fc16 	bl	8013748 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8011f1c:	697b      	ldr	r3, [r7, #20]
 8011f1e:	330e      	adds	r3, #14
 8011f20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011f22:	6812      	ldr	r2, [r2, #0]
 8011f24:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8011f26:	697b      	ldr	r3, [r7, #20]
 8011f28:	3318      	adds	r3, #24
 8011f2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f2c:	6812      	ldr	r2, [r2, #0]
 8011f2e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8011f30:	697b      	ldr	r3, [r7, #20]
 8011f32:	2200      	movs	r2, #0
 8011f34:	701a      	strb	r2, [r3, #0]
 8011f36:	2200      	movs	r2, #0
 8011f38:	f042 0201 	orr.w	r2, r2, #1
 8011f3c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8011f3e:	697b      	ldr	r3, [r7, #20]
 8011f40:	2200      	movs	r2, #0
 8011f42:	f042 0208 	orr.w	r2, r2, #8
 8011f46:	709a      	strb	r2, [r3, #2]
 8011f48:	2200      	movs	r2, #0
 8011f4a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8011f4c:	697b      	ldr	r3, [r7, #20]
 8011f4e:	2206      	movs	r2, #6
 8011f50:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8011f52:	697b      	ldr	r3, [r7, #20]
 8011f54:	2204      	movs	r2, #4
 8011f56:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8011f58:	f640 0306 	movw	r3, #2054	; 0x806
 8011f5c:	9300      	str	r3, [sp, #0]
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	68ba      	ldr	r2, [r7, #8]
 8011f62:	69b9      	ldr	r1, [r7, #24]
 8011f64:	68f8      	ldr	r0, [r7, #12]
 8011f66:	f001 fb75 	bl	8013654 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8011f6a:	69b8      	ldr	r0, [r7, #24]
 8011f6c:	f7f8 fb0e 	bl	800a58c <pbuf_free>
  p = NULL;
 8011f70:	2300      	movs	r3, #0
 8011f72:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8011f74:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8011f78:	4618      	mov	r0, r3
 8011f7a:	3720      	adds	r7, #32
 8011f7c:	46bd      	mov	sp, r7
 8011f7e:	bd80      	pop	{r7, pc}
 8011f80:	08016cb4 	.word	0x08016cb4
 8011f84:	08016e04 	.word	0x08016e04
 8011f88:	08016d2c 	.word	0x08016d2c
 8011f8c:	08016eb4 	.word	0x08016eb4
 8011f90:	08016ee8 	.word	0x08016ee8

08011f94 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8011f94:	b580      	push	{r7, lr}
 8011f96:	b088      	sub	sp, #32
 8011f98:	af04      	add	r7, sp, #16
 8011f9a:	60f8      	str	r0, [r7, #12]
 8011f9c:	60b9      	str	r1, [r7, #8]
 8011f9e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8011fac:	68fb      	ldr	r3, [r7, #12]
 8011fae:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011fb0:	2201      	movs	r2, #1
 8011fb2:	9203      	str	r2, [sp, #12]
 8011fb4:	68ba      	ldr	r2, [r7, #8]
 8011fb6:	9202      	str	r2, [sp, #8]
 8011fb8:	4a06      	ldr	r2, [pc, #24]	; (8011fd4 <etharp_request_dst+0x40>)
 8011fba:	9201      	str	r2, [sp, #4]
 8011fbc:	9300      	str	r3, [sp, #0]
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	687a      	ldr	r2, [r7, #4]
 8011fc2:	68f8      	ldr	r0, [r7, #12]
 8011fc4:	f7ff ff5a 	bl	8011e7c <etharp_raw>
 8011fc8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8011fca:	4618      	mov	r0, r3
 8011fcc:	3710      	adds	r7, #16
 8011fce:	46bd      	mov	sp, r7
 8011fd0:	bd80      	pop	{r7, pc}
 8011fd2:	bf00      	nop
 8011fd4:	0808de38 	.word	0x0808de38

08011fd8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8011fd8:	b580      	push	{r7, lr}
 8011fda:	b082      	sub	sp, #8
 8011fdc:	af00      	add	r7, sp, #0
 8011fde:	6078      	str	r0, [r7, #4]
 8011fe0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8011fe2:	4a05      	ldr	r2, [pc, #20]	; (8011ff8 <etharp_request+0x20>)
 8011fe4:	6839      	ldr	r1, [r7, #0]
 8011fe6:	6878      	ldr	r0, [r7, #4]
 8011fe8:	f7ff ffd4 	bl	8011f94 <etharp_request_dst>
 8011fec:	4603      	mov	r3, r0
}
 8011fee:	4618      	mov	r0, r3
 8011ff0:	3708      	adds	r7, #8
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	bd80      	pop	{r7, pc}
 8011ff6:	bf00      	nop
 8011ff8:	0808de30 	.word	0x0808de30

08011ffc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8011ffc:	b580      	push	{r7, lr}
 8011ffe:	b08e      	sub	sp, #56	; 0x38
 8012000:	af04      	add	r7, sp, #16
 8012002:	6078      	str	r0, [r7, #4]
 8012004:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8012006:	4b79      	ldr	r3, [pc, #484]	; (80121ec <icmp_input+0x1f0>)
 8012008:	689b      	ldr	r3, [r3, #8]
 801200a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801200c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801200e:	781b      	ldrb	r3, [r3, #0]
 8012010:	f003 030f 	and.w	r3, r3, #15
 8012014:	b2db      	uxtb	r3, r3
 8012016:	009b      	lsls	r3, r3, #2
 8012018:	b2db      	uxtb	r3, r3
 801201a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801201c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801201e:	2b13      	cmp	r3, #19
 8012020:	f240 80cd 	bls.w	80121be <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	895b      	ldrh	r3, [r3, #10]
 8012028:	2b03      	cmp	r3, #3
 801202a:	f240 80ca 	bls.w	80121c2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	685b      	ldr	r3, [r3, #4]
 8012032:	781b      	ldrb	r3, [r3, #0]
 8012034:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8012038:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801203c:	2b00      	cmp	r3, #0
 801203e:	f000 80b7 	beq.w	80121b0 <icmp_input+0x1b4>
 8012042:	2b08      	cmp	r3, #8
 8012044:	f040 80b7 	bne.w	80121b6 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8012048:	4b69      	ldr	r3, [pc, #420]	; (80121f0 <icmp_input+0x1f4>)
 801204a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801204c:	4b67      	ldr	r3, [pc, #412]	; (80121ec <icmp_input+0x1f0>)
 801204e:	695b      	ldr	r3, [r3, #20]
 8012050:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012054:	2be0      	cmp	r3, #224	; 0xe0
 8012056:	f000 80bb 	beq.w	80121d0 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801205a:	4b64      	ldr	r3, [pc, #400]	; (80121ec <icmp_input+0x1f0>)
 801205c:	695b      	ldr	r3, [r3, #20]
 801205e:	4a63      	ldr	r2, [pc, #396]	; (80121ec <icmp_input+0x1f0>)
 8012060:	6812      	ldr	r2, [r2, #0]
 8012062:	4611      	mov	r1, r2
 8012064:	4618      	mov	r0, r3
 8012066:	f000 fbed 	bl	8012844 <ip4_addr_isbroadcast_u32>
 801206a:	4603      	mov	r3, r0
 801206c:	2b00      	cmp	r3, #0
 801206e:	f040 80b1 	bne.w	80121d4 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	891b      	ldrh	r3, [r3, #8]
 8012076:	2b07      	cmp	r3, #7
 8012078:	f240 80a5 	bls.w	80121c6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801207c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801207e:	330e      	adds	r3, #14
 8012080:	4619      	mov	r1, r3
 8012082:	6878      	ldr	r0, [r7, #4]
 8012084:	f7f8 f9ec 	bl	800a460 <pbuf_add_header>
 8012088:	4603      	mov	r3, r0
 801208a:	2b00      	cmp	r3, #0
 801208c:	d04b      	beq.n	8012126 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	891a      	ldrh	r2, [r3, #8]
 8012092:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012094:	4413      	add	r3, r2
 8012096:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	891b      	ldrh	r3, [r3, #8]
 801209c:	8b7a      	ldrh	r2, [r7, #26]
 801209e:	429a      	cmp	r2, r3
 80120a0:	f0c0 809a 	bcc.w	80121d8 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80120a4:	8b7b      	ldrh	r3, [r7, #26]
 80120a6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80120aa:	4619      	mov	r1, r3
 80120ac:	200e      	movs	r0, #14
 80120ae:	f7f7 ff89 	bl	8009fc4 <pbuf_alloc>
 80120b2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80120b4:	697b      	ldr	r3, [r7, #20]
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	f000 8090 	beq.w	80121dc <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80120bc:	697b      	ldr	r3, [r7, #20]
 80120be:	895b      	ldrh	r3, [r3, #10]
 80120c0:	461a      	mov	r2, r3
 80120c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80120c4:	3308      	adds	r3, #8
 80120c6:	429a      	cmp	r2, r3
 80120c8:	d203      	bcs.n	80120d2 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80120ca:	6978      	ldr	r0, [r7, #20]
 80120cc:	f7f8 fa5e 	bl	800a58c <pbuf_free>
          goto icmperr;
 80120d0:	e085      	b.n	80121de <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80120d2:	697b      	ldr	r3, [r7, #20]
 80120d4:	685b      	ldr	r3, [r3, #4]
 80120d6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80120d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80120da:	4618      	mov	r0, r3
 80120dc:	f001 fb34 	bl	8013748 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80120e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80120e2:	4619      	mov	r1, r3
 80120e4:	6978      	ldr	r0, [r7, #20]
 80120e6:	f7f8 f9cb 	bl	800a480 <pbuf_remove_header>
 80120ea:	4603      	mov	r3, r0
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d009      	beq.n	8012104 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80120f0:	4b40      	ldr	r3, [pc, #256]	; (80121f4 <icmp_input+0x1f8>)
 80120f2:	22b6      	movs	r2, #182	; 0xb6
 80120f4:	4940      	ldr	r1, [pc, #256]	; (80121f8 <icmp_input+0x1fc>)
 80120f6:	4841      	ldr	r0, [pc, #260]	; (80121fc <icmp_input+0x200>)
 80120f8:	f001 fb3c 	bl	8013774 <iprintf>
          pbuf_free(r);
 80120fc:	6978      	ldr	r0, [r7, #20]
 80120fe:	f7f8 fa45 	bl	800a58c <pbuf_free>
          goto icmperr;
 8012102:	e06c      	b.n	80121de <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8012104:	6879      	ldr	r1, [r7, #4]
 8012106:	6978      	ldr	r0, [r7, #20]
 8012108:	f7f8 fb58 	bl	800a7bc <pbuf_copy>
 801210c:	4603      	mov	r3, r0
 801210e:	2b00      	cmp	r3, #0
 8012110:	d003      	beq.n	801211a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8012112:	6978      	ldr	r0, [r7, #20]
 8012114:	f7f8 fa3a 	bl	800a58c <pbuf_free>
          goto icmperr;
 8012118:	e061      	b.n	80121de <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	f7f8 fa36 	bl	800a58c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8012120:	697b      	ldr	r3, [r7, #20]
 8012122:	607b      	str	r3, [r7, #4]
 8012124:	e00f      	b.n	8012146 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8012126:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012128:	330e      	adds	r3, #14
 801212a:	4619      	mov	r1, r3
 801212c:	6878      	ldr	r0, [r7, #4]
 801212e:	f7f8 f9a7 	bl	800a480 <pbuf_remove_header>
 8012132:	4603      	mov	r3, r0
 8012134:	2b00      	cmp	r3, #0
 8012136:	d006      	beq.n	8012146 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8012138:	4b2e      	ldr	r3, [pc, #184]	; (80121f4 <icmp_input+0x1f8>)
 801213a:	22c7      	movs	r2, #199	; 0xc7
 801213c:	4930      	ldr	r1, [pc, #192]	; (8012200 <icmp_input+0x204>)
 801213e:	482f      	ldr	r0, [pc, #188]	; (80121fc <icmp_input+0x200>)
 8012140:	f001 fb18 	bl	8013774 <iprintf>
          goto icmperr;
 8012144:	e04b      	b.n	80121de <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	685b      	ldr	r3, [r3, #4]
 801214a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801214c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801214e:	4619      	mov	r1, r3
 8012150:	6878      	ldr	r0, [r7, #4]
 8012152:	f7f8 f985 	bl	800a460 <pbuf_add_header>
 8012156:	4603      	mov	r3, r0
 8012158:	2b00      	cmp	r3, #0
 801215a:	d12b      	bne.n	80121b4 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	685b      	ldr	r3, [r3, #4]
 8012160:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8012162:	69fb      	ldr	r3, [r7, #28]
 8012164:	681a      	ldr	r2, [r3, #0]
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801216a:	4b20      	ldr	r3, [pc, #128]	; (80121ec <icmp_input+0x1f0>)
 801216c:	691a      	ldr	r2, [r3, #16]
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8012172:	693b      	ldr	r3, [r7, #16]
 8012174:	2200      	movs	r2, #0
 8012176:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8012178:	693b      	ldr	r3, [r7, #16]
 801217a:	2200      	movs	r2, #0
 801217c:	709a      	strb	r2, [r3, #2]
 801217e:	2200      	movs	r2, #0
 8012180:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	22ff      	movs	r2, #255	; 0xff
 8012186:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	2200      	movs	r2, #0
 801218c:	729a      	strb	r2, [r3, #10]
 801218e:	2200      	movs	r2, #0
 8012190:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8012192:	683b      	ldr	r3, [r7, #0]
 8012194:	9302      	str	r3, [sp, #8]
 8012196:	2301      	movs	r3, #1
 8012198:	9301      	str	r3, [sp, #4]
 801219a:	2300      	movs	r3, #0
 801219c:	9300      	str	r3, [sp, #0]
 801219e:	23ff      	movs	r3, #255	; 0xff
 80121a0:	2200      	movs	r2, #0
 80121a2:	69f9      	ldr	r1, [r7, #28]
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f000 fa75 	bl	8012694 <ip4_output_if>
 80121aa:	4603      	mov	r3, r0
 80121ac:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80121ae:	e001      	b.n	80121b4 <icmp_input+0x1b8>
      break;
 80121b0:	bf00      	nop
 80121b2:	e000      	b.n	80121b6 <icmp_input+0x1ba>
      break;
 80121b4:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80121b6:	6878      	ldr	r0, [r7, #4]
 80121b8:	f7f8 f9e8 	bl	800a58c <pbuf_free>
  return;
 80121bc:	e013      	b.n	80121e6 <icmp_input+0x1ea>
    goto lenerr;
 80121be:	bf00      	nop
 80121c0:	e002      	b.n	80121c8 <icmp_input+0x1cc>
    goto lenerr;
 80121c2:	bf00      	nop
 80121c4:	e000      	b.n	80121c8 <icmp_input+0x1cc>
        goto lenerr;
 80121c6:	bf00      	nop
lenerr:
  pbuf_free(p);
 80121c8:	6878      	ldr	r0, [r7, #4]
 80121ca:	f7f8 f9df 	bl	800a58c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80121ce:	e00a      	b.n	80121e6 <icmp_input+0x1ea>
        goto icmperr;
 80121d0:	bf00      	nop
 80121d2:	e004      	b.n	80121de <icmp_input+0x1e2>
        goto icmperr;
 80121d4:	bf00      	nop
 80121d6:	e002      	b.n	80121de <icmp_input+0x1e2>
          goto icmperr;
 80121d8:	bf00      	nop
 80121da:	e000      	b.n	80121de <icmp_input+0x1e2>
          goto icmperr;
 80121dc:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80121de:	6878      	ldr	r0, [r7, #4]
 80121e0:	f7f8 f9d4 	bl	800a58c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80121e4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80121e6:	3728      	adds	r7, #40	; 0x28
 80121e8:	46bd      	mov	sp, r7
 80121ea:	bd80      	pop	{r7, pc}
 80121ec:	20011380 	.word	0x20011380
 80121f0:	20011394 	.word	0x20011394
 80121f4:	08016f2c 	.word	0x08016f2c
 80121f8:	08016f64 	.word	0x08016f64
 80121fc:	08016f9c 	.word	0x08016f9c
 8012200:	08016fc4 	.word	0x08016fc4

08012204 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8012204:	b580      	push	{r7, lr}
 8012206:	b082      	sub	sp, #8
 8012208:	af00      	add	r7, sp, #0
 801220a:	6078      	str	r0, [r7, #4]
 801220c:	460b      	mov	r3, r1
 801220e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8012210:	78fb      	ldrb	r3, [r7, #3]
 8012212:	461a      	mov	r2, r3
 8012214:	2103      	movs	r1, #3
 8012216:	6878      	ldr	r0, [r7, #4]
 8012218:	f000 f814 	bl	8012244 <icmp_send_response>
}
 801221c:	bf00      	nop
 801221e:	3708      	adds	r7, #8
 8012220:	46bd      	mov	sp, r7
 8012222:	bd80      	pop	{r7, pc}

08012224 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8012224:	b580      	push	{r7, lr}
 8012226:	b082      	sub	sp, #8
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
 801222c:	460b      	mov	r3, r1
 801222e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8012230:	78fb      	ldrb	r3, [r7, #3]
 8012232:	461a      	mov	r2, r3
 8012234:	210b      	movs	r1, #11
 8012236:	6878      	ldr	r0, [r7, #4]
 8012238:	f000 f804 	bl	8012244 <icmp_send_response>
}
 801223c:	bf00      	nop
 801223e:	3708      	adds	r7, #8
 8012240:	46bd      	mov	sp, r7
 8012242:	bd80      	pop	{r7, pc}

08012244 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8012244:	b580      	push	{r7, lr}
 8012246:	b08c      	sub	sp, #48	; 0x30
 8012248:	af04      	add	r7, sp, #16
 801224a:	6078      	str	r0, [r7, #4]
 801224c:	460b      	mov	r3, r1
 801224e:	70fb      	strb	r3, [r7, #3]
 8012250:	4613      	mov	r3, r2
 8012252:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8012254:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012258:	2124      	movs	r1, #36	; 0x24
 801225a:	2022      	movs	r0, #34	; 0x22
 801225c:	f7f7 feb2 	bl	8009fc4 <pbuf_alloc>
 8012260:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8012262:	69fb      	ldr	r3, [r7, #28]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d04c      	beq.n	8012302 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8012268:	69fb      	ldr	r3, [r7, #28]
 801226a:	895b      	ldrh	r3, [r3, #10]
 801226c:	2b23      	cmp	r3, #35	; 0x23
 801226e:	d806      	bhi.n	801227e <icmp_send_response+0x3a>
 8012270:	4b26      	ldr	r3, [pc, #152]	; (801230c <icmp_send_response+0xc8>)
 8012272:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8012276:	4926      	ldr	r1, [pc, #152]	; (8012310 <icmp_send_response+0xcc>)
 8012278:	4826      	ldr	r0, [pc, #152]	; (8012314 <icmp_send_response+0xd0>)
 801227a:	f001 fa7b 	bl	8013774 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	685b      	ldr	r3, [r3, #4]
 8012282:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8012284:	69fb      	ldr	r3, [r7, #28]
 8012286:	685b      	ldr	r3, [r3, #4]
 8012288:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801228a:	697b      	ldr	r3, [r7, #20]
 801228c:	78fa      	ldrb	r2, [r7, #3]
 801228e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8012290:	697b      	ldr	r3, [r7, #20]
 8012292:	78ba      	ldrb	r2, [r7, #2]
 8012294:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8012296:	697b      	ldr	r3, [r7, #20]
 8012298:	2200      	movs	r2, #0
 801229a:	711a      	strb	r2, [r3, #4]
 801229c:	2200      	movs	r2, #0
 801229e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80122a0:	697b      	ldr	r3, [r7, #20]
 80122a2:	2200      	movs	r2, #0
 80122a4:	719a      	strb	r2, [r3, #6]
 80122a6:	2200      	movs	r2, #0
 80122a8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80122aa:	69fb      	ldr	r3, [r7, #28]
 80122ac:	685b      	ldr	r3, [r3, #4]
 80122ae:	f103 0008 	add.w	r0, r3, #8
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	685b      	ldr	r3, [r3, #4]
 80122b6:	221c      	movs	r2, #28
 80122b8:	4619      	mov	r1, r3
 80122ba:	f001 fa45 	bl	8013748 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80122be:	69bb      	ldr	r3, [r7, #24]
 80122c0:	68db      	ldr	r3, [r3, #12]
 80122c2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80122c4:	f107 030c 	add.w	r3, r7, #12
 80122c8:	4618      	mov	r0, r3
 80122ca:	f000 f825 	bl	8012318 <ip4_route>
 80122ce:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80122d0:	693b      	ldr	r3, [r7, #16]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d011      	beq.n	80122fa <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80122d6:	697b      	ldr	r3, [r7, #20]
 80122d8:	2200      	movs	r2, #0
 80122da:	709a      	strb	r2, [r3, #2]
 80122dc:	2200      	movs	r2, #0
 80122de:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80122e0:	f107 020c 	add.w	r2, r7, #12
 80122e4:	693b      	ldr	r3, [r7, #16]
 80122e6:	9302      	str	r3, [sp, #8]
 80122e8:	2301      	movs	r3, #1
 80122ea:	9301      	str	r3, [sp, #4]
 80122ec:	2300      	movs	r3, #0
 80122ee:	9300      	str	r3, [sp, #0]
 80122f0:	23ff      	movs	r3, #255	; 0xff
 80122f2:	2100      	movs	r1, #0
 80122f4:	69f8      	ldr	r0, [r7, #28]
 80122f6:	f000 f9cd 	bl	8012694 <ip4_output_if>
  }
  pbuf_free(q);
 80122fa:	69f8      	ldr	r0, [r7, #28]
 80122fc:	f7f8 f946 	bl	800a58c <pbuf_free>
 8012300:	e000      	b.n	8012304 <icmp_send_response+0xc0>
    return;
 8012302:	bf00      	nop
}
 8012304:	3720      	adds	r7, #32
 8012306:	46bd      	mov	sp, r7
 8012308:	bd80      	pop	{r7, pc}
 801230a:	bf00      	nop
 801230c:	08016f2c 	.word	0x08016f2c
 8012310:	08016ff8 	.word	0x08016ff8
 8012314:	08016f9c 	.word	0x08016f9c

08012318 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8012318:	b480      	push	{r7}
 801231a:	b085      	sub	sp, #20
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8012320:	4b33      	ldr	r3, [pc, #204]	; (80123f0 <ip4_route+0xd8>)
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	60fb      	str	r3, [r7, #12]
 8012326:	e036      	b.n	8012396 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801232e:	f003 0301 	and.w	r3, r3, #1
 8012332:	b2db      	uxtb	r3, r3
 8012334:	2b00      	cmp	r3, #0
 8012336:	d02b      	beq.n	8012390 <ip4_route+0x78>
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801233e:	089b      	lsrs	r3, r3, #2
 8012340:	f003 0301 	and.w	r3, r3, #1
 8012344:	b2db      	uxtb	r3, r3
 8012346:	2b00      	cmp	r3, #0
 8012348:	d022      	beq.n	8012390 <ip4_route+0x78>
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	3304      	adds	r3, #4
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d01d      	beq.n	8012390 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681a      	ldr	r2, [r3, #0]
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	3304      	adds	r3, #4
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	405a      	eors	r2, r3
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	3308      	adds	r3, #8
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	4013      	ands	r3, r2
 8012368:	2b00      	cmp	r3, #0
 801236a:	d101      	bne.n	8012370 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	e038      	b.n	80123e2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012376:	f003 0302 	and.w	r3, r3, #2
 801237a:	2b00      	cmp	r3, #0
 801237c:	d108      	bne.n	8012390 <ip4_route+0x78>
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	681a      	ldr	r2, [r3, #0]
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	330c      	adds	r3, #12
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	429a      	cmp	r2, r3
 801238a:	d101      	bne.n	8012390 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	e028      	b.n	80123e2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	60fb      	str	r3, [r7, #12]
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d1c5      	bne.n	8012328 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801239c:	4b15      	ldr	r3, [pc, #84]	; (80123f4 <ip4_route+0xdc>)
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d01a      	beq.n	80123da <ip4_route+0xc2>
 80123a4:	4b13      	ldr	r3, [pc, #76]	; (80123f4 <ip4_route+0xdc>)
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80123ac:	f003 0301 	and.w	r3, r3, #1
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d012      	beq.n	80123da <ip4_route+0xc2>
 80123b4:	4b0f      	ldr	r3, [pc, #60]	; (80123f4 <ip4_route+0xdc>)
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80123bc:	f003 0304 	and.w	r3, r3, #4
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d00a      	beq.n	80123da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80123c4:	4b0b      	ldr	r3, [pc, #44]	; (80123f4 <ip4_route+0xdc>)
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	3304      	adds	r3, #4
 80123ca:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d004      	beq.n	80123da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	b2db      	uxtb	r3, r3
 80123d6:	2b7f      	cmp	r3, #127	; 0x7f
 80123d8:	d101      	bne.n	80123de <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80123da:	2300      	movs	r3, #0
 80123dc:	e001      	b.n	80123e2 <ip4_route+0xca>
  }

  return netif_default;
 80123de:	4b05      	ldr	r3, [pc, #20]	; (80123f4 <ip4_route+0xdc>)
 80123e0:	681b      	ldr	r3, [r3, #0]
}
 80123e2:	4618      	mov	r0, r3
 80123e4:	3714      	adds	r7, #20
 80123e6:	46bd      	mov	sp, r7
 80123e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ec:	4770      	bx	lr
 80123ee:	bf00      	nop
 80123f0:	2001d08c 	.word	0x2001d08c
 80123f4:	2001d090 	.word	0x2001d090

080123f8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b082      	sub	sp, #8
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012406:	f003 0301 	and.w	r3, r3, #1
 801240a:	b2db      	uxtb	r3, r3
 801240c:	2b00      	cmp	r3, #0
 801240e:	d016      	beq.n	801243e <ip4_input_accept+0x46>
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	3304      	adds	r3, #4
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	2b00      	cmp	r3, #0
 8012418:	d011      	beq.n	801243e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801241a:	4b0b      	ldr	r3, [pc, #44]	; (8012448 <ip4_input_accept+0x50>)
 801241c:	695a      	ldr	r2, [r3, #20]
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	3304      	adds	r3, #4
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	429a      	cmp	r2, r3
 8012426:	d008      	beq.n	801243a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8012428:	4b07      	ldr	r3, [pc, #28]	; (8012448 <ip4_input_accept+0x50>)
 801242a:	695b      	ldr	r3, [r3, #20]
 801242c:	6879      	ldr	r1, [r7, #4]
 801242e:	4618      	mov	r0, r3
 8012430:	f000 fa08 	bl	8012844 <ip4_addr_isbroadcast_u32>
 8012434:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012436:	2b00      	cmp	r3, #0
 8012438:	d001      	beq.n	801243e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801243a:	2301      	movs	r3, #1
 801243c:	e000      	b.n	8012440 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801243e:	2300      	movs	r3, #0
}
 8012440:	4618      	mov	r0, r3
 8012442:	3708      	adds	r7, #8
 8012444:	46bd      	mov	sp, r7
 8012446:	bd80      	pop	{r7, pc}
 8012448:	20011380 	.word	0x20011380

0801244c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801244c:	b580      	push	{r7, lr}
 801244e:	b086      	sub	sp, #24
 8012450:	af00      	add	r7, sp, #0
 8012452:	6078      	str	r0, [r7, #4]
 8012454:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	685b      	ldr	r3, [r3, #4]
 801245a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801245c:	697b      	ldr	r3, [r7, #20]
 801245e:	781b      	ldrb	r3, [r3, #0]
 8012460:	091b      	lsrs	r3, r3, #4
 8012462:	b2db      	uxtb	r3, r3
 8012464:	2b04      	cmp	r3, #4
 8012466:	d004      	beq.n	8012472 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8012468:	6878      	ldr	r0, [r7, #4]
 801246a:	f7f8 f88f 	bl	800a58c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801246e:	2300      	movs	r3, #0
 8012470:	e107      	b.n	8012682 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8012472:	697b      	ldr	r3, [r7, #20]
 8012474:	781b      	ldrb	r3, [r3, #0]
 8012476:	f003 030f 	and.w	r3, r3, #15
 801247a:	b2db      	uxtb	r3, r3
 801247c:	009b      	lsls	r3, r3, #2
 801247e:	b2db      	uxtb	r3, r3
 8012480:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8012482:	697b      	ldr	r3, [r7, #20]
 8012484:	885b      	ldrh	r3, [r3, #2]
 8012486:	b29b      	uxth	r3, r3
 8012488:	4618      	mov	r0, r3
 801248a:	f7f6 fdbb 	bl	8009004 <lwip_htons>
 801248e:	4603      	mov	r3, r0
 8012490:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	891b      	ldrh	r3, [r3, #8]
 8012496:	89ba      	ldrh	r2, [r7, #12]
 8012498:	429a      	cmp	r2, r3
 801249a:	d204      	bcs.n	80124a6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801249c:	89bb      	ldrh	r3, [r7, #12]
 801249e:	4619      	mov	r1, r3
 80124a0:	6878      	ldr	r0, [r7, #4]
 80124a2:	f7f7 feed 	bl	800a280 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	895b      	ldrh	r3, [r3, #10]
 80124aa:	89fa      	ldrh	r2, [r7, #14]
 80124ac:	429a      	cmp	r2, r3
 80124ae:	d807      	bhi.n	80124c0 <ip4_input+0x74>
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	891b      	ldrh	r3, [r3, #8]
 80124b4:	89ba      	ldrh	r2, [r7, #12]
 80124b6:	429a      	cmp	r2, r3
 80124b8:	d802      	bhi.n	80124c0 <ip4_input+0x74>
 80124ba:	89fb      	ldrh	r3, [r7, #14]
 80124bc:	2b13      	cmp	r3, #19
 80124be:	d804      	bhi.n	80124ca <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80124c0:	6878      	ldr	r0, [r7, #4]
 80124c2:	f7f8 f863 	bl	800a58c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80124c6:	2300      	movs	r3, #0
 80124c8:	e0db      	b.n	8012682 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80124ca:	697b      	ldr	r3, [r7, #20]
 80124cc:	691b      	ldr	r3, [r3, #16]
 80124ce:	4a6f      	ldr	r2, [pc, #444]	; (801268c <ip4_input+0x240>)
 80124d0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80124d2:	697b      	ldr	r3, [r7, #20]
 80124d4:	68db      	ldr	r3, [r3, #12]
 80124d6:	4a6d      	ldr	r2, [pc, #436]	; (801268c <ip4_input+0x240>)
 80124d8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80124da:	4b6c      	ldr	r3, [pc, #432]	; (801268c <ip4_input+0x240>)
 80124dc:	695b      	ldr	r3, [r3, #20]
 80124de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80124e2:	2be0      	cmp	r3, #224	; 0xe0
 80124e4:	d112      	bne.n	801250c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80124e6:	683b      	ldr	r3, [r7, #0]
 80124e8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80124ec:	f003 0301 	and.w	r3, r3, #1
 80124f0:	b2db      	uxtb	r3, r3
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d007      	beq.n	8012506 <ip4_input+0xba>
 80124f6:	683b      	ldr	r3, [r7, #0]
 80124f8:	3304      	adds	r3, #4
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d002      	beq.n	8012506 <ip4_input+0xba>
      netif = inp;
 8012500:	683b      	ldr	r3, [r7, #0]
 8012502:	613b      	str	r3, [r7, #16]
 8012504:	e02a      	b.n	801255c <ip4_input+0x110>
    } else {
      netif = NULL;
 8012506:	2300      	movs	r3, #0
 8012508:	613b      	str	r3, [r7, #16]
 801250a:	e027      	b.n	801255c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801250c:	6838      	ldr	r0, [r7, #0]
 801250e:	f7ff ff73 	bl	80123f8 <ip4_input_accept>
 8012512:	4603      	mov	r3, r0
 8012514:	2b00      	cmp	r3, #0
 8012516:	d002      	beq.n	801251e <ip4_input+0xd2>
      netif = inp;
 8012518:	683b      	ldr	r3, [r7, #0]
 801251a:	613b      	str	r3, [r7, #16]
 801251c:	e01e      	b.n	801255c <ip4_input+0x110>
    } else {
      netif = NULL;
 801251e:	2300      	movs	r3, #0
 8012520:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8012522:	4b5a      	ldr	r3, [pc, #360]	; (801268c <ip4_input+0x240>)
 8012524:	695b      	ldr	r3, [r3, #20]
 8012526:	b2db      	uxtb	r3, r3
 8012528:	2b7f      	cmp	r3, #127	; 0x7f
 801252a:	d017      	beq.n	801255c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801252c:	4b58      	ldr	r3, [pc, #352]	; (8012690 <ip4_input+0x244>)
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	613b      	str	r3, [r7, #16]
 8012532:	e00e      	b.n	8012552 <ip4_input+0x106>
          if (netif == inp) {
 8012534:	693a      	ldr	r2, [r7, #16]
 8012536:	683b      	ldr	r3, [r7, #0]
 8012538:	429a      	cmp	r2, r3
 801253a:	d006      	beq.n	801254a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801253c:	6938      	ldr	r0, [r7, #16]
 801253e:	f7ff ff5b 	bl	80123f8 <ip4_input_accept>
 8012542:	4603      	mov	r3, r0
 8012544:	2b00      	cmp	r3, #0
 8012546:	d108      	bne.n	801255a <ip4_input+0x10e>
 8012548:	e000      	b.n	801254c <ip4_input+0x100>
            continue;
 801254a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801254c:	693b      	ldr	r3, [r7, #16]
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	613b      	str	r3, [r7, #16]
 8012552:	693b      	ldr	r3, [r7, #16]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d1ed      	bne.n	8012534 <ip4_input+0xe8>
 8012558:	e000      	b.n	801255c <ip4_input+0x110>
            break;
 801255a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801255c:	4b4b      	ldr	r3, [pc, #300]	; (801268c <ip4_input+0x240>)
 801255e:	691b      	ldr	r3, [r3, #16]
 8012560:	6839      	ldr	r1, [r7, #0]
 8012562:	4618      	mov	r0, r3
 8012564:	f000 f96e 	bl	8012844 <ip4_addr_isbroadcast_u32>
 8012568:	4603      	mov	r3, r0
 801256a:	2b00      	cmp	r3, #0
 801256c:	d105      	bne.n	801257a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801256e:	4b47      	ldr	r3, [pc, #284]	; (801268c <ip4_input+0x240>)
 8012570:	691b      	ldr	r3, [r3, #16]
 8012572:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8012576:	2be0      	cmp	r3, #224	; 0xe0
 8012578:	d104      	bne.n	8012584 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801257a:	6878      	ldr	r0, [r7, #4]
 801257c:	f7f8 f806 	bl	800a58c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8012580:	2300      	movs	r3, #0
 8012582:	e07e      	b.n	8012682 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8012584:	693b      	ldr	r3, [r7, #16]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d104      	bne.n	8012594 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801258a:	6878      	ldr	r0, [r7, #4]
 801258c:	f7f7 fffe 	bl	800a58c <pbuf_free>
    return ERR_OK;
 8012590:	2300      	movs	r3, #0
 8012592:	e076      	b.n	8012682 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8012594:	697b      	ldr	r3, [r7, #20]
 8012596:	88db      	ldrh	r3, [r3, #6]
 8012598:	b29b      	uxth	r3, r3
 801259a:	461a      	mov	r2, r3
 801259c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80125a0:	4013      	ands	r3, r2
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d00b      	beq.n	80125be <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80125a6:	6878      	ldr	r0, [r7, #4]
 80125a8:	f000 fc92 	bl	8012ed0 <ip4_reass>
 80125ac:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d101      	bne.n	80125b8 <ip4_input+0x16c>
      return ERR_OK;
 80125b4:	2300      	movs	r3, #0
 80125b6:	e064      	b.n	8012682 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	685b      	ldr	r3, [r3, #4]
 80125bc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80125be:	4a33      	ldr	r2, [pc, #204]	; (801268c <ip4_input+0x240>)
 80125c0:	693b      	ldr	r3, [r7, #16]
 80125c2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80125c4:	4a31      	ldr	r2, [pc, #196]	; (801268c <ip4_input+0x240>)
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80125ca:	4a30      	ldr	r2, [pc, #192]	; (801268c <ip4_input+0x240>)
 80125cc:	697b      	ldr	r3, [r7, #20]
 80125ce:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80125d0:	697b      	ldr	r3, [r7, #20]
 80125d2:	781b      	ldrb	r3, [r3, #0]
 80125d4:	f003 030f 	and.w	r3, r3, #15
 80125d8:	b2db      	uxtb	r3, r3
 80125da:	009b      	lsls	r3, r3, #2
 80125dc:	b2db      	uxtb	r3, r3
 80125de:	b29a      	uxth	r2, r3
 80125e0:	4b2a      	ldr	r3, [pc, #168]	; (801268c <ip4_input+0x240>)
 80125e2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80125e4:	89fb      	ldrh	r3, [r7, #14]
 80125e6:	4619      	mov	r1, r3
 80125e8:	6878      	ldr	r0, [r7, #4]
 80125ea:	f7f7 ff49 	bl	800a480 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80125ee:	697b      	ldr	r3, [r7, #20]
 80125f0:	7a5b      	ldrb	r3, [r3, #9]
 80125f2:	2b11      	cmp	r3, #17
 80125f4:	d006      	beq.n	8012604 <ip4_input+0x1b8>
 80125f6:	2b11      	cmp	r3, #17
 80125f8:	dc13      	bgt.n	8012622 <ip4_input+0x1d6>
 80125fa:	2b01      	cmp	r3, #1
 80125fc:	d00c      	beq.n	8012618 <ip4_input+0x1cc>
 80125fe:	2b06      	cmp	r3, #6
 8012600:	d005      	beq.n	801260e <ip4_input+0x1c2>
 8012602:	e00e      	b.n	8012622 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8012604:	6839      	ldr	r1, [r7, #0]
 8012606:	6878      	ldr	r0, [r7, #4]
 8012608:	f7fe fc68 	bl	8010edc <udp_input>
        break;
 801260c:	e026      	b.n	801265c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801260e:	6839      	ldr	r1, [r7, #0]
 8012610:	6878      	ldr	r0, [r7, #4]
 8012612:	f7fa f887 	bl	800c724 <tcp_input>
        break;
 8012616:	e021      	b.n	801265c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8012618:	6839      	ldr	r1, [r7, #0]
 801261a:	6878      	ldr	r0, [r7, #4]
 801261c:	f7ff fcee 	bl	8011ffc <icmp_input>
        break;
 8012620:	e01c      	b.n	801265c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012622:	4b1a      	ldr	r3, [pc, #104]	; (801268c <ip4_input+0x240>)
 8012624:	695b      	ldr	r3, [r3, #20]
 8012626:	6939      	ldr	r1, [r7, #16]
 8012628:	4618      	mov	r0, r3
 801262a:	f000 f90b 	bl	8012844 <ip4_addr_isbroadcast_u32>
 801262e:	4603      	mov	r3, r0
 8012630:	2b00      	cmp	r3, #0
 8012632:	d10f      	bne.n	8012654 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012634:	4b15      	ldr	r3, [pc, #84]	; (801268c <ip4_input+0x240>)
 8012636:	695b      	ldr	r3, [r3, #20]
 8012638:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801263c:	2be0      	cmp	r3, #224	; 0xe0
 801263e:	d009      	beq.n	8012654 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8012640:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012644:	4619      	mov	r1, r3
 8012646:	6878      	ldr	r0, [r7, #4]
 8012648:	f7f7 ff8d 	bl	800a566 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801264c:	2102      	movs	r1, #2
 801264e:	6878      	ldr	r0, [r7, #4]
 8012650:	f7ff fdd8 	bl	8012204 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8012654:	6878      	ldr	r0, [r7, #4]
 8012656:	f7f7 ff99 	bl	800a58c <pbuf_free>
        break;
 801265a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801265c:	4b0b      	ldr	r3, [pc, #44]	; (801268c <ip4_input+0x240>)
 801265e:	2200      	movs	r2, #0
 8012660:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8012662:	4b0a      	ldr	r3, [pc, #40]	; (801268c <ip4_input+0x240>)
 8012664:	2200      	movs	r2, #0
 8012666:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8012668:	4b08      	ldr	r3, [pc, #32]	; (801268c <ip4_input+0x240>)
 801266a:	2200      	movs	r2, #0
 801266c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801266e:	4b07      	ldr	r3, [pc, #28]	; (801268c <ip4_input+0x240>)
 8012670:	2200      	movs	r2, #0
 8012672:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8012674:	4b05      	ldr	r3, [pc, #20]	; (801268c <ip4_input+0x240>)
 8012676:	2200      	movs	r2, #0
 8012678:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801267a:	4b04      	ldr	r3, [pc, #16]	; (801268c <ip4_input+0x240>)
 801267c:	2200      	movs	r2, #0
 801267e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8012680:	2300      	movs	r3, #0
}
 8012682:	4618      	mov	r0, r3
 8012684:	3718      	adds	r7, #24
 8012686:	46bd      	mov	sp, r7
 8012688:	bd80      	pop	{r7, pc}
 801268a:	bf00      	nop
 801268c:	20011380 	.word	0x20011380
 8012690:	2001d08c 	.word	0x2001d08c

08012694 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8012694:	b580      	push	{r7, lr}
 8012696:	b08a      	sub	sp, #40	; 0x28
 8012698:	af04      	add	r7, sp, #16
 801269a:	60f8      	str	r0, [r7, #12]
 801269c:	60b9      	str	r1, [r7, #8]
 801269e:	607a      	str	r2, [r7, #4]
 80126a0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80126a2:	68bb      	ldr	r3, [r7, #8]
 80126a4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d009      	beq.n	80126c0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80126ac:	68bb      	ldr	r3, [r7, #8]
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d003      	beq.n	80126ba <ip4_output_if+0x26>
 80126b2:	68bb      	ldr	r3, [r7, #8]
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d102      	bne.n	80126c0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80126ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126bc:	3304      	adds	r3, #4
 80126be:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80126c0:	78fa      	ldrb	r2, [r7, #3]
 80126c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126c4:	9302      	str	r3, [sp, #8]
 80126c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80126ca:	9301      	str	r3, [sp, #4]
 80126cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80126d0:	9300      	str	r3, [sp, #0]
 80126d2:	4613      	mov	r3, r2
 80126d4:	687a      	ldr	r2, [r7, #4]
 80126d6:	6979      	ldr	r1, [r7, #20]
 80126d8:	68f8      	ldr	r0, [r7, #12]
 80126da:	f000 f805 	bl	80126e8 <ip4_output_if_src>
 80126de:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80126e0:	4618      	mov	r0, r3
 80126e2:	3718      	adds	r7, #24
 80126e4:	46bd      	mov	sp, r7
 80126e6:	bd80      	pop	{r7, pc}

080126e8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	b088      	sub	sp, #32
 80126ec:	af00      	add	r7, sp, #0
 80126ee:	60f8      	str	r0, [r7, #12]
 80126f0:	60b9      	str	r1, [r7, #8]
 80126f2:	607a      	str	r2, [r7, #4]
 80126f4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80126f6:	68fb      	ldr	r3, [r7, #12]
 80126f8:	7b9b      	ldrb	r3, [r3, #14]
 80126fa:	2b01      	cmp	r3, #1
 80126fc:	d006      	beq.n	801270c <ip4_output_if_src+0x24>
 80126fe:	4b4b      	ldr	r3, [pc, #300]	; (801282c <ip4_output_if_src+0x144>)
 8012700:	f44f 7255 	mov.w	r2, #852	; 0x354
 8012704:	494a      	ldr	r1, [pc, #296]	; (8012830 <ip4_output_if_src+0x148>)
 8012706:	484b      	ldr	r0, [pc, #300]	; (8012834 <ip4_output_if_src+0x14c>)
 8012708:	f001 f834 	bl	8013774 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	2b00      	cmp	r3, #0
 8012710:	d060      	beq.n	80127d4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8012712:	2314      	movs	r3, #20
 8012714:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8012716:	2114      	movs	r1, #20
 8012718:	68f8      	ldr	r0, [r7, #12]
 801271a:	f7f7 fea1 	bl	800a460 <pbuf_add_header>
 801271e:	4603      	mov	r3, r0
 8012720:	2b00      	cmp	r3, #0
 8012722:	d002      	beq.n	801272a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8012724:	f06f 0301 	mvn.w	r3, #1
 8012728:	e07c      	b.n	8012824 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	685b      	ldr	r3, [r3, #4]
 801272e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	895b      	ldrh	r3, [r3, #10]
 8012734:	2b13      	cmp	r3, #19
 8012736:	d806      	bhi.n	8012746 <ip4_output_if_src+0x5e>
 8012738:	4b3c      	ldr	r3, [pc, #240]	; (801282c <ip4_output_if_src+0x144>)
 801273a:	f44f 7262 	mov.w	r2, #904	; 0x388
 801273e:	493e      	ldr	r1, [pc, #248]	; (8012838 <ip4_output_if_src+0x150>)
 8012740:	483c      	ldr	r0, [pc, #240]	; (8012834 <ip4_output_if_src+0x14c>)
 8012742:	f001 f817 	bl	8013774 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8012746:	69fb      	ldr	r3, [r7, #28]
 8012748:	78fa      	ldrb	r2, [r7, #3]
 801274a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801274c:	69fb      	ldr	r3, [r7, #28]
 801274e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8012752:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	681a      	ldr	r2, [r3, #0]
 8012758:	69fb      	ldr	r3, [r7, #28]
 801275a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801275c:	8b7b      	ldrh	r3, [r7, #26]
 801275e:	089b      	lsrs	r3, r3, #2
 8012760:	b29b      	uxth	r3, r3
 8012762:	b2db      	uxtb	r3, r3
 8012764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012768:	b2da      	uxtb	r2, r3
 801276a:	69fb      	ldr	r3, [r7, #28]
 801276c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801276e:	69fb      	ldr	r3, [r7, #28]
 8012770:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8012774:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	891b      	ldrh	r3, [r3, #8]
 801277a:	4618      	mov	r0, r3
 801277c:	f7f6 fc42 	bl	8009004 <lwip_htons>
 8012780:	4603      	mov	r3, r0
 8012782:	461a      	mov	r2, r3
 8012784:	69fb      	ldr	r3, [r7, #28]
 8012786:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8012788:	69fb      	ldr	r3, [r7, #28]
 801278a:	2200      	movs	r2, #0
 801278c:	719a      	strb	r2, [r3, #6]
 801278e:	2200      	movs	r2, #0
 8012790:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8012792:	4b2a      	ldr	r3, [pc, #168]	; (801283c <ip4_output_if_src+0x154>)
 8012794:	881b      	ldrh	r3, [r3, #0]
 8012796:	4618      	mov	r0, r3
 8012798:	f7f6 fc34 	bl	8009004 <lwip_htons>
 801279c:	4603      	mov	r3, r0
 801279e:	461a      	mov	r2, r3
 80127a0:	69fb      	ldr	r3, [r7, #28]
 80127a2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80127a4:	4b25      	ldr	r3, [pc, #148]	; (801283c <ip4_output_if_src+0x154>)
 80127a6:	881b      	ldrh	r3, [r3, #0]
 80127a8:	3301      	adds	r3, #1
 80127aa:	b29a      	uxth	r2, r3
 80127ac:	4b23      	ldr	r3, [pc, #140]	; (801283c <ip4_output_if_src+0x154>)
 80127ae:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80127b0:	68bb      	ldr	r3, [r7, #8]
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d104      	bne.n	80127c0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80127b6:	4b22      	ldr	r3, [pc, #136]	; (8012840 <ip4_output_if_src+0x158>)
 80127b8:	681a      	ldr	r2, [r3, #0]
 80127ba:	69fb      	ldr	r3, [r7, #28]
 80127bc:	60da      	str	r2, [r3, #12]
 80127be:	e003      	b.n	80127c8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80127c0:	68bb      	ldr	r3, [r7, #8]
 80127c2:	681a      	ldr	r2, [r3, #0]
 80127c4:	69fb      	ldr	r3, [r7, #28]
 80127c6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80127c8:	69fb      	ldr	r3, [r7, #28]
 80127ca:	2200      	movs	r2, #0
 80127cc:	729a      	strb	r2, [r3, #10]
 80127ce:	2200      	movs	r2, #0
 80127d0:	72da      	strb	r2, [r3, #11]
 80127d2:	e00f      	b.n	80127f4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	895b      	ldrh	r3, [r3, #10]
 80127d8:	2b13      	cmp	r3, #19
 80127da:	d802      	bhi.n	80127e2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80127dc:	f06f 0301 	mvn.w	r3, #1
 80127e0:	e020      	b.n	8012824 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	685b      	ldr	r3, [r3, #4]
 80127e6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	691b      	ldr	r3, [r3, #16]
 80127ec:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80127ee:	f107 0314 	add.w	r3, r7, #20
 80127f2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80127f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d00c      	beq.n	8012816 <ip4_output_if_src+0x12e>
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	891a      	ldrh	r2, [r3, #8]
 8012800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012802:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012804:	429a      	cmp	r2, r3
 8012806:	d906      	bls.n	8012816 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8012808:	687a      	ldr	r2, [r7, #4]
 801280a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801280c:	68f8      	ldr	r0, [r7, #12]
 801280e:	f000 fd4d 	bl	80132ac <ip4_frag>
 8012812:	4603      	mov	r3, r0
 8012814:	e006      	b.n	8012824 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8012816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012818:	695b      	ldr	r3, [r3, #20]
 801281a:	687a      	ldr	r2, [r7, #4]
 801281c:	68f9      	ldr	r1, [r7, #12]
 801281e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012820:	4798      	blx	r3
 8012822:	4603      	mov	r3, r0
}
 8012824:	4618      	mov	r0, r3
 8012826:	3720      	adds	r7, #32
 8012828:	46bd      	mov	sp, r7
 801282a:	bd80      	pop	{r7, pc}
 801282c:	08017024 	.word	0x08017024
 8012830:	08017058 	.word	0x08017058
 8012834:	08017064 	.word	0x08017064
 8012838:	0801708c 	.word	0x0801708c
 801283c:	20000a4e 	.word	0x20000a4e
 8012840:	0808de2c 	.word	0x0808de2c

08012844 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8012844:	b480      	push	{r7}
 8012846:	b085      	sub	sp, #20
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]
 801284c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012858:	d002      	beq.n	8012860 <ip4_addr_isbroadcast_u32+0x1c>
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	2b00      	cmp	r3, #0
 801285e:	d101      	bne.n	8012864 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8012860:	2301      	movs	r3, #1
 8012862:	e02a      	b.n	80128ba <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8012864:	683b      	ldr	r3, [r7, #0]
 8012866:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801286a:	f003 0302 	and.w	r3, r3, #2
 801286e:	2b00      	cmp	r3, #0
 8012870:	d101      	bne.n	8012876 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8012872:	2300      	movs	r3, #0
 8012874:	e021      	b.n	80128ba <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8012876:	683b      	ldr	r3, [r7, #0]
 8012878:	3304      	adds	r3, #4
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	687a      	ldr	r2, [r7, #4]
 801287e:	429a      	cmp	r2, r3
 8012880:	d101      	bne.n	8012886 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8012882:	2300      	movs	r3, #0
 8012884:	e019      	b.n	80128ba <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8012886:	68fa      	ldr	r2, [r7, #12]
 8012888:	683b      	ldr	r3, [r7, #0]
 801288a:	3304      	adds	r3, #4
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	405a      	eors	r2, r3
 8012890:	683b      	ldr	r3, [r7, #0]
 8012892:	3308      	adds	r3, #8
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	4013      	ands	r3, r2
 8012898:	2b00      	cmp	r3, #0
 801289a:	d10d      	bne.n	80128b8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801289c:	683b      	ldr	r3, [r7, #0]
 801289e:	3308      	adds	r3, #8
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	43da      	mvns	r2, r3
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80128a8:	683b      	ldr	r3, [r7, #0]
 80128aa:	3308      	adds	r3, #8
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80128b0:	429a      	cmp	r2, r3
 80128b2:	d101      	bne.n	80128b8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80128b4:	2301      	movs	r3, #1
 80128b6:	e000      	b.n	80128ba <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80128b8:	2300      	movs	r3, #0
  }
}
 80128ba:	4618      	mov	r0, r3
 80128bc:	3714      	adds	r7, #20
 80128be:	46bd      	mov	sp, r7
 80128c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128c4:	4770      	bx	lr
	...

080128c8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80128c8:	b580      	push	{r7, lr}
 80128ca:	b084      	sub	sp, #16
 80128cc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80128ce:	2300      	movs	r3, #0
 80128d0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80128d2:	4b12      	ldr	r3, [pc, #72]	; (801291c <ip_reass_tmr+0x54>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80128d8:	e018      	b.n	801290c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	7fdb      	ldrb	r3, [r3, #31]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d00b      	beq.n	80128fa <ip_reass_tmr+0x32>
      r->timer--;
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	7fdb      	ldrb	r3, [r3, #31]
 80128e6:	3b01      	subs	r3, #1
 80128e8:	b2da      	uxtb	r2, r3
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80128ee:	68fb      	ldr	r3, [r7, #12]
 80128f0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	681b      	ldr	r3, [r3, #0]
 80128f6:	60fb      	str	r3, [r7, #12]
 80128f8:	e008      	b.n	801290c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8012904:	68b9      	ldr	r1, [r7, #8]
 8012906:	6878      	ldr	r0, [r7, #4]
 8012908:	f000 f80a 	bl	8012920 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d1e3      	bne.n	80128da <ip_reass_tmr+0x12>
    }
  }
}
 8012912:	bf00      	nop
 8012914:	bf00      	nop
 8012916:	3710      	adds	r7, #16
 8012918:	46bd      	mov	sp, r7
 801291a:	bd80      	pop	{r7, pc}
 801291c:	20000a50 	.word	0x20000a50

08012920 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b088      	sub	sp, #32
 8012924:	af00      	add	r7, sp, #0
 8012926:	6078      	str	r0, [r7, #4]
 8012928:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801292a:	2300      	movs	r3, #0
 801292c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801292e:	683a      	ldr	r2, [r7, #0]
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	429a      	cmp	r2, r3
 8012934:	d105      	bne.n	8012942 <ip_reass_free_complete_datagram+0x22>
 8012936:	4b45      	ldr	r3, [pc, #276]	; (8012a4c <ip_reass_free_complete_datagram+0x12c>)
 8012938:	22ab      	movs	r2, #171	; 0xab
 801293a:	4945      	ldr	r1, [pc, #276]	; (8012a50 <ip_reass_free_complete_datagram+0x130>)
 801293c:	4845      	ldr	r0, [pc, #276]	; (8012a54 <ip_reass_free_complete_datagram+0x134>)
 801293e:	f000 ff19 	bl	8013774 <iprintf>
  if (prev != NULL) {
 8012942:	683b      	ldr	r3, [r7, #0]
 8012944:	2b00      	cmp	r3, #0
 8012946:	d00a      	beq.n	801295e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8012948:	683b      	ldr	r3, [r7, #0]
 801294a:	681b      	ldr	r3, [r3, #0]
 801294c:	687a      	ldr	r2, [r7, #4]
 801294e:	429a      	cmp	r2, r3
 8012950:	d005      	beq.n	801295e <ip_reass_free_complete_datagram+0x3e>
 8012952:	4b3e      	ldr	r3, [pc, #248]	; (8012a4c <ip_reass_free_complete_datagram+0x12c>)
 8012954:	22ad      	movs	r2, #173	; 0xad
 8012956:	4940      	ldr	r1, [pc, #256]	; (8012a58 <ip_reass_free_complete_datagram+0x138>)
 8012958:	483e      	ldr	r0, [pc, #248]	; (8012a54 <ip_reass_free_complete_datagram+0x134>)
 801295a:	f000 ff0b 	bl	8013774 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	685b      	ldr	r3, [r3, #4]
 8012962:	685b      	ldr	r3, [r3, #4]
 8012964:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8012966:	697b      	ldr	r3, [r7, #20]
 8012968:	889b      	ldrh	r3, [r3, #4]
 801296a:	b29b      	uxth	r3, r3
 801296c:	2b00      	cmp	r3, #0
 801296e:	d12a      	bne.n	80129c6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	685b      	ldr	r3, [r3, #4]
 8012974:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8012976:	697b      	ldr	r3, [r7, #20]
 8012978:	681a      	ldr	r2, [r3, #0]
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801297e:	69bb      	ldr	r3, [r7, #24]
 8012980:	6858      	ldr	r0, [r3, #4]
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	3308      	adds	r3, #8
 8012986:	2214      	movs	r2, #20
 8012988:	4619      	mov	r1, r3
 801298a:	f000 fedd 	bl	8013748 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801298e:	2101      	movs	r1, #1
 8012990:	69b8      	ldr	r0, [r7, #24]
 8012992:	f7ff fc47 	bl	8012224 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8012996:	69b8      	ldr	r0, [r7, #24]
 8012998:	f7f7 fe80 	bl	800a69c <pbuf_clen>
 801299c:	4603      	mov	r3, r0
 801299e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80129a0:	8bfa      	ldrh	r2, [r7, #30]
 80129a2:	8a7b      	ldrh	r3, [r7, #18]
 80129a4:	4413      	add	r3, r2
 80129a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80129aa:	db05      	blt.n	80129b8 <ip_reass_free_complete_datagram+0x98>
 80129ac:	4b27      	ldr	r3, [pc, #156]	; (8012a4c <ip_reass_free_complete_datagram+0x12c>)
 80129ae:	22bc      	movs	r2, #188	; 0xbc
 80129b0:	492a      	ldr	r1, [pc, #168]	; (8012a5c <ip_reass_free_complete_datagram+0x13c>)
 80129b2:	4828      	ldr	r0, [pc, #160]	; (8012a54 <ip_reass_free_complete_datagram+0x134>)
 80129b4:	f000 fede 	bl	8013774 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80129b8:	8bfa      	ldrh	r2, [r7, #30]
 80129ba:	8a7b      	ldrh	r3, [r7, #18]
 80129bc:	4413      	add	r3, r2
 80129be:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80129c0:	69b8      	ldr	r0, [r7, #24]
 80129c2:	f7f7 fde3 	bl	800a58c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	685b      	ldr	r3, [r3, #4]
 80129ca:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80129cc:	e01f      	b.n	8012a0e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80129ce:	69bb      	ldr	r3, [r7, #24]
 80129d0:	685b      	ldr	r3, [r3, #4]
 80129d2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80129d4:	69bb      	ldr	r3, [r7, #24]
 80129d6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80129d8:	697b      	ldr	r3, [r7, #20]
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80129de:	68f8      	ldr	r0, [r7, #12]
 80129e0:	f7f7 fe5c 	bl	800a69c <pbuf_clen>
 80129e4:	4603      	mov	r3, r0
 80129e6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80129e8:	8bfa      	ldrh	r2, [r7, #30]
 80129ea:	8a7b      	ldrh	r3, [r7, #18]
 80129ec:	4413      	add	r3, r2
 80129ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80129f2:	db05      	blt.n	8012a00 <ip_reass_free_complete_datagram+0xe0>
 80129f4:	4b15      	ldr	r3, [pc, #84]	; (8012a4c <ip_reass_free_complete_datagram+0x12c>)
 80129f6:	22cc      	movs	r2, #204	; 0xcc
 80129f8:	4918      	ldr	r1, [pc, #96]	; (8012a5c <ip_reass_free_complete_datagram+0x13c>)
 80129fa:	4816      	ldr	r0, [pc, #88]	; (8012a54 <ip_reass_free_complete_datagram+0x134>)
 80129fc:	f000 feba 	bl	8013774 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8012a00:	8bfa      	ldrh	r2, [r7, #30]
 8012a02:	8a7b      	ldrh	r3, [r7, #18]
 8012a04:	4413      	add	r3, r2
 8012a06:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8012a08:	68f8      	ldr	r0, [r7, #12]
 8012a0a:	f7f7 fdbf 	bl	800a58c <pbuf_free>
  while (p != NULL) {
 8012a0e:	69bb      	ldr	r3, [r7, #24]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d1dc      	bne.n	80129ce <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8012a14:	6839      	ldr	r1, [r7, #0]
 8012a16:	6878      	ldr	r0, [r7, #4]
 8012a18:	f000 f8c2 	bl	8012ba0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8012a1c:	4b10      	ldr	r3, [pc, #64]	; (8012a60 <ip_reass_free_complete_datagram+0x140>)
 8012a1e:	881b      	ldrh	r3, [r3, #0]
 8012a20:	8bfa      	ldrh	r2, [r7, #30]
 8012a22:	429a      	cmp	r2, r3
 8012a24:	d905      	bls.n	8012a32 <ip_reass_free_complete_datagram+0x112>
 8012a26:	4b09      	ldr	r3, [pc, #36]	; (8012a4c <ip_reass_free_complete_datagram+0x12c>)
 8012a28:	22d2      	movs	r2, #210	; 0xd2
 8012a2a:	490e      	ldr	r1, [pc, #56]	; (8012a64 <ip_reass_free_complete_datagram+0x144>)
 8012a2c:	4809      	ldr	r0, [pc, #36]	; (8012a54 <ip_reass_free_complete_datagram+0x134>)
 8012a2e:	f000 fea1 	bl	8013774 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8012a32:	4b0b      	ldr	r3, [pc, #44]	; (8012a60 <ip_reass_free_complete_datagram+0x140>)
 8012a34:	881a      	ldrh	r2, [r3, #0]
 8012a36:	8bfb      	ldrh	r3, [r7, #30]
 8012a38:	1ad3      	subs	r3, r2, r3
 8012a3a:	b29a      	uxth	r2, r3
 8012a3c:	4b08      	ldr	r3, [pc, #32]	; (8012a60 <ip_reass_free_complete_datagram+0x140>)
 8012a3e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8012a40:	8bfb      	ldrh	r3, [r7, #30]
}
 8012a42:	4618      	mov	r0, r3
 8012a44:	3720      	adds	r7, #32
 8012a46:	46bd      	mov	sp, r7
 8012a48:	bd80      	pop	{r7, pc}
 8012a4a:	bf00      	nop
 8012a4c:	080170bc 	.word	0x080170bc
 8012a50:	080170f8 	.word	0x080170f8
 8012a54:	08017104 	.word	0x08017104
 8012a58:	0801712c 	.word	0x0801712c
 8012a5c:	08017140 	.word	0x08017140
 8012a60:	20000a54 	.word	0x20000a54
 8012a64:	08017160 	.word	0x08017160

08012a68 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8012a68:	b580      	push	{r7, lr}
 8012a6a:	b08a      	sub	sp, #40	; 0x28
 8012a6c:	af00      	add	r7, sp, #0
 8012a6e:	6078      	str	r0, [r7, #4]
 8012a70:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8012a72:	2300      	movs	r3, #0
 8012a74:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8012a76:	2300      	movs	r3, #0
 8012a78:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8012a7a:	2300      	movs	r3, #0
 8012a7c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8012a7e:	2300      	movs	r3, #0
 8012a80:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8012a82:	2300      	movs	r3, #0
 8012a84:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8012a86:	4b28      	ldr	r3, [pc, #160]	; (8012b28 <ip_reass_remove_oldest_datagram+0xc0>)
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8012a8c:	e030      	b.n	8012af0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8012a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a90:	695a      	ldr	r2, [r3, #20]
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	68db      	ldr	r3, [r3, #12]
 8012a96:	429a      	cmp	r2, r3
 8012a98:	d10c      	bne.n	8012ab4 <ip_reass_remove_oldest_datagram+0x4c>
 8012a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a9c:	699a      	ldr	r2, [r3, #24]
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	691b      	ldr	r3, [r3, #16]
 8012aa2:	429a      	cmp	r2, r3
 8012aa4:	d106      	bne.n	8012ab4 <ip_reass_remove_oldest_datagram+0x4c>
 8012aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aa8:	899a      	ldrh	r2, [r3, #12]
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	889b      	ldrh	r3, [r3, #4]
 8012aae:	b29b      	uxth	r3, r3
 8012ab0:	429a      	cmp	r2, r3
 8012ab2:	d014      	beq.n	8012ade <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8012ab4:	693b      	ldr	r3, [r7, #16]
 8012ab6:	3301      	adds	r3, #1
 8012ab8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8012aba:	6a3b      	ldr	r3, [r7, #32]
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d104      	bne.n	8012aca <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8012ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ac2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8012ac4:	69fb      	ldr	r3, [r7, #28]
 8012ac6:	61bb      	str	r3, [r7, #24]
 8012ac8:	e009      	b.n	8012ade <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8012aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012acc:	7fda      	ldrb	r2, [r3, #31]
 8012ace:	6a3b      	ldr	r3, [r7, #32]
 8012ad0:	7fdb      	ldrb	r3, [r3, #31]
 8012ad2:	429a      	cmp	r2, r3
 8012ad4:	d803      	bhi.n	8012ade <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8012ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ad8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8012ada:	69fb      	ldr	r3, [r7, #28]
 8012adc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8012ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ae0:	681b      	ldr	r3, [r3, #0]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d001      	beq.n	8012aea <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8012ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ae8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8012aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8012af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d1cb      	bne.n	8012a8e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8012af6:	6a3b      	ldr	r3, [r7, #32]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d008      	beq.n	8012b0e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8012afc:	69b9      	ldr	r1, [r7, #24]
 8012afe:	6a38      	ldr	r0, [r7, #32]
 8012b00:	f7ff ff0e 	bl	8012920 <ip_reass_free_complete_datagram>
 8012b04:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8012b06:	697a      	ldr	r2, [r7, #20]
 8012b08:	68fb      	ldr	r3, [r7, #12]
 8012b0a:	4413      	add	r3, r2
 8012b0c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8012b0e:	697a      	ldr	r2, [r7, #20]
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	429a      	cmp	r2, r3
 8012b14:	da02      	bge.n	8012b1c <ip_reass_remove_oldest_datagram+0xb4>
 8012b16:	693b      	ldr	r3, [r7, #16]
 8012b18:	2b01      	cmp	r3, #1
 8012b1a:	dcac      	bgt.n	8012a76 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8012b1c:	697b      	ldr	r3, [r7, #20]
}
 8012b1e:	4618      	mov	r0, r3
 8012b20:	3728      	adds	r7, #40	; 0x28
 8012b22:	46bd      	mov	sp, r7
 8012b24:	bd80      	pop	{r7, pc}
 8012b26:	bf00      	nop
 8012b28:	20000a50 	.word	0x20000a50

08012b2c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b084      	sub	sp, #16
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	6078      	str	r0, [r7, #4]
 8012b34:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012b36:	2004      	movs	r0, #4
 8012b38:	f7f6 feca 	bl	80098d0 <memp_malloc>
 8012b3c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d110      	bne.n	8012b66 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8012b44:	6839      	ldr	r1, [r7, #0]
 8012b46:	6878      	ldr	r0, [r7, #4]
 8012b48:	f7ff ff8e 	bl	8012a68 <ip_reass_remove_oldest_datagram>
 8012b4c:	4602      	mov	r2, r0
 8012b4e:	683b      	ldr	r3, [r7, #0]
 8012b50:	4293      	cmp	r3, r2
 8012b52:	dc03      	bgt.n	8012b5c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012b54:	2004      	movs	r0, #4
 8012b56:	f7f6 febb 	bl	80098d0 <memp_malloc>
 8012b5a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d101      	bne.n	8012b66 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8012b62:	2300      	movs	r3, #0
 8012b64:	e016      	b.n	8012b94 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8012b66:	2220      	movs	r2, #32
 8012b68:	2100      	movs	r1, #0
 8012b6a:	68f8      	ldr	r0, [r7, #12]
 8012b6c:	f000 fdfa 	bl	8013764 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	220f      	movs	r2, #15
 8012b74:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8012b76:	4b09      	ldr	r3, [pc, #36]	; (8012b9c <ip_reass_enqueue_new_datagram+0x70>)
 8012b78:	681a      	ldr	r2, [r3, #0]
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8012b7e:	4a07      	ldr	r2, [pc, #28]	; (8012b9c <ip_reass_enqueue_new_datagram+0x70>)
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	3308      	adds	r3, #8
 8012b88:	2214      	movs	r2, #20
 8012b8a:	6879      	ldr	r1, [r7, #4]
 8012b8c:	4618      	mov	r0, r3
 8012b8e:	f000 fddb 	bl	8013748 <memcpy>
  return ipr;
 8012b92:	68fb      	ldr	r3, [r7, #12]
}
 8012b94:	4618      	mov	r0, r3
 8012b96:	3710      	adds	r7, #16
 8012b98:	46bd      	mov	sp, r7
 8012b9a:	bd80      	pop	{r7, pc}
 8012b9c:	20000a50 	.word	0x20000a50

08012ba0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012ba0:	b580      	push	{r7, lr}
 8012ba2:	b082      	sub	sp, #8
 8012ba4:	af00      	add	r7, sp, #0
 8012ba6:	6078      	str	r0, [r7, #4]
 8012ba8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8012baa:	4b10      	ldr	r3, [pc, #64]	; (8012bec <ip_reass_dequeue_datagram+0x4c>)
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	687a      	ldr	r2, [r7, #4]
 8012bb0:	429a      	cmp	r2, r3
 8012bb2:	d104      	bne.n	8012bbe <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	4a0c      	ldr	r2, [pc, #48]	; (8012bec <ip_reass_dequeue_datagram+0x4c>)
 8012bba:	6013      	str	r3, [r2, #0]
 8012bbc:	e00d      	b.n	8012bda <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8012bbe:	683b      	ldr	r3, [r7, #0]
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d106      	bne.n	8012bd2 <ip_reass_dequeue_datagram+0x32>
 8012bc4:	4b0a      	ldr	r3, [pc, #40]	; (8012bf0 <ip_reass_dequeue_datagram+0x50>)
 8012bc6:	f240 1245 	movw	r2, #325	; 0x145
 8012bca:	490a      	ldr	r1, [pc, #40]	; (8012bf4 <ip_reass_dequeue_datagram+0x54>)
 8012bcc:	480a      	ldr	r0, [pc, #40]	; (8012bf8 <ip_reass_dequeue_datagram+0x58>)
 8012bce:	f000 fdd1 	bl	8013774 <iprintf>
    prev->next = ipr->next;
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	681a      	ldr	r2, [r3, #0]
 8012bd6:	683b      	ldr	r3, [r7, #0]
 8012bd8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8012bda:	6879      	ldr	r1, [r7, #4]
 8012bdc:	2004      	movs	r0, #4
 8012bde:	f7f6 fec3 	bl	8009968 <memp_free>
}
 8012be2:	bf00      	nop
 8012be4:	3708      	adds	r7, #8
 8012be6:	46bd      	mov	sp, r7
 8012be8:	bd80      	pop	{r7, pc}
 8012bea:	bf00      	nop
 8012bec:	20000a50 	.word	0x20000a50
 8012bf0:	080170bc 	.word	0x080170bc
 8012bf4:	08017184 	.word	0x08017184
 8012bf8:	08017104 	.word	0x08017104

08012bfc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b08c      	sub	sp, #48	; 0x30
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	60f8      	str	r0, [r7, #12]
 8012c04:	60b9      	str	r1, [r7, #8]
 8012c06:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8012c08:	2300      	movs	r3, #0
 8012c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8012c0c:	2301      	movs	r3, #1
 8012c0e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8012c10:	68bb      	ldr	r3, [r7, #8]
 8012c12:	685b      	ldr	r3, [r3, #4]
 8012c14:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012c16:	69fb      	ldr	r3, [r7, #28]
 8012c18:	885b      	ldrh	r3, [r3, #2]
 8012c1a:	b29b      	uxth	r3, r3
 8012c1c:	4618      	mov	r0, r3
 8012c1e:	f7f6 f9f1 	bl	8009004 <lwip_htons>
 8012c22:	4603      	mov	r3, r0
 8012c24:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8012c26:	69fb      	ldr	r3, [r7, #28]
 8012c28:	781b      	ldrb	r3, [r3, #0]
 8012c2a:	f003 030f 	and.w	r3, r3, #15
 8012c2e:	b2db      	uxtb	r3, r3
 8012c30:	009b      	lsls	r3, r3, #2
 8012c32:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8012c34:	7e7b      	ldrb	r3, [r7, #25]
 8012c36:	b29b      	uxth	r3, r3
 8012c38:	8b7a      	ldrh	r2, [r7, #26]
 8012c3a:	429a      	cmp	r2, r3
 8012c3c:	d202      	bcs.n	8012c44 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8012c42:	e135      	b.n	8012eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8012c44:	7e7b      	ldrb	r3, [r7, #25]
 8012c46:	b29b      	uxth	r3, r3
 8012c48:	8b7a      	ldrh	r2, [r7, #26]
 8012c4a:	1ad3      	subs	r3, r2, r3
 8012c4c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8012c4e:	69fb      	ldr	r3, [r7, #28]
 8012c50:	88db      	ldrh	r3, [r3, #6]
 8012c52:	b29b      	uxth	r3, r3
 8012c54:	4618      	mov	r0, r3
 8012c56:	f7f6 f9d5 	bl	8009004 <lwip_htons>
 8012c5a:	4603      	mov	r3, r0
 8012c5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012c60:	b29b      	uxth	r3, r3
 8012c62:	00db      	lsls	r3, r3, #3
 8012c64:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8012c66:	68bb      	ldr	r3, [r7, #8]
 8012c68:	685b      	ldr	r3, [r3, #4]
 8012c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8012c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c6e:	2200      	movs	r2, #0
 8012c70:	701a      	strb	r2, [r3, #0]
 8012c72:	2200      	movs	r2, #0
 8012c74:	705a      	strb	r2, [r3, #1]
 8012c76:	2200      	movs	r2, #0
 8012c78:	709a      	strb	r2, [r3, #2]
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8012c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c80:	8afa      	ldrh	r2, [r7, #22]
 8012c82:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8012c84:	8afa      	ldrh	r2, [r7, #22]
 8012c86:	8b7b      	ldrh	r3, [r7, #26]
 8012c88:	4413      	add	r3, r2
 8012c8a:	b29a      	uxth	r2, r3
 8012c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c8e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8012c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c92:	88db      	ldrh	r3, [r3, #6]
 8012c94:	b29b      	uxth	r3, r3
 8012c96:	8afa      	ldrh	r2, [r7, #22]
 8012c98:	429a      	cmp	r2, r3
 8012c9a:	d902      	bls.n	8012ca2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8012ca0:	e106      	b.n	8012eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	685b      	ldr	r3, [r3, #4]
 8012ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8012ca8:	e068      	b.n	8012d7c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8012caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012cac:	685b      	ldr	r3, [r3, #4]
 8012cae:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8012cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cb2:	889b      	ldrh	r3, [r3, #4]
 8012cb4:	b29a      	uxth	r2, r3
 8012cb6:	693b      	ldr	r3, [r7, #16]
 8012cb8:	889b      	ldrh	r3, [r3, #4]
 8012cba:	b29b      	uxth	r3, r3
 8012cbc:	429a      	cmp	r2, r3
 8012cbe:	d235      	bcs.n	8012d2c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8012cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012cc4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8012cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d020      	beq.n	8012d0e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8012ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cce:	889b      	ldrh	r3, [r3, #4]
 8012cd0:	b29a      	uxth	r2, r3
 8012cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cd4:	88db      	ldrh	r3, [r3, #6]
 8012cd6:	b29b      	uxth	r3, r3
 8012cd8:	429a      	cmp	r2, r3
 8012cda:	d307      	bcc.n	8012cec <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8012cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cde:	88db      	ldrh	r3, [r3, #6]
 8012ce0:	b29a      	uxth	r2, r3
 8012ce2:	693b      	ldr	r3, [r7, #16]
 8012ce4:	889b      	ldrh	r3, [r3, #4]
 8012ce6:	b29b      	uxth	r3, r3
 8012ce8:	429a      	cmp	r2, r3
 8012cea:	d902      	bls.n	8012cf2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012cec:	f04f 33ff 	mov.w	r3, #4294967295
 8012cf0:	e0de      	b.n	8012eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8012cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cf4:	68ba      	ldr	r2, [r7, #8]
 8012cf6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8012cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cfa:	88db      	ldrh	r3, [r3, #6]
 8012cfc:	b29a      	uxth	r2, r3
 8012cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d00:	889b      	ldrh	r3, [r3, #4]
 8012d02:	b29b      	uxth	r3, r3
 8012d04:	429a      	cmp	r2, r3
 8012d06:	d03d      	beq.n	8012d84 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8012d08:	2300      	movs	r3, #0
 8012d0a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8012d0c:	e03a      	b.n	8012d84 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8012d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d10:	88db      	ldrh	r3, [r3, #6]
 8012d12:	b29a      	uxth	r2, r3
 8012d14:	693b      	ldr	r3, [r7, #16]
 8012d16:	889b      	ldrh	r3, [r3, #4]
 8012d18:	b29b      	uxth	r3, r3
 8012d1a:	429a      	cmp	r2, r3
 8012d1c:	d902      	bls.n	8012d24 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8012d22:	e0c5      	b.n	8012eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	68ba      	ldr	r2, [r7, #8]
 8012d28:	605a      	str	r2, [r3, #4]
      break;
 8012d2a:	e02b      	b.n	8012d84 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8012d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d2e:	889b      	ldrh	r3, [r3, #4]
 8012d30:	b29a      	uxth	r2, r3
 8012d32:	693b      	ldr	r3, [r7, #16]
 8012d34:	889b      	ldrh	r3, [r3, #4]
 8012d36:	b29b      	uxth	r3, r3
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	d102      	bne.n	8012d42 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8012d40:	e0b6      	b.n	8012eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8012d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d44:	889b      	ldrh	r3, [r3, #4]
 8012d46:	b29a      	uxth	r2, r3
 8012d48:	693b      	ldr	r3, [r7, #16]
 8012d4a:	88db      	ldrh	r3, [r3, #6]
 8012d4c:	b29b      	uxth	r3, r3
 8012d4e:	429a      	cmp	r2, r3
 8012d50:	d202      	bcs.n	8012d58 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012d52:	f04f 33ff 	mov.w	r3, #4294967295
 8012d56:	e0ab      	b.n	8012eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8012d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d009      	beq.n	8012d72 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8012d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d60:	88db      	ldrh	r3, [r3, #6]
 8012d62:	b29a      	uxth	r2, r3
 8012d64:	693b      	ldr	r3, [r7, #16]
 8012d66:	889b      	ldrh	r3, [r3, #4]
 8012d68:	b29b      	uxth	r3, r3
 8012d6a:	429a      	cmp	r2, r3
 8012d6c:	d001      	beq.n	8012d72 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8012d6e:	2300      	movs	r3, #0
 8012d70:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8012d78:	693b      	ldr	r3, [r7, #16]
 8012d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8012d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d193      	bne.n	8012caa <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8012d82:	e000      	b.n	8012d86 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8012d84:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8012d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d12d      	bne.n	8012de8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8012d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d01c      	beq.n	8012dcc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8012d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d94:	88db      	ldrh	r3, [r3, #6]
 8012d96:	b29a      	uxth	r2, r3
 8012d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d9a:	889b      	ldrh	r3, [r3, #4]
 8012d9c:	b29b      	uxth	r3, r3
 8012d9e:	429a      	cmp	r2, r3
 8012da0:	d906      	bls.n	8012db0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8012da2:	4b45      	ldr	r3, [pc, #276]	; (8012eb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012da4:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8012da8:	4944      	ldr	r1, [pc, #272]	; (8012ebc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8012daa:	4845      	ldr	r0, [pc, #276]	; (8012ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012dac:	f000 fce2 	bl	8013774 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8012db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012db2:	68ba      	ldr	r2, [r7, #8]
 8012db4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8012db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012db8:	88db      	ldrh	r3, [r3, #6]
 8012dba:	b29a      	uxth	r2, r3
 8012dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dbe:	889b      	ldrh	r3, [r3, #4]
 8012dc0:	b29b      	uxth	r3, r3
 8012dc2:	429a      	cmp	r2, r3
 8012dc4:	d010      	beq.n	8012de8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8012dc6:	2300      	movs	r3, #0
 8012dc8:	623b      	str	r3, [r7, #32]
 8012dca:	e00d      	b.n	8012de8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8012dcc:	68fb      	ldr	r3, [r7, #12]
 8012dce:	685b      	ldr	r3, [r3, #4]
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d006      	beq.n	8012de2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8012dd4:	4b38      	ldr	r3, [pc, #224]	; (8012eb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012dd6:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8012dda:	493a      	ldr	r1, [pc, #232]	; (8012ec4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8012ddc:	4838      	ldr	r0, [pc, #224]	; (8012ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012dde:	f000 fcc9 	bl	8013774 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	68ba      	ldr	r2, [r7, #8]
 8012de6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d105      	bne.n	8012dfa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	7f9b      	ldrb	r3, [r3, #30]
 8012df2:	f003 0301 	and.w	r3, r3, #1
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d059      	beq.n	8012eae <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8012dfa:	6a3b      	ldr	r3, [r7, #32]
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d04f      	beq.n	8012ea0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	685b      	ldr	r3, [r3, #4]
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d006      	beq.n	8012e16 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8012e08:	68fb      	ldr	r3, [r7, #12]
 8012e0a:	685b      	ldr	r3, [r3, #4]
 8012e0c:	685b      	ldr	r3, [r3, #4]
 8012e0e:	889b      	ldrh	r3, [r3, #4]
 8012e10:	b29b      	uxth	r3, r3
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d002      	beq.n	8012e1c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8012e16:	2300      	movs	r3, #0
 8012e18:	623b      	str	r3, [r7, #32]
 8012e1a:	e041      	b.n	8012ea0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8012e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e1e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8012e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012e26:	e012      	b.n	8012e4e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8012e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e2a:	685b      	ldr	r3, [r3, #4]
 8012e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8012e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e30:	88db      	ldrh	r3, [r3, #6]
 8012e32:	b29a      	uxth	r2, r3
 8012e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e36:	889b      	ldrh	r3, [r3, #4]
 8012e38:	b29b      	uxth	r3, r3
 8012e3a:	429a      	cmp	r2, r3
 8012e3c:	d002      	beq.n	8012e44 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8012e3e:	2300      	movs	r3, #0
 8012e40:	623b      	str	r3, [r7, #32]
            break;
 8012e42:	e007      	b.n	8012e54 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8012e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e46:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8012e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d1e9      	bne.n	8012e28 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8012e54:	6a3b      	ldr	r3, [r7, #32]
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d022      	beq.n	8012ea0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8012e5a:	68fb      	ldr	r3, [r7, #12]
 8012e5c:	685b      	ldr	r3, [r3, #4]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d106      	bne.n	8012e70 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8012e62:	4b15      	ldr	r3, [pc, #84]	; (8012eb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012e64:	f240 12df 	movw	r2, #479	; 0x1df
 8012e68:	4917      	ldr	r1, [pc, #92]	; (8012ec8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8012e6a:	4815      	ldr	r0, [pc, #84]	; (8012ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012e6c:	f000 fc82 	bl	8013774 <iprintf>
          LWIP_ASSERT("sanity check",
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	685b      	ldr	r3, [r3, #4]
 8012e74:	685b      	ldr	r3, [r3, #4]
 8012e76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012e78:	429a      	cmp	r2, r3
 8012e7a:	d106      	bne.n	8012e8a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8012e7c:	4b0e      	ldr	r3, [pc, #56]	; (8012eb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012e7e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8012e82:	4911      	ldr	r1, [pc, #68]	; (8012ec8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8012e84:	480e      	ldr	r0, [pc, #56]	; (8012ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012e86:	f000 fc75 	bl	8013774 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8012e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d006      	beq.n	8012ea0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8012e92:	4b09      	ldr	r3, [pc, #36]	; (8012eb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012e94:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8012e98:	490c      	ldr	r1, [pc, #48]	; (8012ecc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8012e9a:	4809      	ldr	r0, [pc, #36]	; (8012ec0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012e9c:	f000 fc6a 	bl	8013774 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8012ea0:	6a3b      	ldr	r3, [r7, #32]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	bf14      	ite	ne
 8012ea6:	2301      	movne	r3, #1
 8012ea8:	2300      	moveq	r3, #0
 8012eaa:	b2db      	uxtb	r3, r3
 8012eac:	e000      	b.n	8012eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8012eae:	2300      	movs	r3, #0
}
 8012eb0:	4618      	mov	r0, r3
 8012eb2:	3730      	adds	r7, #48	; 0x30
 8012eb4:	46bd      	mov	sp, r7
 8012eb6:	bd80      	pop	{r7, pc}
 8012eb8:	080170bc 	.word	0x080170bc
 8012ebc:	080171a0 	.word	0x080171a0
 8012ec0:	08017104 	.word	0x08017104
 8012ec4:	080171c0 	.word	0x080171c0
 8012ec8:	080171f8 	.word	0x080171f8
 8012ecc:	08017208 	.word	0x08017208

08012ed0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8012ed0:	b580      	push	{r7, lr}
 8012ed2:	b08e      	sub	sp, #56	; 0x38
 8012ed4:	af00      	add	r7, sp, #0
 8012ed6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	685b      	ldr	r3, [r3, #4]
 8012edc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8012ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ee0:	781b      	ldrb	r3, [r3, #0]
 8012ee2:	f003 030f 	and.w	r3, r3, #15
 8012ee6:	b2db      	uxtb	r3, r3
 8012ee8:	009b      	lsls	r3, r3, #2
 8012eea:	b2db      	uxtb	r3, r3
 8012eec:	2b14      	cmp	r3, #20
 8012eee:	f040 8167 	bne.w	80131c0 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8012ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ef4:	88db      	ldrh	r3, [r3, #6]
 8012ef6:	b29b      	uxth	r3, r3
 8012ef8:	4618      	mov	r0, r3
 8012efa:	f7f6 f883 	bl	8009004 <lwip_htons>
 8012efe:	4603      	mov	r3, r0
 8012f00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012f04:	b29b      	uxth	r3, r3
 8012f06:	00db      	lsls	r3, r3, #3
 8012f08:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f0c:	885b      	ldrh	r3, [r3, #2]
 8012f0e:	b29b      	uxth	r3, r3
 8012f10:	4618      	mov	r0, r3
 8012f12:	f7f6 f877 	bl	8009004 <lwip_htons>
 8012f16:	4603      	mov	r3, r0
 8012f18:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8012f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f1c:	781b      	ldrb	r3, [r3, #0]
 8012f1e:	f003 030f 	and.w	r3, r3, #15
 8012f22:	b2db      	uxtb	r3, r3
 8012f24:	009b      	lsls	r3, r3, #2
 8012f26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8012f2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012f2e:	b29b      	uxth	r3, r3
 8012f30:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012f32:	429a      	cmp	r2, r3
 8012f34:	f0c0 8146 	bcc.w	80131c4 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8012f38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012f3c:	b29b      	uxth	r3, r3
 8012f3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012f40:	1ad3      	subs	r3, r2, r3
 8012f42:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8012f44:	6878      	ldr	r0, [r7, #4]
 8012f46:	f7f7 fba9 	bl	800a69c <pbuf_clen>
 8012f4a:	4603      	mov	r3, r0
 8012f4c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8012f4e:	4b9f      	ldr	r3, [pc, #636]	; (80131cc <ip4_reass+0x2fc>)
 8012f50:	881b      	ldrh	r3, [r3, #0]
 8012f52:	461a      	mov	r2, r3
 8012f54:	8c3b      	ldrh	r3, [r7, #32]
 8012f56:	4413      	add	r3, r2
 8012f58:	2b0a      	cmp	r3, #10
 8012f5a:	dd10      	ble.n	8012f7e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012f5c:	8c3b      	ldrh	r3, [r7, #32]
 8012f5e:	4619      	mov	r1, r3
 8012f60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012f62:	f7ff fd81 	bl	8012a68 <ip_reass_remove_oldest_datagram>
 8012f66:	4603      	mov	r3, r0
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	f000 812d 	beq.w	80131c8 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8012f6e:	4b97      	ldr	r3, [pc, #604]	; (80131cc <ip4_reass+0x2fc>)
 8012f70:	881b      	ldrh	r3, [r3, #0]
 8012f72:	461a      	mov	r2, r3
 8012f74:	8c3b      	ldrh	r3, [r7, #32]
 8012f76:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012f78:	2b0a      	cmp	r3, #10
 8012f7a:	f300 8125 	bgt.w	80131c8 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012f7e:	4b94      	ldr	r3, [pc, #592]	; (80131d0 <ip4_reass+0x300>)
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	633b      	str	r3, [r7, #48]	; 0x30
 8012f84:	e015      	b.n	8012fb2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f88:	695a      	ldr	r2, [r3, #20]
 8012f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f8c:	68db      	ldr	r3, [r3, #12]
 8012f8e:	429a      	cmp	r2, r3
 8012f90:	d10c      	bne.n	8012fac <ip4_reass+0xdc>
 8012f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f94:	699a      	ldr	r2, [r3, #24]
 8012f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f98:	691b      	ldr	r3, [r3, #16]
 8012f9a:	429a      	cmp	r2, r3
 8012f9c:	d106      	bne.n	8012fac <ip4_reass+0xdc>
 8012f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fa0:	899a      	ldrh	r2, [r3, #12]
 8012fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fa4:	889b      	ldrh	r3, [r3, #4]
 8012fa6:	b29b      	uxth	r3, r3
 8012fa8:	429a      	cmp	r2, r3
 8012faa:	d006      	beq.n	8012fba <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	633b      	str	r3, [r7, #48]	; 0x30
 8012fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d1e6      	bne.n	8012f86 <ip4_reass+0xb6>
 8012fb8:	e000      	b.n	8012fbc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8012fba:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8012fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d109      	bne.n	8012fd6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8012fc2:	8c3b      	ldrh	r3, [r7, #32]
 8012fc4:	4619      	mov	r1, r3
 8012fc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012fc8:	f7ff fdb0 	bl	8012b2c <ip_reass_enqueue_new_datagram>
 8012fcc:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8012fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d11c      	bne.n	801300e <ip4_reass+0x13e>
      goto nullreturn;
 8012fd4:	e109      	b.n	80131ea <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fd8:	88db      	ldrh	r3, [r3, #6]
 8012fda:	b29b      	uxth	r3, r3
 8012fdc:	4618      	mov	r0, r3
 8012fde:	f7f6 f811 	bl	8009004 <lwip_htons>
 8012fe2:	4603      	mov	r3, r0
 8012fe4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d110      	bne.n	801300e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8012fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fee:	89db      	ldrh	r3, [r3, #14]
 8012ff0:	4618      	mov	r0, r3
 8012ff2:	f7f6 f807 	bl	8009004 <lwip_htons>
 8012ff6:	4603      	mov	r3, r0
 8012ff8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d006      	beq.n	801300e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8013000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013002:	3308      	adds	r3, #8
 8013004:	2214      	movs	r2, #20
 8013006:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013008:	4618      	mov	r0, r3
 801300a:	f000 fb9d 	bl	8013748 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801300e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013010:	88db      	ldrh	r3, [r3, #6]
 8013012:	b29b      	uxth	r3, r3
 8013014:	f003 0320 	and.w	r3, r3, #32
 8013018:	2b00      	cmp	r3, #0
 801301a:	bf0c      	ite	eq
 801301c:	2301      	moveq	r3, #1
 801301e:	2300      	movne	r3, #0
 8013020:	b2db      	uxtb	r3, r3
 8013022:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8013024:	69fb      	ldr	r3, [r7, #28]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d00e      	beq.n	8013048 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801302a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801302c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801302e:	4413      	add	r3, r2
 8013030:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8013032:	8b7a      	ldrh	r2, [r7, #26]
 8013034:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013036:	429a      	cmp	r2, r3
 8013038:	f0c0 80a0 	bcc.w	801317c <ip4_reass+0x2ac>
 801303c:	8b7b      	ldrh	r3, [r7, #26]
 801303e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8013042:	4293      	cmp	r3, r2
 8013044:	f200 809a 	bhi.w	801317c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8013048:	69fa      	ldr	r2, [r7, #28]
 801304a:	6879      	ldr	r1, [r7, #4]
 801304c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801304e:	f7ff fdd5 	bl	8012bfc <ip_reass_chain_frag_into_datagram_and_validate>
 8013052:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8013054:	697b      	ldr	r3, [r7, #20]
 8013056:	f1b3 3fff 	cmp.w	r3, #4294967295
 801305a:	f000 8091 	beq.w	8013180 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801305e:	4b5b      	ldr	r3, [pc, #364]	; (80131cc <ip4_reass+0x2fc>)
 8013060:	881a      	ldrh	r2, [r3, #0]
 8013062:	8c3b      	ldrh	r3, [r7, #32]
 8013064:	4413      	add	r3, r2
 8013066:	b29a      	uxth	r2, r3
 8013068:	4b58      	ldr	r3, [pc, #352]	; (80131cc <ip4_reass+0x2fc>)
 801306a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801306c:	69fb      	ldr	r3, [r7, #28]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d00d      	beq.n	801308e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8013072:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013074:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013076:	4413      	add	r3, r2
 8013078:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801307a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801307c:	8a7a      	ldrh	r2, [r7, #18]
 801307e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8013080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013082:	7f9b      	ldrb	r3, [r3, #30]
 8013084:	f043 0301 	orr.w	r3, r3, #1
 8013088:	b2da      	uxtb	r2, r3
 801308a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801308c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801308e:	697b      	ldr	r3, [r7, #20]
 8013090:	2b01      	cmp	r3, #1
 8013092:	d171      	bne.n	8013178 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8013094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013096:	8b9b      	ldrh	r3, [r3, #28]
 8013098:	3314      	adds	r3, #20
 801309a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801309c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801309e:	685b      	ldr	r3, [r3, #4]
 80130a0:	685b      	ldr	r3, [r3, #4]
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80130a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130a8:	685b      	ldr	r3, [r3, #4]
 80130aa:	685b      	ldr	r3, [r3, #4]
 80130ac:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80130ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130b0:	3308      	adds	r3, #8
 80130b2:	2214      	movs	r2, #20
 80130b4:	4619      	mov	r1, r3
 80130b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80130b8:	f000 fb46 	bl	8013748 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80130bc:	8a3b      	ldrh	r3, [r7, #16]
 80130be:	4618      	mov	r0, r3
 80130c0:	f7f5 ffa0 	bl	8009004 <lwip_htons>
 80130c4:	4603      	mov	r3, r0
 80130c6:	461a      	mov	r2, r3
 80130c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130ca:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80130cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130ce:	2200      	movs	r2, #0
 80130d0:	719a      	strb	r2, [r3, #6]
 80130d2:	2200      	movs	r2, #0
 80130d4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80130d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130d8:	2200      	movs	r2, #0
 80130da:	729a      	strb	r2, [r3, #10]
 80130dc:	2200      	movs	r2, #0
 80130de:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80130e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130e2:	685b      	ldr	r3, [r3, #4]
 80130e4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80130e6:	e00d      	b.n	8013104 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80130e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80130ea:	685b      	ldr	r3, [r3, #4]
 80130ec:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80130ee:	2114      	movs	r1, #20
 80130f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80130f2:	f7f7 f9c5 	bl	800a480 <pbuf_remove_header>
      pbuf_cat(p, r);
 80130f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80130f8:	6878      	ldr	r0, [r7, #4]
 80130fa:	f7f7 fb09 	bl	800a710 <pbuf_cat>
      r = iprh->next_pbuf;
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8013104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013106:	2b00      	cmp	r3, #0
 8013108:	d1ee      	bne.n	80130e8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801310a:	4b31      	ldr	r3, [pc, #196]	; (80131d0 <ip4_reass+0x300>)
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013110:	429a      	cmp	r2, r3
 8013112:	d102      	bne.n	801311a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8013114:	2300      	movs	r3, #0
 8013116:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013118:	e010      	b.n	801313c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801311a:	4b2d      	ldr	r3, [pc, #180]	; (80131d0 <ip4_reass+0x300>)
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013120:	e007      	b.n	8013132 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8013122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013128:	429a      	cmp	r2, r3
 801312a:	d006      	beq.n	801313a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801312c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013134:	2b00      	cmp	r3, #0
 8013136:	d1f4      	bne.n	8013122 <ip4_reass+0x252>
 8013138:	e000      	b.n	801313c <ip4_reass+0x26c>
          break;
 801313a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801313c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801313e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013140:	f7ff fd2e 	bl	8012ba0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8013144:	6878      	ldr	r0, [r7, #4]
 8013146:	f7f7 faa9 	bl	800a69c <pbuf_clen>
 801314a:	4603      	mov	r3, r0
 801314c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801314e:	4b1f      	ldr	r3, [pc, #124]	; (80131cc <ip4_reass+0x2fc>)
 8013150:	881b      	ldrh	r3, [r3, #0]
 8013152:	8c3a      	ldrh	r2, [r7, #32]
 8013154:	429a      	cmp	r2, r3
 8013156:	d906      	bls.n	8013166 <ip4_reass+0x296>
 8013158:	4b1e      	ldr	r3, [pc, #120]	; (80131d4 <ip4_reass+0x304>)
 801315a:	f240 229b 	movw	r2, #667	; 0x29b
 801315e:	491e      	ldr	r1, [pc, #120]	; (80131d8 <ip4_reass+0x308>)
 8013160:	481e      	ldr	r0, [pc, #120]	; (80131dc <ip4_reass+0x30c>)
 8013162:	f000 fb07 	bl	8013774 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8013166:	4b19      	ldr	r3, [pc, #100]	; (80131cc <ip4_reass+0x2fc>)
 8013168:	881a      	ldrh	r2, [r3, #0]
 801316a:	8c3b      	ldrh	r3, [r7, #32]
 801316c:	1ad3      	subs	r3, r2, r3
 801316e:	b29a      	uxth	r2, r3
 8013170:	4b16      	ldr	r3, [pc, #88]	; (80131cc <ip4_reass+0x2fc>)
 8013172:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	e03c      	b.n	80131f2 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8013178:	2300      	movs	r3, #0
 801317a:	e03a      	b.n	80131f2 <ip4_reass+0x322>
      goto nullreturn_ipr;
 801317c:	bf00      	nop
 801317e:	e000      	b.n	8013182 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8013180:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8013182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013184:	2b00      	cmp	r3, #0
 8013186:	d106      	bne.n	8013196 <ip4_reass+0x2c6>
 8013188:	4b12      	ldr	r3, [pc, #72]	; (80131d4 <ip4_reass+0x304>)
 801318a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801318e:	4914      	ldr	r1, [pc, #80]	; (80131e0 <ip4_reass+0x310>)
 8013190:	4812      	ldr	r0, [pc, #72]	; (80131dc <ip4_reass+0x30c>)
 8013192:	f000 faef 	bl	8013774 <iprintf>
  if (ipr->p == NULL) {
 8013196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013198:	685b      	ldr	r3, [r3, #4]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d124      	bne.n	80131e8 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801319e:	4b0c      	ldr	r3, [pc, #48]	; (80131d0 <ip4_reass+0x300>)
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80131a4:	429a      	cmp	r2, r3
 80131a6:	d006      	beq.n	80131b6 <ip4_reass+0x2e6>
 80131a8:	4b0a      	ldr	r3, [pc, #40]	; (80131d4 <ip4_reass+0x304>)
 80131aa:	f240 22ab 	movw	r2, #683	; 0x2ab
 80131ae:	490d      	ldr	r1, [pc, #52]	; (80131e4 <ip4_reass+0x314>)
 80131b0:	480a      	ldr	r0, [pc, #40]	; (80131dc <ip4_reass+0x30c>)
 80131b2:	f000 fadf 	bl	8013774 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80131b6:	2100      	movs	r1, #0
 80131b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80131ba:	f7ff fcf1 	bl	8012ba0 <ip_reass_dequeue_datagram>
 80131be:	e014      	b.n	80131ea <ip4_reass+0x31a>
    goto nullreturn;
 80131c0:	bf00      	nop
 80131c2:	e012      	b.n	80131ea <ip4_reass+0x31a>
    goto nullreturn;
 80131c4:	bf00      	nop
 80131c6:	e010      	b.n	80131ea <ip4_reass+0x31a>
      goto nullreturn;
 80131c8:	bf00      	nop
 80131ca:	e00e      	b.n	80131ea <ip4_reass+0x31a>
 80131cc:	20000a54 	.word	0x20000a54
 80131d0:	20000a50 	.word	0x20000a50
 80131d4:	080170bc 	.word	0x080170bc
 80131d8:	0801722c 	.word	0x0801722c
 80131dc:	08017104 	.word	0x08017104
 80131e0:	08017248 	.word	0x08017248
 80131e4:	08017254 	.word	0x08017254
  }

nullreturn:
 80131e8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80131ea:	6878      	ldr	r0, [r7, #4]
 80131ec:	f7f7 f9ce 	bl	800a58c <pbuf_free>
  return NULL;
 80131f0:	2300      	movs	r3, #0
}
 80131f2:	4618      	mov	r0, r3
 80131f4:	3738      	adds	r7, #56	; 0x38
 80131f6:	46bd      	mov	sp, r7
 80131f8:	bd80      	pop	{r7, pc}
 80131fa:	bf00      	nop

080131fc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80131fc:	b580      	push	{r7, lr}
 80131fe:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8013200:	2005      	movs	r0, #5
 8013202:	f7f6 fb65 	bl	80098d0 <memp_malloc>
 8013206:	4603      	mov	r3, r0
}
 8013208:	4618      	mov	r0, r3
 801320a:	bd80      	pop	{r7, pc}

0801320c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801320c:	b580      	push	{r7, lr}
 801320e:	b082      	sub	sp, #8
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	2b00      	cmp	r3, #0
 8013218:	d106      	bne.n	8013228 <ip_frag_free_pbuf_custom_ref+0x1c>
 801321a:	4b07      	ldr	r3, [pc, #28]	; (8013238 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801321c:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8013220:	4906      	ldr	r1, [pc, #24]	; (801323c <ip_frag_free_pbuf_custom_ref+0x30>)
 8013222:	4807      	ldr	r0, [pc, #28]	; (8013240 <ip_frag_free_pbuf_custom_ref+0x34>)
 8013224:	f000 faa6 	bl	8013774 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8013228:	6879      	ldr	r1, [r7, #4]
 801322a:	2005      	movs	r0, #5
 801322c:	f7f6 fb9c 	bl	8009968 <memp_free>
}
 8013230:	bf00      	nop
 8013232:	3708      	adds	r7, #8
 8013234:	46bd      	mov	sp, r7
 8013236:	bd80      	pop	{r7, pc}
 8013238:	080170bc 	.word	0x080170bc
 801323c:	08017274 	.word	0x08017274
 8013240:	08017104 	.word	0x08017104

08013244 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b084      	sub	sp, #16
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8013250:	68fb      	ldr	r3, [r7, #12]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d106      	bne.n	8013264 <ipfrag_free_pbuf_custom+0x20>
 8013256:	4b11      	ldr	r3, [pc, #68]	; (801329c <ipfrag_free_pbuf_custom+0x58>)
 8013258:	f240 22ce 	movw	r2, #718	; 0x2ce
 801325c:	4910      	ldr	r1, [pc, #64]	; (80132a0 <ipfrag_free_pbuf_custom+0x5c>)
 801325e:	4811      	ldr	r0, [pc, #68]	; (80132a4 <ipfrag_free_pbuf_custom+0x60>)
 8013260:	f000 fa88 	bl	8013774 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8013264:	68fa      	ldr	r2, [r7, #12]
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	429a      	cmp	r2, r3
 801326a:	d006      	beq.n	801327a <ipfrag_free_pbuf_custom+0x36>
 801326c:	4b0b      	ldr	r3, [pc, #44]	; (801329c <ipfrag_free_pbuf_custom+0x58>)
 801326e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8013272:	490d      	ldr	r1, [pc, #52]	; (80132a8 <ipfrag_free_pbuf_custom+0x64>)
 8013274:	480b      	ldr	r0, [pc, #44]	; (80132a4 <ipfrag_free_pbuf_custom+0x60>)
 8013276:	f000 fa7d 	bl	8013774 <iprintf>
  if (pcr->original != NULL) {
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	695b      	ldr	r3, [r3, #20]
 801327e:	2b00      	cmp	r3, #0
 8013280:	d004      	beq.n	801328c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	695b      	ldr	r3, [r3, #20]
 8013286:	4618      	mov	r0, r3
 8013288:	f7f7 f980 	bl	800a58c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801328c:	68f8      	ldr	r0, [r7, #12]
 801328e:	f7ff ffbd 	bl	801320c <ip_frag_free_pbuf_custom_ref>
}
 8013292:	bf00      	nop
 8013294:	3710      	adds	r7, #16
 8013296:	46bd      	mov	sp, r7
 8013298:	bd80      	pop	{r7, pc}
 801329a:	bf00      	nop
 801329c:	080170bc 	.word	0x080170bc
 80132a0:	08017280 	.word	0x08017280
 80132a4:	08017104 	.word	0x08017104
 80132a8:	0801728c 	.word	0x0801728c

080132ac <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b094      	sub	sp, #80	; 0x50
 80132b0:	af02      	add	r7, sp, #8
 80132b2:	60f8      	str	r0, [r7, #12]
 80132b4:	60b9      	str	r1, [r7, #8]
 80132b6:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80132b8:	2300      	movs	r3, #0
 80132ba:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80132be:	68bb      	ldr	r3, [r7, #8]
 80132c0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80132c2:	3b14      	subs	r3, #20
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	da00      	bge.n	80132ca <ip4_frag+0x1e>
 80132c8:	3307      	adds	r3, #7
 80132ca:	10db      	asrs	r3, r3, #3
 80132cc:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80132ce:	2314      	movs	r3, #20
 80132d0:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	685b      	ldr	r3, [r3, #4]
 80132d6:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80132d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132da:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80132dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80132de:	781b      	ldrb	r3, [r3, #0]
 80132e0:	f003 030f 	and.w	r3, r3, #15
 80132e4:	b2db      	uxtb	r3, r3
 80132e6:	009b      	lsls	r3, r3, #2
 80132e8:	b2db      	uxtb	r3, r3
 80132ea:	2b14      	cmp	r3, #20
 80132ec:	d002      	beq.n	80132f4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80132ee:	f06f 0305 	mvn.w	r3, #5
 80132f2:	e110      	b.n	8013516 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	895b      	ldrh	r3, [r3, #10]
 80132f8:	2b13      	cmp	r3, #19
 80132fa:	d809      	bhi.n	8013310 <ip4_frag+0x64>
 80132fc:	4b88      	ldr	r3, [pc, #544]	; (8013520 <ip4_frag+0x274>)
 80132fe:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8013302:	4988      	ldr	r1, [pc, #544]	; (8013524 <ip4_frag+0x278>)
 8013304:	4888      	ldr	r0, [pc, #544]	; (8013528 <ip4_frag+0x27c>)
 8013306:	f000 fa35 	bl	8013774 <iprintf>
 801330a:	f06f 0305 	mvn.w	r3, #5
 801330e:	e102      	b.n	8013516 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8013310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013312:	88db      	ldrh	r3, [r3, #6]
 8013314:	b29b      	uxth	r3, r3
 8013316:	4618      	mov	r0, r3
 8013318:	f7f5 fe74 	bl	8009004 <lwip_htons>
 801331c:	4603      	mov	r3, r0
 801331e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8013320:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013322:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013326:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801332a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801332c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013330:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	891b      	ldrh	r3, [r3, #8]
 8013336:	3b14      	subs	r3, #20
 8013338:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801333c:	e0e1      	b.n	8013502 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801333e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013340:	00db      	lsls	r3, r3, #3
 8013342:	b29b      	uxth	r3, r3
 8013344:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013348:	4293      	cmp	r3, r2
 801334a:	bf28      	it	cs
 801334c:	4613      	movcs	r3, r2
 801334e:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8013350:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013354:	2114      	movs	r1, #20
 8013356:	200e      	movs	r0, #14
 8013358:	f7f6 fe34 	bl	8009fc4 <pbuf_alloc>
 801335c:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013360:	2b00      	cmp	r3, #0
 8013362:	f000 80d5 	beq.w	8013510 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8013366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013368:	895b      	ldrh	r3, [r3, #10]
 801336a:	2b13      	cmp	r3, #19
 801336c:	d806      	bhi.n	801337c <ip4_frag+0xd0>
 801336e:	4b6c      	ldr	r3, [pc, #432]	; (8013520 <ip4_frag+0x274>)
 8013370:	f44f 7249 	mov.w	r2, #804	; 0x324
 8013374:	496d      	ldr	r1, [pc, #436]	; (801352c <ip4_frag+0x280>)
 8013376:	486c      	ldr	r0, [pc, #432]	; (8013528 <ip4_frag+0x27c>)
 8013378:	f000 f9fc 	bl	8013774 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801337c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801337e:	685b      	ldr	r3, [r3, #4]
 8013380:	2214      	movs	r2, #20
 8013382:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8013384:	4618      	mov	r0, r3
 8013386:	f000 f9df 	bl	8013748 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801338c:	685b      	ldr	r3, [r3, #4]
 801338e:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8013390:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013392:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8013396:	e064      	b.n	8013462 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	895a      	ldrh	r2, [r3, #10]
 801339c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801339e:	1ad3      	subs	r3, r2, r3
 80133a0:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80133a2:	68fb      	ldr	r3, [r7, #12]
 80133a4:	895b      	ldrh	r3, [r3, #10]
 80133a6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80133a8:	429a      	cmp	r2, r3
 80133aa:	d906      	bls.n	80133ba <ip4_frag+0x10e>
 80133ac:	4b5c      	ldr	r3, [pc, #368]	; (8013520 <ip4_frag+0x274>)
 80133ae:	f240 322d 	movw	r2, #813	; 0x32d
 80133b2:	495f      	ldr	r1, [pc, #380]	; (8013530 <ip4_frag+0x284>)
 80133b4:	485c      	ldr	r0, [pc, #368]	; (8013528 <ip4_frag+0x27c>)
 80133b6:	f000 f9dd 	bl	8013774 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80133ba:	8bfa      	ldrh	r2, [r7, #30]
 80133bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80133c0:	4293      	cmp	r3, r2
 80133c2:	bf28      	it	cs
 80133c4:	4613      	movcs	r3, r2
 80133c6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80133ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d105      	bne.n	80133de <ip4_frag+0x132>
        poff = 0;
 80133d2:	2300      	movs	r3, #0
 80133d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	60fb      	str	r3, [r7, #12]
        continue;
 80133dc:	e041      	b.n	8013462 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80133de:	f7ff ff0d 	bl	80131fc <ip_frag_alloc_pbuf_custom_ref>
 80133e2:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80133e4:	69bb      	ldr	r3, [r7, #24]
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d103      	bne.n	80133f2 <ip4_frag+0x146>
        pbuf_free(rambuf);
 80133ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80133ec:	f7f7 f8ce 	bl	800a58c <pbuf_free>
        goto memerr;
 80133f0:	e08f      	b.n	8013512 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80133f2:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80133f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80133fa:	4413      	add	r3, r2
 80133fc:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8013400:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8013404:	9201      	str	r2, [sp, #4]
 8013406:	9300      	str	r3, [sp, #0]
 8013408:	4603      	mov	r3, r0
 801340a:	2241      	movs	r2, #65	; 0x41
 801340c:	2000      	movs	r0, #0
 801340e:	f7f6 ff03 	bl	800a218 <pbuf_alloced_custom>
 8013412:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8013414:	697b      	ldr	r3, [r7, #20]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d106      	bne.n	8013428 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801341a:	69b8      	ldr	r0, [r7, #24]
 801341c:	f7ff fef6 	bl	801320c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8013420:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013422:	f7f7 f8b3 	bl	800a58c <pbuf_free>
        goto memerr;
 8013426:	e074      	b.n	8013512 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8013428:	68f8      	ldr	r0, [r7, #12]
 801342a:	f7f7 f94f 	bl	800a6cc <pbuf_ref>
      pcr->original = p;
 801342e:	69bb      	ldr	r3, [r7, #24]
 8013430:	68fa      	ldr	r2, [r7, #12]
 8013432:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8013434:	69bb      	ldr	r3, [r7, #24]
 8013436:	4a3f      	ldr	r2, [pc, #252]	; (8013534 <ip4_frag+0x288>)
 8013438:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801343a:	6979      	ldr	r1, [r7, #20]
 801343c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801343e:	f7f7 f967 	bl	800a710 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8013442:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8013446:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801344a:	1ad3      	subs	r3, r2, r3
 801344c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8013450:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8013454:	2b00      	cmp	r3, #0
 8013456:	d004      	beq.n	8013462 <ip4_frag+0x1b6>
        poff = 0;
 8013458:	2300      	movs	r3, #0
 801345a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8013462:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8013466:	2b00      	cmp	r3, #0
 8013468:	d196      	bne.n	8013398 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801346a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801346c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8013470:	4413      	add	r3, r2
 8013472:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8013474:	68bb      	ldr	r3, [r7, #8]
 8013476:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013478:	f1a3 0213 	sub.w	r2, r3, #19
 801347c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013480:	429a      	cmp	r2, r3
 8013482:	bfcc      	ite	gt
 8013484:	2301      	movgt	r3, #1
 8013486:	2300      	movle	r3, #0
 8013488:	b2db      	uxtb	r3, r3
 801348a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801348c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8013490:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013494:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8013496:	6a3b      	ldr	r3, [r7, #32]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d002      	beq.n	80134a2 <ip4_frag+0x1f6>
 801349c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d003      	beq.n	80134aa <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80134a2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80134a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80134a8:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80134aa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80134ac:	4618      	mov	r0, r3
 80134ae:	f7f5 fda9 	bl	8009004 <lwip_htons>
 80134b2:	4603      	mov	r3, r0
 80134b4:	461a      	mov	r2, r3
 80134b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134b8:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80134ba:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80134bc:	3314      	adds	r3, #20
 80134be:	b29b      	uxth	r3, r3
 80134c0:	4618      	mov	r0, r3
 80134c2:	f7f5 fd9f 	bl	8009004 <lwip_htons>
 80134c6:	4603      	mov	r3, r0
 80134c8:	461a      	mov	r2, r3
 80134ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134cc:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80134ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134d0:	2200      	movs	r2, #0
 80134d2:	729a      	strb	r2, [r3, #10]
 80134d4:	2200      	movs	r2, #0
 80134d6:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80134d8:	68bb      	ldr	r3, [r7, #8]
 80134da:	695b      	ldr	r3, [r3, #20]
 80134dc:	687a      	ldr	r2, [r7, #4]
 80134de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80134e0:	68b8      	ldr	r0, [r7, #8]
 80134e2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80134e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80134e6:	f7f7 f851 	bl	800a58c <pbuf_free>
    left = (u16_t)(left - fragsize);
 80134ea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80134ee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80134f0:	1ad3      	subs	r3, r2, r3
 80134f2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80134f6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80134fa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80134fc:	4413      	add	r3, r2
 80134fe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8013502:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013506:	2b00      	cmp	r3, #0
 8013508:	f47f af19 	bne.w	801333e <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801350c:	2300      	movs	r3, #0
 801350e:	e002      	b.n	8013516 <ip4_frag+0x26a>
      goto memerr;
 8013510:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8013512:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013516:	4618      	mov	r0, r3
 8013518:	3748      	adds	r7, #72	; 0x48
 801351a:	46bd      	mov	sp, r7
 801351c:	bd80      	pop	{r7, pc}
 801351e:	bf00      	nop
 8013520:	080170bc 	.word	0x080170bc
 8013524:	08017298 	.word	0x08017298
 8013528:	08017104 	.word	0x08017104
 801352c:	080172b4 	.word	0x080172b4
 8013530:	080172d4 	.word	0x080172d4
 8013534:	08013245 	.word	0x08013245

08013538 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8013538:	b580      	push	{r7, lr}
 801353a:	b086      	sub	sp, #24
 801353c:	af00      	add	r7, sp, #0
 801353e:	6078      	str	r0, [r7, #4]
 8013540:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8013542:	230e      	movs	r3, #14
 8013544:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	895b      	ldrh	r3, [r3, #10]
 801354a:	2b0e      	cmp	r3, #14
 801354c:	d96e      	bls.n	801362c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	7bdb      	ldrb	r3, [r3, #15]
 8013552:	2b00      	cmp	r3, #0
 8013554:	d106      	bne.n	8013564 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8013556:	683b      	ldr	r3, [r7, #0]
 8013558:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801355c:	3301      	adds	r3, #1
 801355e:	b2da      	uxtb	r2, r3
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	685b      	ldr	r3, [r3, #4]
 8013568:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801356a:	693b      	ldr	r3, [r7, #16]
 801356c:	7b1a      	ldrb	r2, [r3, #12]
 801356e:	7b5b      	ldrb	r3, [r3, #13]
 8013570:	021b      	lsls	r3, r3, #8
 8013572:	4313      	orrs	r3, r2
 8013574:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8013576:	693b      	ldr	r3, [r7, #16]
 8013578:	781b      	ldrb	r3, [r3, #0]
 801357a:	f003 0301 	and.w	r3, r3, #1
 801357e:	2b00      	cmp	r3, #0
 8013580:	d023      	beq.n	80135ca <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8013582:	693b      	ldr	r3, [r7, #16]
 8013584:	781b      	ldrb	r3, [r3, #0]
 8013586:	2b01      	cmp	r3, #1
 8013588:	d10f      	bne.n	80135aa <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801358a:	693b      	ldr	r3, [r7, #16]
 801358c:	785b      	ldrb	r3, [r3, #1]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d11b      	bne.n	80135ca <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8013592:	693b      	ldr	r3, [r7, #16]
 8013594:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013596:	2b5e      	cmp	r3, #94	; 0x5e
 8013598:	d117      	bne.n	80135ca <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	7b5b      	ldrb	r3, [r3, #13]
 801359e:	f043 0310 	orr.w	r3, r3, #16
 80135a2:	b2da      	uxtb	r2, r3
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	735a      	strb	r2, [r3, #13]
 80135a8:	e00f      	b.n	80135ca <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80135aa:	693b      	ldr	r3, [r7, #16]
 80135ac:	2206      	movs	r2, #6
 80135ae:	4928      	ldr	r1, [pc, #160]	; (8013650 <ethernet_input+0x118>)
 80135b0:	4618      	mov	r0, r3
 80135b2:	f000 f8bb 	bl	801372c <memcmp>
 80135b6:	4603      	mov	r3, r0
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d106      	bne.n	80135ca <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	7b5b      	ldrb	r3, [r3, #13]
 80135c0:	f043 0308 	orr.w	r3, r3, #8
 80135c4:	b2da      	uxtb	r2, r3
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80135ca:	89fb      	ldrh	r3, [r7, #14]
 80135cc:	2b08      	cmp	r3, #8
 80135ce:	d003      	beq.n	80135d8 <ethernet_input+0xa0>
 80135d0:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80135d4:	d014      	beq.n	8013600 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80135d6:	e032      	b.n	801363e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80135d8:	683b      	ldr	r3, [r7, #0]
 80135da:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80135de:	f003 0308 	and.w	r3, r3, #8
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d024      	beq.n	8013630 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80135e6:	8afb      	ldrh	r3, [r7, #22]
 80135e8:	4619      	mov	r1, r3
 80135ea:	6878      	ldr	r0, [r7, #4]
 80135ec:	f7f6 ff48 	bl	800a480 <pbuf_remove_header>
 80135f0:	4603      	mov	r3, r0
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d11e      	bne.n	8013634 <ethernet_input+0xfc>
        ip4_input(p, netif);
 80135f6:	6839      	ldr	r1, [r7, #0]
 80135f8:	6878      	ldr	r0, [r7, #4]
 80135fa:	f7fe ff27 	bl	801244c <ip4_input>
      break;
 80135fe:	e013      	b.n	8013628 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013600:	683b      	ldr	r3, [r7, #0]
 8013602:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013606:	f003 0308 	and.w	r3, r3, #8
 801360a:	2b00      	cmp	r3, #0
 801360c:	d014      	beq.n	8013638 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801360e:	8afb      	ldrh	r3, [r7, #22]
 8013610:	4619      	mov	r1, r3
 8013612:	6878      	ldr	r0, [r7, #4]
 8013614:	f7f6 ff34 	bl	800a480 <pbuf_remove_header>
 8013618:	4603      	mov	r3, r0
 801361a:	2b00      	cmp	r3, #0
 801361c:	d10e      	bne.n	801363c <ethernet_input+0x104>
        etharp_input(p, netif);
 801361e:	6839      	ldr	r1, [r7, #0]
 8013620:	6878      	ldr	r0, [r7, #4]
 8013622:	f7fe f8c7 	bl	80117b4 <etharp_input>
      break;
 8013626:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8013628:	2300      	movs	r3, #0
 801362a:	e00c      	b.n	8013646 <ethernet_input+0x10e>
    goto free_and_return;
 801362c:	bf00      	nop
 801362e:	e006      	b.n	801363e <ethernet_input+0x106>
        goto free_and_return;
 8013630:	bf00      	nop
 8013632:	e004      	b.n	801363e <ethernet_input+0x106>
        goto free_and_return;
 8013634:	bf00      	nop
 8013636:	e002      	b.n	801363e <ethernet_input+0x106>
        goto free_and_return;
 8013638:	bf00      	nop
 801363a:	e000      	b.n	801363e <ethernet_input+0x106>
        goto free_and_return;
 801363c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801363e:	6878      	ldr	r0, [r7, #4]
 8013640:	f7f6 ffa4 	bl	800a58c <pbuf_free>
  return ERR_OK;
 8013644:	2300      	movs	r3, #0
}
 8013646:	4618      	mov	r0, r3
 8013648:	3718      	adds	r7, #24
 801364a:	46bd      	mov	sp, r7
 801364c:	bd80      	pop	{r7, pc}
 801364e:	bf00      	nop
 8013650:	0808de30 	.word	0x0808de30

08013654 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8013654:	b580      	push	{r7, lr}
 8013656:	b086      	sub	sp, #24
 8013658:	af00      	add	r7, sp, #0
 801365a:	60f8      	str	r0, [r7, #12]
 801365c:	60b9      	str	r1, [r7, #8]
 801365e:	607a      	str	r2, [r7, #4]
 8013660:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8013662:	8c3b      	ldrh	r3, [r7, #32]
 8013664:	4618      	mov	r0, r3
 8013666:	f7f5 fccd 	bl	8009004 <lwip_htons>
 801366a:	4603      	mov	r3, r0
 801366c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801366e:	210e      	movs	r1, #14
 8013670:	68b8      	ldr	r0, [r7, #8]
 8013672:	f7f6 fef5 	bl	800a460 <pbuf_add_header>
 8013676:	4603      	mov	r3, r0
 8013678:	2b00      	cmp	r3, #0
 801367a:	d125      	bne.n	80136c8 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801367c:	68bb      	ldr	r3, [r7, #8]
 801367e:	685b      	ldr	r3, [r3, #4]
 8013680:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8013682:	693b      	ldr	r3, [r7, #16]
 8013684:	8afa      	ldrh	r2, [r7, #22]
 8013686:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8013688:	693b      	ldr	r3, [r7, #16]
 801368a:	2206      	movs	r2, #6
 801368c:	6839      	ldr	r1, [r7, #0]
 801368e:	4618      	mov	r0, r3
 8013690:	f000 f85a 	bl	8013748 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8013694:	693b      	ldr	r3, [r7, #16]
 8013696:	3306      	adds	r3, #6
 8013698:	2206      	movs	r2, #6
 801369a:	6879      	ldr	r1, [r7, #4]
 801369c:	4618      	mov	r0, r3
 801369e:	f000 f853 	bl	8013748 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80136a2:	68fb      	ldr	r3, [r7, #12]
 80136a4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80136a8:	2b06      	cmp	r3, #6
 80136aa:	d006      	beq.n	80136ba <ethernet_output+0x66>
 80136ac:	4b0a      	ldr	r3, [pc, #40]	; (80136d8 <ethernet_output+0x84>)
 80136ae:	f44f 7299 	mov.w	r2, #306	; 0x132
 80136b2:	490a      	ldr	r1, [pc, #40]	; (80136dc <ethernet_output+0x88>)
 80136b4:	480a      	ldr	r0, [pc, #40]	; (80136e0 <ethernet_output+0x8c>)
 80136b6:	f000 f85d 	bl	8013774 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80136ba:	68fb      	ldr	r3, [r7, #12]
 80136bc:	699b      	ldr	r3, [r3, #24]
 80136be:	68b9      	ldr	r1, [r7, #8]
 80136c0:	68f8      	ldr	r0, [r7, #12]
 80136c2:	4798      	blx	r3
 80136c4:	4603      	mov	r3, r0
 80136c6:	e002      	b.n	80136ce <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80136c8:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80136ca:	f06f 0301 	mvn.w	r3, #1
}
 80136ce:	4618      	mov	r0, r3
 80136d0:	3718      	adds	r7, #24
 80136d2:	46bd      	mov	sp, r7
 80136d4:	bd80      	pop	{r7, pc}
 80136d6:	bf00      	nop
 80136d8:	080172e4 	.word	0x080172e4
 80136dc:	0801731c 	.word	0x0801731c
 80136e0:	08017350 	.word	0x08017350

080136e4 <__libc_init_array>:
 80136e4:	b570      	push	{r4, r5, r6, lr}
 80136e6:	4d0d      	ldr	r5, [pc, #52]	; (801371c <__libc_init_array+0x38>)
 80136e8:	4c0d      	ldr	r4, [pc, #52]	; (8013720 <__libc_init_array+0x3c>)
 80136ea:	1b64      	subs	r4, r4, r5
 80136ec:	10a4      	asrs	r4, r4, #2
 80136ee:	2600      	movs	r6, #0
 80136f0:	42a6      	cmp	r6, r4
 80136f2:	d109      	bne.n	8013708 <__libc_init_array+0x24>
 80136f4:	4d0b      	ldr	r5, [pc, #44]	; (8013724 <__libc_init_array+0x40>)
 80136f6:	4c0c      	ldr	r4, [pc, #48]	; (8013728 <__libc_init_array+0x44>)
 80136f8:	f001 f8cc 	bl	8014894 <_init>
 80136fc:	1b64      	subs	r4, r4, r5
 80136fe:	10a4      	asrs	r4, r4, #2
 8013700:	2600      	movs	r6, #0
 8013702:	42a6      	cmp	r6, r4
 8013704:	d105      	bne.n	8013712 <__libc_init_array+0x2e>
 8013706:	bd70      	pop	{r4, r5, r6, pc}
 8013708:	f855 3b04 	ldr.w	r3, [r5], #4
 801370c:	4798      	blx	r3
 801370e:	3601      	adds	r6, #1
 8013710:	e7ee      	b.n	80136f0 <__libc_init_array+0xc>
 8013712:	f855 3b04 	ldr.w	r3, [r5], #4
 8013716:	4798      	blx	r3
 8013718:	3601      	adds	r6, #1
 801371a:	e7f2      	b.n	8013702 <__libc_init_array+0x1e>
 801371c:	0808df94 	.word	0x0808df94
 8013720:	0808df94 	.word	0x0808df94
 8013724:	0808df94 	.word	0x0808df94
 8013728:	0808df98 	.word	0x0808df98

0801372c <memcmp>:
 801372c:	b530      	push	{r4, r5, lr}
 801372e:	3901      	subs	r1, #1
 8013730:	2400      	movs	r4, #0
 8013732:	42a2      	cmp	r2, r4
 8013734:	d101      	bne.n	801373a <memcmp+0xe>
 8013736:	2000      	movs	r0, #0
 8013738:	e005      	b.n	8013746 <memcmp+0x1a>
 801373a:	5d03      	ldrb	r3, [r0, r4]
 801373c:	3401      	adds	r4, #1
 801373e:	5d0d      	ldrb	r5, [r1, r4]
 8013740:	42ab      	cmp	r3, r5
 8013742:	d0f6      	beq.n	8013732 <memcmp+0x6>
 8013744:	1b58      	subs	r0, r3, r5
 8013746:	bd30      	pop	{r4, r5, pc}

08013748 <memcpy>:
 8013748:	440a      	add	r2, r1
 801374a:	4291      	cmp	r1, r2
 801374c:	f100 33ff 	add.w	r3, r0, #4294967295
 8013750:	d100      	bne.n	8013754 <memcpy+0xc>
 8013752:	4770      	bx	lr
 8013754:	b510      	push	{r4, lr}
 8013756:	f811 4b01 	ldrb.w	r4, [r1], #1
 801375a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801375e:	4291      	cmp	r1, r2
 8013760:	d1f9      	bne.n	8013756 <memcpy+0xe>
 8013762:	bd10      	pop	{r4, pc}

08013764 <memset>:
 8013764:	4402      	add	r2, r0
 8013766:	4603      	mov	r3, r0
 8013768:	4293      	cmp	r3, r2
 801376a:	d100      	bne.n	801376e <memset+0xa>
 801376c:	4770      	bx	lr
 801376e:	f803 1b01 	strb.w	r1, [r3], #1
 8013772:	e7f9      	b.n	8013768 <memset+0x4>

08013774 <iprintf>:
 8013774:	b40f      	push	{r0, r1, r2, r3}
 8013776:	4b0a      	ldr	r3, [pc, #40]	; (80137a0 <iprintf+0x2c>)
 8013778:	b513      	push	{r0, r1, r4, lr}
 801377a:	681c      	ldr	r4, [r3, #0]
 801377c:	b124      	cbz	r4, 8013788 <iprintf+0x14>
 801377e:	69a3      	ldr	r3, [r4, #24]
 8013780:	b913      	cbnz	r3, 8013788 <iprintf+0x14>
 8013782:	4620      	mov	r0, r4
 8013784:	f000 fabc 	bl	8013d00 <__sinit>
 8013788:	ab05      	add	r3, sp, #20
 801378a:	9a04      	ldr	r2, [sp, #16]
 801378c:	68a1      	ldr	r1, [r4, #8]
 801378e:	9301      	str	r3, [sp, #4]
 8013790:	4620      	mov	r0, r4
 8013792:	f000 fca7 	bl	80140e4 <_vfiprintf_r>
 8013796:	b002      	add	sp, #8
 8013798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801379c:	b004      	add	sp, #16
 801379e:	4770      	bx	lr
 80137a0:	20000090 	.word	0x20000090

080137a4 <_puts_r>:
 80137a4:	b570      	push	{r4, r5, r6, lr}
 80137a6:	460e      	mov	r6, r1
 80137a8:	4605      	mov	r5, r0
 80137aa:	b118      	cbz	r0, 80137b4 <_puts_r+0x10>
 80137ac:	6983      	ldr	r3, [r0, #24]
 80137ae:	b90b      	cbnz	r3, 80137b4 <_puts_r+0x10>
 80137b0:	f000 faa6 	bl	8013d00 <__sinit>
 80137b4:	69ab      	ldr	r3, [r5, #24]
 80137b6:	68ac      	ldr	r4, [r5, #8]
 80137b8:	b913      	cbnz	r3, 80137c0 <_puts_r+0x1c>
 80137ba:	4628      	mov	r0, r5
 80137bc:	f000 faa0 	bl	8013d00 <__sinit>
 80137c0:	4b2c      	ldr	r3, [pc, #176]	; (8013874 <_puts_r+0xd0>)
 80137c2:	429c      	cmp	r4, r3
 80137c4:	d120      	bne.n	8013808 <_puts_r+0x64>
 80137c6:	686c      	ldr	r4, [r5, #4]
 80137c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80137ca:	07db      	lsls	r3, r3, #31
 80137cc:	d405      	bmi.n	80137da <_puts_r+0x36>
 80137ce:	89a3      	ldrh	r3, [r4, #12]
 80137d0:	0598      	lsls	r0, r3, #22
 80137d2:	d402      	bmi.n	80137da <_puts_r+0x36>
 80137d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80137d6:	f000 fb43 	bl	8013e60 <__retarget_lock_acquire_recursive>
 80137da:	89a3      	ldrh	r3, [r4, #12]
 80137dc:	0719      	lsls	r1, r3, #28
 80137de:	d51d      	bpl.n	801381c <_puts_r+0x78>
 80137e0:	6923      	ldr	r3, [r4, #16]
 80137e2:	b1db      	cbz	r3, 801381c <_puts_r+0x78>
 80137e4:	3e01      	subs	r6, #1
 80137e6:	68a3      	ldr	r3, [r4, #8]
 80137e8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80137ec:	3b01      	subs	r3, #1
 80137ee:	60a3      	str	r3, [r4, #8]
 80137f0:	bb39      	cbnz	r1, 8013842 <_puts_r+0x9e>
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	da38      	bge.n	8013868 <_puts_r+0xc4>
 80137f6:	4622      	mov	r2, r4
 80137f8:	210a      	movs	r1, #10
 80137fa:	4628      	mov	r0, r5
 80137fc:	f000 f888 	bl	8013910 <__swbuf_r>
 8013800:	3001      	adds	r0, #1
 8013802:	d011      	beq.n	8013828 <_puts_r+0x84>
 8013804:	250a      	movs	r5, #10
 8013806:	e011      	b.n	801382c <_puts_r+0x88>
 8013808:	4b1b      	ldr	r3, [pc, #108]	; (8013878 <_puts_r+0xd4>)
 801380a:	429c      	cmp	r4, r3
 801380c:	d101      	bne.n	8013812 <_puts_r+0x6e>
 801380e:	68ac      	ldr	r4, [r5, #8]
 8013810:	e7da      	b.n	80137c8 <_puts_r+0x24>
 8013812:	4b1a      	ldr	r3, [pc, #104]	; (801387c <_puts_r+0xd8>)
 8013814:	429c      	cmp	r4, r3
 8013816:	bf08      	it	eq
 8013818:	68ec      	ldreq	r4, [r5, #12]
 801381a:	e7d5      	b.n	80137c8 <_puts_r+0x24>
 801381c:	4621      	mov	r1, r4
 801381e:	4628      	mov	r0, r5
 8013820:	f000 f8c8 	bl	80139b4 <__swsetup_r>
 8013824:	2800      	cmp	r0, #0
 8013826:	d0dd      	beq.n	80137e4 <_puts_r+0x40>
 8013828:	f04f 35ff 	mov.w	r5, #4294967295
 801382c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801382e:	07da      	lsls	r2, r3, #31
 8013830:	d405      	bmi.n	801383e <_puts_r+0x9a>
 8013832:	89a3      	ldrh	r3, [r4, #12]
 8013834:	059b      	lsls	r3, r3, #22
 8013836:	d402      	bmi.n	801383e <_puts_r+0x9a>
 8013838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801383a:	f000 fb12 	bl	8013e62 <__retarget_lock_release_recursive>
 801383e:	4628      	mov	r0, r5
 8013840:	bd70      	pop	{r4, r5, r6, pc}
 8013842:	2b00      	cmp	r3, #0
 8013844:	da04      	bge.n	8013850 <_puts_r+0xac>
 8013846:	69a2      	ldr	r2, [r4, #24]
 8013848:	429a      	cmp	r2, r3
 801384a:	dc06      	bgt.n	801385a <_puts_r+0xb6>
 801384c:	290a      	cmp	r1, #10
 801384e:	d004      	beq.n	801385a <_puts_r+0xb6>
 8013850:	6823      	ldr	r3, [r4, #0]
 8013852:	1c5a      	adds	r2, r3, #1
 8013854:	6022      	str	r2, [r4, #0]
 8013856:	7019      	strb	r1, [r3, #0]
 8013858:	e7c5      	b.n	80137e6 <_puts_r+0x42>
 801385a:	4622      	mov	r2, r4
 801385c:	4628      	mov	r0, r5
 801385e:	f000 f857 	bl	8013910 <__swbuf_r>
 8013862:	3001      	adds	r0, #1
 8013864:	d1bf      	bne.n	80137e6 <_puts_r+0x42>
 8013866:	e7df      	b.n	8013828 <_puts_r+0x84>
 8013868:	6823      	ldr	r3, [r4, #0]
 801386a:	250a      	movs	r5, #10
 801386c:	1c5a      	adds	r2, r3, #1
 801386e:	6022      	str	r2, [r4, #0]
 8013870:	701d      	strb	r5, [r3, #0]
 8013872:	e7db      	b.n	801382c <_puts_r+0x88>
 8013874:	0808df18 	.word	0x0808df18
 8013878:	0808df38 	.word	0x0808df38
 801387c:	0808def8 	.word	0x0808def8

08013880 <puts>:
 8013880:	4b02      	ldr	r3, [pc, #8]	; (801388c <puts+0xc>)
 8013882:	4601      	mov	r1, r0
 8013884:	6818      	ldr	r0, [r3, #0]
 8013886:	f7ff bf8d 	b.w	80137a4 <_puts_r>
 801388a:	bf00      	nop
 801388c:	20000090 	.word	0x20000090

08013890 <rand>:
 8013890:	4b17      	ldr	r3, [pc, #92]	; (80138f0 <rand+0x60>)
 8013892:	b510      	push	{r4, lr}
 8013894:	681c      	ldr	r4, [r3, #0]
 8013896:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013898:	b9b3      	cbnz	r3, 80138c8 <rand+0x38>
 801389a:	2018      	movs	r0, #24
 801389c:	f000 fb46 	bl	8013f2c <malloc>
 80138a0:	63a0      	str	r0, [r4, #56]	; 0x38
 80138a2:	b928      	cbnz	r0, 80138b0 <rand+0x20>
 80138a4:	4602      	mov	r2, r0
 80138a6:	4b13      	ldr	r3, [pc, #76]	; (80138f4 <rand+0x64>)
 80138a8:	4813      	ldr	r0, [pc, #76]	; (80138f8 <rand+0x68>)
 80138aa:	214e      	movs	r1, #78	; 0x4e
 80138ac:	f000 f8f0 	bl	8013a90 <__assert_func>
 80138b0:	4a12      	ldr	r2, [pc, #72]	; (80138fc <rand+0x6c>)
 80138b2:	4b13      	ldr	r3, [pc, #76]	; (8013900 <rand+0x70>)
 80138b4:	e9c0 2300 	strd	r2, r3, [r0]
 80138b8:	4b12      	ldr	r3, [pc, #72]	; (8013904 <rand+0x74>)
 80138ba:	6083      	str	r3, [r0, #8]
 80138bc:	230b      	movs	r3, #11
 80138be:	8183      	strh	r3, [r0, #12]
 80138c0:	2201      	movs	r2, #1
 80138c2:	2300      	movs	r3, #0
 80138c4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80138c8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80138ca:	480f      	ldr	r0, [pc, #60]	; (8013908 <rand+0x78>)
 80138cc:	690a      	ldr	r2, [r1, #16]
 80138ce:	694b      	ldr	r3, [r1, #20]
 80138d0:	4c0e      	ldr	r4, [pc, #56]	; (801390c <rand+0x7c>)
 80138d2:	4350      	muls	r0, r2
 80138d4:	fb04 0003 	mla	r0, r4, r3, r0
 80138d8:	fba2 3404 	umull	r3, r4, r2, r4
 80138dc:	1c5a      	adds	r2, r3, #1
 80138de:	4404      	add	r4, r0
 80138e0:	f144 0000 	adc.w	r0, r4, #0
 80138e4:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80138e8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80138ec:	bd10      	pop	{r4, pc}
 80138ee:	bf00      	nop
 80138f0:	20000090 	.word	0x20000090
 80138f4:	0808de44 	.word	0x0808de44
 80138f8:	0808de5b 	.word	0x0808de5b
 80138fc:	abcd330e 	.word	0xabcd330e
 8013900:	e66d1234 	.word	0xe66d1234
 8013904:	0005deec 	.word	0x0005deec
 8013908:	5851f42d 	.word	0x5851f42d
 801390c:	4c957f2d 	.word	0x4c957f2d

08013910 <__swbuf_r>:
 8013910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013912:	460e      	mov	r6, r1
 8013914:	4614      	mov	r4, r2
 8013916:	4605      	mov	r5, r0
 8013918:	b118      	cbz	r0, 8013922 <__swbuf_r+0x12>
 801391a:	6983      	ldr	r3, [r0, #24]
 801391c:	b90b      	cbnz	r3, 8013922 <__swbuf_r+0x12>
 801391e:	f000 f9ef 	bl	8013d00 <__sinit>
 8013922:	4b21      	ldr	r3, [pc, #132]	; (80139a8 <__swbuf_r+0x98>)
 8013924:	429c      	cmp	r4, r3
 8013926:	d12b      	bne.n	8013980 <__swbuf_r+0x70>
 8013928:	686c      	ldr	r4, [r5, #4]
 801392a:	69a3      	ldr	r3, [r4, #24]
 801392c:	60a3      	str	r3, [r4, #8]
 801392e:	89a3      	ldrh	r3, [r4, #12]
 8013930:	071a      	lsls	r2, r3, #28
 8013932:	d52f      	bpl.n	8013994 <__swbuf_r+0x84>
 8013934:	6923      	ldr	r3, [r4, #16]
 8013936:	b36b      	cbz	r3, 8013994 <__swbuf_r+0x84>
 8013938:	6923      	ldr	r3, [r4, #16]
 801393a:	6820      	ldr	r0, [r4, #0]
 801393c:	1ac0      	subs	r0, r0, r3
 801393e:	6963      	ldr	r3, [r4, #20]
 8013940:	b2f6      	uxtb	r6, r6
 8013942:	4283      	cmp	r3, r0
 8013944:	4637      	mov	r7, r6
 8013946:	dc04      	bgt.n	8013952 <__swbuf_r+0x42>
 8013948:	4621      	mov	r1, r4
 801394a:	4628      	mov	r0, r5
 801394c:	f000 f944 	bl	8013bd8 <_fflush_r>
 8013950:	bb30      	cbnz	r0, 80139a0 <__swbuf_r+0x90>
 8013952:	68a3      	ldr	r3, [r4, #8]
 8013954:	3b01      	subs	r3, #1
 8013956:	60a3      	str	r3, [r4, #8]
 8013958:	6823      	ldr	r3, [r4, #0]
 801395a:	1c5a      	adds	r2, r3, #1
 801395c:	6022      	str	r2, [r4, #0]
 801395e:	701e      	strb	r6, [r3, #0]
 8013960:	6963      	ldr	r3, [r4, #20]
 8013962:	3001      	adds	r0, #1
 8013964:	4283      	cmp	r3, r0
 8013966:	d004      	beq.n	8013972 <__swbuf_r+0x62>
 8013968:	89a3      	ldrh	r3, [r4, #12]
 801396a:	07db      	lsls	r3, r3, #31
 801396c:	d506      	bpl.n	801397c <__swbuf_r+0x6c>
 801396e:	2e0a      	cmp	r6, #10
 8013970:	d104      	bne.n	801397c <__swbuf_r+0x6c>
 8013972:	4621      	mov	r1, r4
 8013974:	4628      	mov	r0, r5
 8013976:	f000 f92f 	bl	8013bd8 <_fflush_r>
 801397a:	b988      	cbnz	r0, 80139a0 <__swbuf_r+0x90>
 801397c:	4638      	mov	r0, r7
 801397e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013980:	4b0a      	ldr	r3, [pc, #40]	; (80139ac <__swbuf_r+0x9c>)
 8013982:	429c      	cmp	r4, r3
 8013984:	d101      	bne.n	801398a <__swbuf_r+0x7a>
 8013986:	68ac      	ldr	r4, [r5, #8]
 8013988:	e7cf      	b.n	801392a <__swbuf_r+0x1a>
 801398a:	4b09      	ldr	r3, [pc, #36]	; (80139b0 <__swbuf_r+0xa0>)
 801398c:	429c      	cmp	r4, r3
 801398e:	bf08      	it	eq
 8013990:	68ec      	ldreq	r4, [r5, #12]
 8013992:	e7ca      	b.n	801392a <__swbuf_r+0x1a>
 8013994:	4621      	mov	r1, r4
 8013996:	4628      	mov	r0, r5
 8013998:	f000 f80c 	bl	80139b4 <__swsetup_r>
 801399c:	2800      	cmp	r0, #0
 801399e:	d0cb      	beq.n	8013938 <__swbuf_r+0x28>
 80139a0:	f04f 37ff 	mov.w	r7, #4294967295
 80139a4:	e7ea      	b.n	801397c <__swbuf_r+0x6c>
 80139a6:	bf00      	nop
 80139a8:	0808df18 	.word	0x0808df18
 80139ac:	0808df38 	.word	0x0808df38
 80139b0:	0808def8 	.word	0x0808def8

080139b4 <__swsetup_r>:
 80139b4:	4b32      	ldr	r3, [pc, #200]	; (8013a80 <__swsetup_r+0xcc>)
 80139b6:	b570      	push	{r4, r5, r6, lr}
 80139b8:	681d      	ldr	r5, [r3, #0]
 80139ba:	4606      	mov	r6, r0
 80139bc:	460c      	mov	r4, r1
 80139be:	b125      	cbz	r5, 80139ca <__swsetup_r+0x16>
 80139c0:	69ab      	ldr	r3, [r5, #24]
 80139c2:	b913      	cbnz	r3, 80139ca <__swsetup_r+0x16>
 80139c4:	4628      	mov	r0, r5
 80139c6:	f000 f99b 	bl	8013d00 <__sinit>
 80139ca:	4b2e      	ldr	r3, [pc, #184]	; (8013a84 <__swsetup_r+0xd0>)
 80139cc:	429c      	cmp	r4, r3
 80139ce:	d10f      	bne.n	80139f0 <__swsetup_r+0x3c>
 80139d0:	686c      	ldr	r4, [r5, #4]
 80139d2:	89a3      	ldrh	r3, [r4, #12]
 80139d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80139d8:	0719      	lsls	r1, r3, #28
 80139da:	d42c      	bmi.n	8013a36 <__swsetup_r+0x82>
 80139dc:	06dd      	lsls	r5, r3, #27
 80139de:	d411      	bmi.n	8013a04 <__swsetup_r+0x50>
 80139e0:	2309      	movs	r3, #9
 80139e2:	6033      	str	r3, [r6, #0]
 80139e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80139e8:	81a3      	strh	r3, [r4, #12]
 80139ea:	f04f 30ff 	mov.w	r0, #4294967295
 80139ee:	e03e      	b.n	8013a6e <__swsetup_r+0xba>
 80139f0:	4b25      	ldr	r3, [pc, #148]	; (8013a88 <__swsetup_r+0xd4>)
 80139f2:	429c      	cmp	r4, r3
 80139f4:	d101      	bne.n	80139fa <__swsetup_r+0x46>
 80139f6:	68ac      	ldr	r4, [r5, #8]
 80139f8:	e7eb      	b.n	80139d2 <__swsetup_r+0x1e>
 80139fa:	4b24      	ldr	r3, [pc, #144]	; (8013a8c <__swsetup_r+0xd8>)
 80139fc:	429c      	cmp	r4, r3
 80139fe:	bf08      	it	eq
 8013a00:	68ec      	ldreq	r4, [r5, #12]
 8013a02:	e7e6      	b.n	80139d2 <__swsetup_r+0x1e>
 8013a04:	0758      	lsls	r0, r3, #29
 8013a06:	d512      	bpl.n	8013a2e <__swsetup_r+0x7a>
 8013a08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013a0a:	b141      	cbz	r1, 8013a1e <__swsetup_r+0x6a>
 8013a0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013a10:	4299      	cmp	r1, r3
 8013a12:	d002      	beq.n	8013a1a <__swsetup_r+0x66>
 8013a14:	4630      	mov	r0, r6
 8013a16:	f000 fa91 	bl	8013f3c <_free_r>
 8013a1a:	2300      	movs	r3, #0
 8013a1c:	6363      	str	r3, [r4, #52]	; 0x34
 8013a1e:	89a3      	ldrh	r3, [r4, #12]
 8013a20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013a24:	81a3      	strh	r3, [r4, #12]
 8013a26:	2300      	movs	r3, #0
 8013a28:	6063      	str	r3, [r4, #4]
 8013a2a:	6923      	ldr	r3, [r4, #16]
 8013a2c:	6023      	str	r3, [r4, #0]
 8013a2e:	89a3      	ldrh	r3, [r4, #12]
 8013a30:	f043 0308 	orr.w	r3, r3, #8
 8013a34:	81a3      	strh	r3, [r4, #12]
 8013a36:	6923      	ldr	r3, [r4, #16]
 8013a38:	b94b      	cbnz	r3, 8013a4e <__swsetup_r+0x9a>
 8013a3a:	89a3      	ldrh	r3, [r4, #12]
 8013a3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013a40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013a44:	d003      	beq.n	8013a4e <__swsetup_r+0x9a>
 8013a46:	4621      	mov	r1, r4
 8013a48:	4630      	mov	r0, r6
 8013a4a:	f000 fa2f 	bl	8013eac <__smakebuf_r>
 8013a4e:	89a0      	ldrh	r0, [r4, #12]
 8013a50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013a54:	f010 0301 	ands.w	r3, r0, #1
 8013a58:	d00a      	beq.n	8013a70 <__swsetup_r+0xbc>
 8013a5a:	2300      	movs	r3, #0
 8013a5c:	60a3      	str	r3, [r4, #8]
 8013a5e:	6963      	ldr	r3, [r4, #20]
 8013a60:	425b      	negs	r3, r3
 8013a62:	61a3      	str	r3, [r4, #24]
 8013a64:	6923      	ldr	r3, [r4, #16]
 8013a66:	b943      	cbnz	r3, 8013a7a <__swsetup_r+0xc6>
 8013a68:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013a6c:	d1ba      	bne.n	80139e4 <__swsetup_r+0x30>
 8013a6e:	bd70      	pop	{r4, r5, r6, pc}
 8013a70:	0781      	lsls	r1, r0, #30
 8013a72:	bf58      	it	pl
 8013a74:	6963      	ldrpl	r3, [r4, #20]
 8013a76:	60a3      	str	r3, [r4, #8]
 8013a78:	e7f4      	b.n	8013a64 <__swsetup_r+0xb0>
 8013a7a:	2000      	movs	r0, #0
 8013a7c:	e7f7      	b.n	8013a6e <__swsetup_r+0xba>
 8013a7e:	bf00      	nop
 8013a80:	20000090 	.word	0x20000090
 8013a84:	0808df18 	.word	0x0808df18
 8013a88:	0808df38 	.word	0x0808df38
 8013a8c:	0808def8 	.word	0x0808def8

08013a90 <__assert_func>:
 8013a90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013a92:	4614      	mov	r4, r2
 8013a94:	461a      	mov	r2, r3
 8013a96:	4b09      	ldr	r3, [pc, #36]	; (8013abc <__assert_func+0x2c>)
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	4605      	mov	r5, r0
 8013a9c:	68d8      	ldr	r0, [r3, #12]
 8013a9e:	b14c      	cbz	r4, 8013ab4 <__assert_func+0x24>
 8013aa0:	4b07      	ldr	r3, [pc, #28]	; (8013ac0 <__assert_func+0x30>)
 8013aa2:	9100      	str	r1, [sp, #0]
 8013aa4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013aa8:	4906      	ldr	r1, [pc, #24]	; (8013ac4 <__assert_func+0x34>)
 8013aaa:	462b      	mov	r3, r5
 8013aac:	f000 f9a6 	bl	8013dfc <fiprintf>
 8013ab0:	f000 fe42 	bl	8014738 <abort>
 8013ab4:	4b04      	ldr	r3, [pc, #16]	; (8013ac8 <__assert_func+0x38>)
 8013ab6:	461c      	mov	r4, r3
 8013ab8:	e7f3      	b.n	8013aa2 <__assert_func+0x12>
 8013aba:	bf00      	nop
 8013abc:	20000090 	.word	0x20000090
 8013ac0:	0808deba 	.word	0x0808deba
 8013ac4:	0808dec7 	.word	0x0808dec7
 8013ac8:	0808def5 	.word	0x0808def5

08013acc <__sflush_r>:
 8013acc:	898a      	ldrh	r2, [r1, #12]
 8013ace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ad2:	4605      	mov	r5, r0
 8013ad4:	0710      	lsls	r0, r2, #28
 8013ad6:	460c      	mov	r4, r1
 8013ad8:	d458      	bmi.n	8013b8c <__sflush_r+0xc0>
 8013ada:	684b      	ldr	r3, [r1, #4]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	dc05      	bgt.n	8013aec <__sflush_r+0x20>
 8013ae0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	dc02      	bgt.n	8013aec <__sflush_r+0x20>
 8013ae6:	2000      	movs	r0, #0
 8013ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013aec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013aee:	2e00      	cmp	r6, #0
 8013af0:	d0f9      	beq.n	8013ae6 <__sflush_r+0x1a>
 8013af2:	2300      	movs	r3, #0
 8013af4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013af8:	682f      	ldr	r7, [r5, #0]
 8013afa:	602b      	str	r3, [r5, #0]
 8013afc:	d032      	beq.n	8013b64 <__sflush_r+0x98>
 8013afe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013b00:	89a3      	ldrh	r3, [r4, #12]
 8013b02:	075a      	lsls	r2, r3, #29
 8013b04:	d505      	bpl.n	8013b12 <__sflush_r+0x46>
 8013b06:	6863      	ldr	r3, [r4, #4]
 8013b08:	1ac0      	subs	r0, r0, r3
 8013b0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013b0c:	b10b      	cbz	r3, 8013b12 <__sflush_r+0x46>
 8013b0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013b10:	1ac0      	subs	r0, r0, r3
 8013b12:	2300      	movs	r3, #0
 8013b14:	4602      	mov	r2, r0
 8013b16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013b18:	6a21      	ldr	r1, [r4, #32]
 8013b1a:	4628      	mov	r0, r5
 8013b1c:	47b0      	blx	r6
 8013b1e:	1c43      	adds	r3, r0, #1
 8013b20:	89a3      	ldrh	r3, [r4, #12]
 8013b22:	d106      	bne.n	8013b32 <__sflush_r+0x66>
 8013b24:	6829      	ldr	r1, [r5, #0]
 8013b26:	291d      	cmp	r1, #29
 8013b28:	d82c      	bhi.n	8013b84 <__sflush_r+0xb8>
 8013b2a:	4a2a      	ldr	r2, [pc, #168]	; (8013bd4 <__sflush_r+0x108>)
 8013b2c:	40ca      	lsrs	r2, r1
 8013b2e:	07d6      	lsls	r6, r2, #31
 8013b30:	d528      	bpl.n	8013b84 <__sflush_r+0xb8>
 8013b32:	2200      	movs	r2, #0
 8013b34:	6062      	str	r2, [r4, #4]
 8013b36:	04d9      	lsls	r1, r3, #19
 8013b38:	6922      	ldr	r2, [r4, #16]
 8013b3a:	6022      	str	r2, [r4, #0]
 8013b3c:	d504      	bpl.n	8013b48 <__sflush_r+0x7c>
 8013b3e:	1c42      	adds	r2, r0, #1
 8013b40:	d101      	bne.n	8013b46 <__sflush_r+0x7a>
 8013b42:	682b      	ldr	r3, [r5, #0]
 8013b44:	b903      	cbnz	r3, 8013b48 <__sflush_r+0x7c>
 8013b46:	6560      	str	r0, [r4, #84]	; 0x54
 8013b48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013b4a:	602f      	str	r7, [r5, #0]
 8013b4c:	2900      	cmp	r1, #0
 8013b4e:	d0ca      	beq.n	8013ae6 <__sflush_r+0x1a>
 8013b50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013b54:	4299      	cmp	r1, r3
 8013b56:	d002      	beq.n	8013b5e <__sflush_r+0x92>
 8013b58:	4628      	mov	r0, r5
 8013b5a:	f000 f9ef 	bl	8013f3c <_free_r>
 8013b5e:	2000      	movs	r0, #0
 8013b60:	6360      	str	r0, [r4, #52]	; 0x34
 8013b62:	e7c1      	b.n	8013ae8 <__sflush_r+0x1c>
 8013b64:	6a21      	ldr	r1, [r4, #32]
 8013b66:	2301      	movs	r3, #1
 8013b68:	4628      	mov	r0, r5
 8013b6a:	47b0      	blx	r6
 8013b6c:	1c41      	adds	r1, r0, #1
 8013b6e:	d1c7      	bne.n	8013b00 <__sflush_r+0x34>
 8013b70:	682b      	ldr	r3, [r5, #0]
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d0c4      	beq.n	8013b00 <__sflush_r+0x34>
 8013b76:	2b1d      	cmp	r3, #29
 8013b78:	d001      	beq.n	8013b7e <__sflush_r+0xb2>
 8013b7a:	2b16      	cmp	r3, #22
 8013b7c:	d101      	bne.n	8013b82 <__sflush_r+0xb6>
 8013b7e:	602f      	str	r7, [r5, #0]
 8013b80:	e7b1      	b.n	8013ae6 <__sflush_r+0x1a>
 8013b82:	89a3      	ldrh	r3, [r4, #12]
 8013b84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013b88:	81a3      	strh	r3, [r4, #12]
 8013b8a:	e7ad      	b.n	8013ae8 <__sflush_r+0x1c>
 8013b8c:	690f      	ldr	r7, [r1, #16]
 8013b8e:	2f00      	cmp	r7, #0
 8013b90:	d0a9      	beq.n	8013ae6 <__sflush_r+0x1a>
 8013b92:	0793      	lsls	r3, r2, #30
 8013b94:	680e      	ldr	r6, [r1, #0]
 8013b96:	bf08      	it	eq
 8013b98:	694b      	ldreq	r3, [r1, #20]
 8013b9a:	600f      	str	r7, [r1, #0]
 8013b9c:	bf18      	it	ne
 8013b9e:	2300      	movne	r3, #0
 8013ba0:	eba6 0807 	sub.w	r8, r6, r7
 8013ba4:	608b      	str	r3, [r1, #8]
 8013ba6:	f1b8 0f00 	cmp.w	r8, #0
 8013baa:	dd9c      	ble.n	8013ae6 <__sflush_r+0x1a>
 8013bac:	6a21      	ldr	r1, [r4, #32]
 8013bae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013bb0:	4643      	mov	r3, r8
 8013bb2:	463a      	mov	r2, r7
 8013bb4:	4628      	mov	r0, r5
 8013bb6:	47b0      	blx	r6
 8013bb8:	2800      	cmp	r0, #0
 8013bba:	dc06      	bgt.n	8013bca <__sflush_r+0xfe>
 8013bbc:	89a3      	ldrh	r3, [r4, #12]
 8013bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013bc2:	81a3      	strh	r3, [r4, #12]
 8013bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8013bc8:	e78e      	b.n	8013ae8 <__sflush_r+0x1c>
 8013bca:	4407      	add	r7, r0
 8013bcc:	eba8 0800 	sub.w	r8, r8, r0
 8013bd0:	e7e9      	b.n	8013ba6 <__sflush_r+0xda>
 8013bd2:	bf00      	nop
 8013bd4:	20400001 	.word	0x20400001

08013bd8 <_fflush_r>:
 8013bd8:	b538      	push	{r3, r4, r5, lr}
 8013bda:	690b      	ldr	r3, [r1, #16]
 8013bdc:	4605      	mov	r5, r0
 8013bde:	460c      	mov	r4, r1
 8013be0:	b913      	cbnz	r3, 8013be8 <_fflush_r+0x10>
 8013be2:	2500      	movs	r5, #0
 8013be4:	4628      	mov	r0, r5
 8013be6:	bd38      	pop	{r3, r4, r5, pc}
 8013be8:	b118      	cbz	r0, 8013bf2 <_fflush_r+0x1a>
 8013bea:	6983      	ldr	r3, [r0, #24]
 8013bec:	b90b      	cbnz	r3, 8013bf2 <_fflush_r+0x1a>
 8013bee:	f000 f887 	bl	8013d00 <__sinit>
 8013bf2:	4b14      	ldr	r3, [pc, #80]	; (8013c44 <_fflush_r+0x6c>)
 8013bf4:	429c      	cmp	r4, r3
 8013bf6:	d11b      	bne.n	8013c30 <_fflush_r+0x58>
 8013bf8:	686c      	ldr	r4, [r5, #4]
 8013bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d0ef      	beq.n	8013be2 <_fflush_r+0xa>
 8013c02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013c04:	07d0      	lsls	r0, r2, #31
 8013c06:	d404      	bmi.n	8013c12 <_fflush_r+0x3a>
 8013c08:	0599      	lsls	r1, r3, #22
 8013c0a:	d402      	bmi.n	8013c12 <_fflush_r+0x3a>
 8013c0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013c0e:	f000 f927 	bl	8013e60 <__retarget_lock_acquire_recursive>
 8013c12:	4628      	mov	r0, r5
 8013c14:	4621      	mov	r1, r4
 8013c16:	f7ff ff59 	bl	8013acc <__sflush_r>
 8013c1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013c1c:	07da      	lsls	r2, r3, #31
 8013c1e:	4605      	mov	r5, r0
 8013c20:	d4e0      	bmi.n	8013be4 <_fflush_r+0xc>
 8013c22:	89a3      	ldrh	r3, [r4, #12]
 8013c24:	059b      	lsls	r3, r3, #22
 8013c26:	d4dd      	bmi.n	8013be4 <_fflush_r+0xc>
 8013c28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013c2a:	f000 f91a 	bl	8013e62 <__retarget_lock_release_recursive>
 8013c2e:	e7d9      	b.n	8013be4 <_fflush_r+0xc>
 8013c30:	4b05      	ldr	r3, [pc, #20]	; (8013c48 <_fflush_r+0x70>)
 8013c32:	429c      	cmp	r4, r3
 8013c34:	d101      	bne.n	8013c3a <_fflush_r+0x62>
 8013c36:	68ac      	ldr	r4, [r5, #8]
 8013c38:	e7df      	b.n	8013bfa <_fflush_r+0x22>
 8013c3a:	4b04      	ldr	r3, [pc, #16]	; (8013c4c <_fflush_r+0x74>)
 8013c3c:	429c      	cmp	r4, r3
 8013c3e:	bf08      	it	eq
 8013c40:	68ec      	ldreq	r4, [r5, #12]
 8013c42:	e7da      	b.n	8013bfa <_fflush_r+0x22>
 8013c44:	0808df18 	.word	0x0808df18
 8013c48:	0808df38 	.word	0x0808df38
 8013c4c:	0808def8 	.word	0x0808def8

08013c50 <std>:
 8013c50:	2300      	movs	r3, #0
 8013c52:	b510      	push	{r4, lr}
 8013c54:	4604      	mov	r4, r0
 8013c56:	e9c0 3300 	strd	r3, r3, [r0]
 8013c5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013c5e:	6083      	str	r3, [r0, #8]
 8013c60:	8181      	strh	r1, [r0, #12]
 8013c62:	6643      	str	r3, [r0, #100]	; 0x64
 8013c64:	81c2      	strh	r2, [r0, #14]
 8013c66:	6183      	str	r3, [r0, #24]
 8013c68:	4619      	mov	r1, r3
 8013c6a:	2208      	movs	r2, #8
 8013c6c:	305c      	adds	r0, #92	; 0x5c
 8013c6e:	f7ff fd79 	bl	8013764 <memset>
 8013c72:	4b05      	ldr	r3, [pc, #20]	; (8013c88 <std+0x38>)
 8013c74:	6263      	str	r3, [r4, #36]	; 0x24
 8013c76:	4b05      	ldr	r3, [pc, #20]	; (8013c8c <std+0x3c>)
 8013c78:	62a3      	str	r3, [r4, #40]	; 0x28
 8013c7a:	4b05      	ldr	r3, [pc, #20]	; (8013c90 <std+0x40>)
 8013c7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013c7e:	4b05      	ldr	r3, [pc, #20]	; (8013c94 <std+0x44>)
 8013c80:	6224      	str	r4, [r4, #32]
 8013c82:	6323      	str	r3, [r4, #48]	; 0x30
 8013c84:	bd10      	pop	{r4, pc}
 8013c86:	bf00      	nop
 8013c88:	0801468d 	.word	0x0801468d
 8013c8c:	080146af 	.word	0x080146af
 8013c90:	080146e7 	.word	0x080146e7
 8013c94:	0801470b 	.word	0x0801470b

08013c98 <_cleanup_r>:
 8013c98:	4901      	ldr	r1, [pc, #4]	; (8013ca0 <_cleanup_r+0x8>)
 8013c9a:	f000 b8c1 	b.w	8013e20 <_fwalk_reent>
 8013c9e:	bf00      	nop
 8013ca0:	08013bd9 	.word	0x08013bd9

08013ca4 <__sfmoreglue>:
 8013ca4:	b570      	push	{r4, r5, r6, lr}
 8013ca6:	1e4a      	subs	r2, r1, #1
 8013ca8:	2568      	movs	r5, #104	; 0x68
 8013caa:	4355      	muls	r5, r2
 8013cac:	460e      	mov	r6, r1
 8013cae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013cb2:	f000 f993 	bl	8013fdc <_malloc_r>
 8013cb6:	4604      	mov	r4, r0
 8013cb8:	b140      	cbz	r0, 8013ccc <__sfmoreglue+0x28>
 8013cba:	2100      	movs	r1, #0
 8013cbc:	e9c0 1600 	strd	r1, r6, [r0]
 8013cc0:	300c      	adds	r0, #12
 8013cc2:	60a0      	str	r0, [r4, #8]
 8013cc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013cc8:	f7ff fd4c 	bl	8013764 <memset>
 8013ccc:	4620      	mov	r0, r4
 8013cce:	bd70      	pop	{r4, r5, r6, pc}

08013cd0 <__sfp_lock_acquire>:
 8013cd0:	4801      	ldr	r0, [pc, #4]	; (8013cd8 <__sfp_lock_acquire+0x8>)
 8013cd2:	f000 b8c5 	b.w	8013e60 <__retarget_lock_acquire_recursive>
 8013cd6:	bf00      	nop
 8013cd8:	2001d0c4 	.word	0x2001d0c4

08013cdc <__sfp_lock_release>:
 8013cdc:	4801      	ldr	r0, [pc, #4]	; (8013ce4 <__sfp_lock_release+0x8>)
 8013cde:	f000 b8c0 	b.w	8013e62 <__retarget_lock_release_recursive>
 8013ce2:	bf00      	nop
 8013ce4:	2001d0c4 	.word	0x2001d0c4

08013ce8 <__sinit_lock_acquire>:
 8013ce8:	4801      	ldr	r0, [pc, #4]	; (8013cf0 <__sinit_lock_acquire+0x8>)
 8013cea:	f000 b8b9 	b.w	8013e60 <__retarget_lock_acquire_recursive>
 8013cee:	bf00      	nop
 8013cf0:	2001d0bf 	.word	0x2001d0bf

08013cf4 <__sinit_lock_release>:
 8013cf4:	4801      	ldr	r0, [pc, #4]	; (8013cfc <__sinit_lock_release+0x8>)
 8013cf6:	f000 b8b4 	b.w	8013e62 <__retarget_lock_release_recursive>
 8013cfa:	bf00      	nop
 8013cfc:	2001d0bf 	.word	0x2001d0bf

08013d00 <__sinit>:
 8013d00:	b510      	push	{r4, lr}
 8013d02:	4604      	mov	r4, r0
 8013d04:	f7ff fff0 	bl	8013ce8 <__sinit_lock_acquire>
 8013d08:	69a3      	ldr	r3, [r4, #24]
 8013d0a:	b11b      	cbz	r3, 8013d14 <__sinit+0x14>
 8013d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d10:	f7ff bff0 	b.w	8013cf4 <__sinit_lock_release>
 8013d14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013d18:	6523      	str	r3, [r4, #80]	; 0x50
 8013d1a:	4b13      	ldr	r3, [pc, #76]	; (8013d68 <__sinit+0x68>)
 8013d1c:	4a13      	ldr	r2, [pc, #76]	; (8013d6c <__sinit+0x6c>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	62a2      	str	r2, [r4, #40]	; 0x28
 8013d22:	42a3      	cmp	r3, r4
 8013d24:	bf04      	itt	eq
 8013d26:	2301      	moveq	r3, #1
 8013d28:	61a3      	streq	r3, [r4, #24]
 8013d2a:	4620      	mov	r0, r4
 8013d2c:	f000 f820 	bl	8013d70 <__sfp>
 8013d30:	6060      	str	r0, [r4, #4]
 8013d32:	4620      	mov	r0, r4
 8013d34:	f000 f81c 	bl	8013d70 <__sfp>
 8013d38:	60a0      	str	r0, [r4, #8]
 8013d3a:	4620      	mov	r0, r4
 8013d3c:	f000 f818 	bl	8013d70 <__sfp>
 8013d40:	2200      	movs	r2, #0
 8013d42:	60e0      	str	r0, [r4, #12]
 8013d44:	2104      	movs	r1, #4
 8013d46:	6860      	ldr	r0, [r4, #4]
 8013d48:	f7ff ff82 	bl	8013c50 <std>
 8013d4c:	68a0      	ldr	r0, [r4, #8]
 8013d4e:	2201      	movs	r2, #1
 8013d50:	2109      	movs	r1, #9
 8013d52:	f7ff ff7d 	bl	8013c50 <std>
 8013d56:	68e0      	ldr	r0, [r4, #12]
 8013d58:	2202      	movs	r2, #2
 8013d5a:	2112      	movs	r1, #18
 8013d5c:	f7ff ff78 	bl	8013c50 <std>
 8013d60:	2301      	movs	r3, #1
 8013d62:	61a3      	str	r3, [r4, #24]
 8013d64:	e7d2      	b.n	8013d0c <__sinit+0xc>
 8013d66:	bf00      	nop
 8013d68:	0808de40 	.word	0x0808de40
 8013d6c:	08013c99 	.word	0x08013c99

08013d70 <__sfp>:
 8013d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d72:	4607      	mov	r7, r0
 8013d74:	f7ff ffac 	bl	8013cd0 <__sfp_lock_acquire>
 8013d78:	4b1e      	ldr	r3, [pc, #120]	; (8013df4 <__sfp+0x84>)
 8013d7a:	681e      	ldr	r6, [r3, #0]
 8013d7c:	69b3      	ldr	r3, [r6, #24]
 8013d7e:	b913      	cbnz	r3, 8013d86 <__sfp+0x16>
 8013d80:	4630      	mov	r0, r6
 8013d82:	f7ff ffbd 	bl	8013d00 <__sinit>
 8013d86:	3648      	adds	r6, #72	; 0x48
 8013d88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013d8c:	3b01      	subs	r3, #1
 8013d8e:	d503      	bpl.n	8013d98 <__sfp+0x28>
 8013d90:	6833      	ldr	r3, [r6, #0]
 8013d92:	b30b      	cbz	r3, 8013dd8 <__sfp+0x68>
 8013d94:	6836      	ldr	r6, [r6, #0]
 8013d96:	e7f7      	b.n	8013d88 <__sfp+0x18>
 8013d98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013d9c:	b9d5      	cbnz	r5, 8013dd4 <__sfp+0x64>
 8013d9e:	4b16      	ldr	r3, [pc, #88]	; (8013df8 <__sfp+0x88>)
 8013da0:	60e3      	str	r3, [r4, #12]
 8013da2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013da6:	6665      	str	r5, [r4, #100]	; 0x64
 8013da8:	f000 f859 	bl	8013e5e <__retarget_lock_init_recursive>
 8013dac:	f7ff ff96 	bl	8013cdc <__sfp_lock_release>
 8013db0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013db4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013db8:	6025      	str	r5, [r4, #0]
 8013dba:	61a5      	str	r5, [r4, #24]
 8013dbc:	2208      	movs	r2, #8
 8013dbe:	4629      	mov	r1, r5
 8013dc0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013dc4:	f7ff fcce 	bl	8013764 <memset>
 8013dc8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013dcc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013dd0:	4620      	mov	r0, r4
 8013dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013dd4:	3468      	adds	r4, #104	; 0x68
 8013dd6:	e7d9      	b.n	8013d8c <__sfp+0x1c>
 8013dd8:	2104      	movs	r1, #4
 8013dda:	4638      	mov	r0, r7
 8013ddc:	f7ff ff62 	bl	8013ca4 <__sfmoreglue>
 8013de0:	4604      	mov	r4, r0
 8013de2:	6030      	str	r0, [r6, #0]
 8013de4:	2800      	cmp	r0, #0
 8013de6:	d1d5      	bne.n	8013d94 <__sfp+0x24>
 8013de8:	f7ff ff78 	bl	8013cdc <__sfp_lock_release>
 8013dec:	230c      	movs	r3, #12
 8013dee:	603b      	str	r3, [r7, #0]
 8013df0:	e7ee      	b.n	8013dd0 <__sfp+0x60>
 8013df2:	bf00      	nop
 8013df4:	0808de40 	.word	0x0808de40
 8013df8:	ffff0001 	.word	0xffff0001

08013dfc <fiprintf>:
 8013dfc:	b40e      	push	{r1, r2, r3}
 8013dfe:	b503      	push	{r0, r1, lr}
 8013e00:	4601      	mov	r1, r0
 8013e02:	ab03      	add	r3, sp, #12
 8013e04:	4805      	ldr	r0, [pc, #20]	; (8013e1c <fiprintf+0x20>)
 8013e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e0a:	6800      	ldr	r0, [r0, #0]
 8013e0c:	9301      	str	r3, [sp, #4]
 8013e0e:	f000 f969 	bl	80140e4 <_vfiprintf_r>
 8013e12:	b002      	add	sp, #8
 8013e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8013e18:	b003      	add	sp, #12
 8013e1a:	4770      	bx	lr
 8013e1c:	20000090 	.word	0x20000090

08013e20 <_fwalk_reent>:
 8013e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013e24:	4606      	mov	r6, r0
 8013e26:	4688      	mov	r8, r1
 8013e28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013e2c:	2700      	movs	r7, #0
 8013e2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013e32:	f1b9 0901 	subs.w	r9, r9, #1
 8013e36:	d505      	bpl.n	8013e44 <_fwalk_reent+0x24>
 8013e38:	6824      	ldr	r4, [r4, #0]
 8013e3a:	2c00      	cmp	r4, #0
 8013e3c:	d1f7      	bne.n	8013e2e <_fwalk_reent+0xe>
 8013e3e:	4638      	mov	r0, r7
 8013e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e44:	89ab      	ldrh	r3, [r5, #12]
 8013e46:	2b01      	cmp	r3, #1
 8013e48:	d907      	bls.n	8013e5a <_fwalk_reent+0x3a>
 8013e4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013e4e:	3301      	adds	r3, #1
 8013e50:	d003      	beq.n	8013e5a <_fwalk_reent+0x3a>
 8013e52:	4629      	mov	r1, r5
 8013e54:	4630      	mov	r0, r6
 8013e56:	47c0      	blx	r8
 8013e58:	4307      	orrs	r7, r0
 8013e5a:	3568      	adds	r5, #104	; 0x68
 8013e5c:	e7e9      	b.n	8013e32 <_fwalk_reent+0x12>

08013e5e <__retarget_lock_init_recursive>:
 8013e5e:	4770      	bx	lr

08013e60 <__retarget_lock_acquire_recursive>:
 8013e60:	4770      	bx	lr

08013e62 <__retarget_lock_release_recursive>:
 8013e62:	4770      	bx	lr

08013e64 <__swhatbuf_r>:
 8013e64:	b570      	push	{r4, r5, r6, lr}
 8013e66:	460e      	mov	r6, r1
 8013e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e6c:	2900      	cmp	r1, #0
 8013e6e:	b096      	sub	sp, #88	; 0x58
 8013e70:	4614      	mov	r4, r2
 8013e72:	461d      	mov	r5, r3
 8013e74:	da07      	bge.n	8013e86 <__swhatbuf_r+0x22>
 8013e76:	2300      	movs	r3, #0
 8013e78:	602b      	str	r3, [r5, #0]
 8013e7a:	89b3      	ldrh	r3, [r6, #12]
 8013e7c:	061a      	lsls	r2, r3, #24
 8013e7e:	d410      	bmi.n	8013ea2 <__swhatbuf_r+0x3e>
 8013e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013e84:	e00e      	b.n	8013ea4 <__swhatbuf_r+0x40>
 8013e86:	466a      	mov	r2, sp
 8013e88:	f000 fc6e 	bl	8014768 <_fstat_r>
 8013e8c:	2800      	cmp	r0, #0
 8013e8e:	dbf2      	blt.n	8013e76 <__swhatbuf_r+0x12>
 8013e90:	9a01      	ldr	r2, [sp, #4]
 8013e92:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013e96:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013e9a:	425a      	negs	r2, r3
 8013e9c:	415a      	adcs	r2, r3
 8013e9e:	602a      	str	r2, [r5, #0]
 8013ea0:	e7ee      	b.n	8013e80 <__swhatbuf_r+0x1c>
 8013ea2:	2340      	movs	r3, #64	; 0x40
 8013ea4:	2000      	movs	r0, #0
 8013ea6:	6023      	str	r3, [r4, #0]
 8013ea8:	b016      	add	sp, #88	; 0x58
 8013eaa:	bd70      	pop	{r4, r5, r6, pc}

08013eac <__smakebuf_r>:
 8013eac:	898b      	ldrh	r3, [r1, #12]
 8013eae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013eb0:	079d      	lsls	r5, r3, #30
 8013eb2:	4606      	mov	r6, r0
 8013eb4:	460c      	mov	r4, r1
 8013eb6:	d507      	bpl.n	8013ec8 <__smakebuf_r+0x1c>
 8013eb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013ebc:	6023      	str	r3, [r4, #0]
 8013ebe:	6123      	str	r3, [r4, #16]
 8013ec0:	2301      	movs	r3, #1
 8013ec2:	6163      	str	r3, [r4, #20]
 8013ec4:	b002      	add	sp, #8
 8013ec6:	bd70      	pop	{r4, r5, r6, pc}
 8013ec8:	ab01      	add	r3, sp, #4
 8013eca:	466a      	mov	r2, sp
 8013ecc:	f7ff ffca 	bl	8013e64 <__swhatbuf_r>
 8013ed0:	9900      	ldr	r1, [sp, #0]
 8013ed2:	4605      	mov	r5, r0
 8013ed4:	4630      	mov	r0, r6
 8013ed6:	f000 f881 	bl	8013fdc <_malloc_r>
 8013eda:	b948      	cbnz	r0, 8013ef0 <__smakebuf_r+0x44>
 8013edc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ee0:	059a      	lsls	r2, r3, #22
 8013ee2:	d4ef      	bmi.n	8013ec4 <__smakebuf_r+0x18>
 8013ee4:	f023 0303 	bic.w	r3, r3, #3
 8013ee8:	f043 0302 	orr.w	r3, r3, #2
 8013eec:	81a3      	strh	r3, [r4, #12]
 8013eee:	e7e3      	b.n	8013eb8 <__smakebuf_r+0xc>
 8013ef0:	4b0d      	ldr	r3, [pc, #52]	; (8013f28 <__smakebuf_r+0x7c>)
 8013ef2:	62b3      	str	r3, [r6, #40]	; 0x28
 8013ef4:	89a3      	ldrh	r3, [r4, #12]
 8013ef6:	6020      	str	r0, [r4, #0]
 8013ef8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013efc:	81a3      	strh	r3, [r4, #12]
 8013efe:	9b00      	ldr	r3, [sp, #0]
 8013f00:	6163      	str	r3, [r4, #20]
 8013f02:	9b01      	ldr	r3, [sp, #4]
 8013f04:	6120      	str	r0, [r4, #16]
 8013f06:	b15b      	cbz	r3, 8013f20 <__smakebuf_r+0x74>
 8013f08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013f0c:	4630      	mov	r0, r6
 8013f0e:	f000 fc3d 	bl	801478c <_isatty_r>
 8013f12:	b128      	cbz	r0, 8013f20 <__smakebuf_r+0x74>
 8013f14:	89a3      	ldrh	r3, [r4, #12]
 8013f16:	f023 0303 	bic.w	r3, r3, #3
 8013f1a:	f043 0301 	orr.w	r3, r3, #1
 8013f1e:	81a3      	strh	r3, [r4, #12]
 8013f20:	89a0      	ldrh	r0, [r4, #12]
 8013f22:	4305      	orrs	r5, r0
 8013f24:	81a5      	strh	r5, [r4, #12]
 8013f26:	e7cd      	b.n	8013ec4 <__smakebuf_r+0x18>
 8013f28:	08013c99 	.word	0x08013c99

08013f2c <malloc>:
 8013f2c:	4b02      	ldr	r3, [pc, #8]	; (8013f38 <malloc+0xc>)
 8013f2e:	4601      	mov	r1, r0
 8013f30:	6818      	ldr	r0, [r3, #0]
 8013f32:	f000 b853 	b.w	8013fdc <_malloc_r>
 8013f36:	bf00      	nop
 8013f38:	20000090 	.word	0x20000090

08013f3c <_free_r>:
 8013f3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013f3e:	2900      	cmp	r1, #0
 8013f40:	d048      	beq.n	8013fd4 <_free_r+0x98>
 8013f42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013f46:	9001      	str	r0, [sp, #4]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	f1a1 0404 	sub.w	r4, r1, #4
 8013f4e:	bfb8      	it	lt
 8013f50:	18e4      	addlt	r4, r4, r3
 8013f52:	f000 fc3d 	bl	80147d0 <__malloc_lock>
 8013f56:	4a20      	ldr	r2, [pc, #128]	; (8013fd8 <_free_r+0x9c>)
 8013f58:	9801      	ldr	r0, [sp, #4]
 8013f5a:	6813      	ldr	r3, [r2, #0]
 8013f5c:	4615      	mov	r5, r2
 8013f5e:	b933      	cbnz	r3, 8013f6e <_free_r+0x32>
 8013f60:	6063      	str	r3, [r4, #4]
 8013f62:	6014      	str	r4, [r2, #0]
 8013f64:	b003      	add	sp, #12
 8013f66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013f6a:	f000 bc37 	b.w	80147dc <__malloc_unlock>
 8013f6e:	42a3      	cmp	r3, r4
 8013f70:	d90b      	bls.n	8013f8a <_free_r+0x4e>
 8013f72:	6821      	ldr	r1, [r4, #0]
 8013f74:	1862      	adds	r2, r4, r1
 8013f76:	4293      	cmp	r3, r2
 8013f78:	bf04      	itt	eq
 8013f7a:	681a      	ldreq	r2, [r3, #0]
 8013f7c:	685b      	ldreq	r3, [r3, #4]
 8013f7e:	6063      	str	r3, [r4, #4]
 8013f80:	bf04      	itt	eq
 8013f82:	1852      	addeq	r2, r2, r1
 8013f84:	6022      	streq	r2, [r4, #0]
 8013f86:	602c      	str	r4, [r5, #0]
 8013f88:	e7ec      	b.n	8013f64 <_free_r+0x28>
 8013f8a:	461a      	mov	r2, r3
 8013f8c:	685b      	ldr	r3, [r3, #4]
 8013f8e:	b10b      	cbz	r3, 8013f94 <_free_r+0x58>
 8013f90:	42a3      	cmp	r3, r4
 8013f92:	d9fa      	bls.n	8013f8a <_free_r+0x4e>
 8013f94:	6811      	ldr	r1, [r2, #0]
 8013f96:	1855      	adds	r5, r2, r1
 8013f98:	42a5      	cmp	r5, r4
 8013f9a:	d10b      	bne.n	8013fb4 <_free_r+0x78>
 8013f9c:	6824      	ldr	r4, [r4, #0]
 8013f9e:	4421      	add	r1, r4
 8013fa0:	1854      	adds	r4, r2, r1
 8013fa2:	42a3      	cmp	r3, r4
 8013fa4:	6011      	str	r1, [r2, #0]
 8013fa6:	d1dd      	bne.n	8013f64 <_free_r+0x28>
 8013fa8:	681c      	ldr	r4, [r3, #0]
 8013faa:	685b      	ldr	r3, [r3, #4]
 8013fac:	6053      	str	r3, [r2, #4]
 8013fae:	4421      	add	r1, r4
 8013fb0:	6011      	str	r1, [r2, #0]
 8013fb2:	e7d7      	b.n	8013f64 <_free_r+0x28>
 8013fb4:	d902      	bls.n	8013fbc <_free_r+0x80>
 8013fb6:	230c      	movs	r3, #12
 8013fb8:	6003      	str	r3, [r0, #0]
 8013fba:	e7d3      	b.n	8013f64 <_free_r+0x28>
 8013fbc:	6825      	ldr	r5, [r4, #0]
 8013fbe:	1961      	adds	r1, r4, r5
 8013fc0:	428b      	cmp	r3, r1
 8013fc2:	bf04      	itt	eq
 8013fc4:	6819      	ldreq	r1, [r3, #0]
 8013fc6:	685b      	ldreq	r3, [r3, #4]
 8013fc8:	6063      	str	r3, [r4, #4]
 8013fca:	bf04      	itt	eq
 8013fcc:	1949      	addeq	r1, r1, r5
 8013fce:	6021      	streq	r1, [r4, #0]
 8013fd0:	6054      	str	r4, [r2, #4]
 8013fd2:	e7c7      	b.n	8013f64 <_free_r+0x28>
 8013fd4:	b003      	add	sp, #12
 8013fd6:	bd30      	pop	{r4, r5, pc}
 8013fd8:	20000a58 	.word	0x20000a58

08013fdc <_malloc_r>:
 8013fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fde:	1ccd      	adds	r5, r1, #3
 8013fe0:	f025 0503 	bic.w	r5, r5, #3
 8013fe4:	3508      	adds	r5, #8
 8013fe6:	2d0c      	cmp	r5, #12
 8013fe8:	bf38      	it	cc
 8013fea:	250c      	movcc	r5, #12
 8013fec:	2d00      	cmp	r5, #0
 8013fee:	4606      	mov	r6, r0
 8013ff0:	db01      	blt.n	8013ff6 <_malloc_r+0x1a>
 8013ff2:	42a9      	cmp	r1, r5
 8013ff4:	d903      	bls.n	8013ffe <_malloc_r+0x22>
 8013ff6:	230c      	movs	r3, #12
 8013ff8:	6033      	str	r3, [r6, #0]
 8013ffa:	2000      	movs	r0, #0
 8013ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ffe:	f000 fbe7 	bl	80147d0 <__malloc_lock>
 8014002:	4921      	ldr	r1, [pc, #132]	; (8014088 <_malloc_r+0xac>)
 8014004:	680a      	ldr	r2, [r1, #0]
 8014006:	4614      	mov	r4, r2
 8014008:	b99c      	cbnz	r4, 8014032 <_malloc_r+0x56>
 801400a:	4f20      	ldr	r7, [pc, #128]	; (801408c <_malloc_r+0xb0>)
 801400c:	683b      	ldr	r3, [r7, #0]
 801400e:	b923      	cbnz	r3, 801401a <_malloc_r+0x3e>
 8014010:	4621      	mov	r1, r4
 8014012:	4630      	mov	r0, r6
 8014014:	f000 fb2a 	bl	801466c <_sbrk_r>
 8014018:	6038      	str	r0, [r7, #0]
 801401a:	4629      	mov	r1, r5
 801401c:	4630      	mov	r0, r6
 801401e:	f000 fb25 	bl	801466c <_sbrk_r>
 8014022:	1c43      	adds	r3, r0, #1
 8014024:	d123      	bne.n	801406e <_malloc_r+0x92>
 8014026:	230c      	movs	r3, #12
 8014028:	6033      	str	r3, [r6, #0]
 801402a:	4630      	mov	r0, r6
 801402c:	f000 fbd6 	bl	80147dc <__malloc_unlock>
 8014030:	e7e3      	b.n	8013ffa <_malloc_r+0x1e>
 8014032:	6823      	ldr	r3, [r4, #0]
 8014034:	1b5b      	subs	r3, r3, r5
 8014036:	d417      	bmi.n	8014068 <_malloc_r+0x8c>
 8014038:	2b0b      	cmp	r3, #11
 801403a:	d903      	bls.n	8014044 <_malloc_r+0x68>
 801403c:	6023      	str	r3, [r4, #0]
 801403e:	441c      	add	r4, r3
 8014040:	6025      	str	r5, [r4, #0]
 8014042:	e004      	b.n	801404e <_malloc_r+0x72>
 8014044:	6863      	ldr	r3, [r4, #4]
 8014046:	42a2      	cmp	r2, r4
 8014048:	bf0c      	ite	eq
 801404a:	600b      	streq	r3, [r1, #0]
 801404c:	6053      	strne	r3, [r2, #4]
 801404e:	4630      	mov	r0, r6
 8014050:	f000 fbc4 	bl	80147dc <__malloc_unlock>
 8014054:	f104 000b 	add.w	r0, r4, #11
 8014058:	1d23      	adds	r3, r4, #4
 801405a:	f020 0007 	bic.w	r0, r0, #7
 801405e:	1ac2      	subs	r2, r0, r3
 8014060:	d0cc      	beq.n	8013ffc <_malloc_r+0x20>
 8014062:	1a1b      	subs	r3, r3, r0
 8014064:	50a3      	str	r3, [r4, r2]
 8014066:	e7c9      	b.n	8013ffc <_malloc_r+0x20>
 8014068:	4622      	mov	r2, r4
 801406a:	6864      	ldr	r4, [r4, #4]
 801406c:	e7cc      	b.n	8014008 <_malloc_r+0x2c>
 801406e:	1cc4      	adds	r4, r0, #3
 8014070:	f024 0403 	bic.w	r4, r4, #3
 8014074:	42a0      	cmp	r0, r4
 8014076:	d0e3      	beq.n	8014040 <_malloc_r+0x64>
 8014078:	1a21      	subs	r1, r4, r0
 801407a:	4630      	mov	r0, r6
 801407c:	f000 faf6 	bl	801466c <_sbrk_r>
 8014080:	3001      	adds	r0, #1
 8014082:	d1dd      	bne.n	8014040 <_malloc_r+0x64>
 8014084:	e7cf      	b.n	8014026 <_malloc_r+0x4a>
 8014086:	bf00      	nop
 8014088:	20000a58 	.word	0x20000a58
 801408c:	20000a5c 	.word	0x20000a5c

08014090 <__sfputc_r>:
 8014090:	6893      	ldr	r3, [r2, #8]
 8014092:	3b01      	subs	r3, #1
 8014094:	2b00      	cmp	r3, #0
 8014096:	b410      	push	{r4}
 8014098:	6093      	str	r3, [r2, #8]
 801409a:	da08      	bge.n	80140ae <__sfputc_r+0x1e>
 801409c:	6994      	ldr	r4, [r2, #24]
 801409e:	42a3      	cmp	r3, r4
 80140a0:	db01      	blt.n	80140a6 <__sfputc_r+0x16>
 80140a2:	290a      	cmp	r1, #10
 80140a4:	d103      	bne.n	80140ae <__sfputc_r+0x1e>
 80140a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140aa:	f7ff bc31 	b.w	8013910 <__swbuf_r>
 80140ae:	6813      	ldr	r3, [r2, #0]
 80140b0:	1c58      	adds	r0, r3, #1
 80140b2:	6010      	str	r0, [r2, #0]
 80140b4:	7019      	strb	r1, [r3, #0]
 80140b6:	4608      	mov	r0, r1
 80140b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140bc:	4770      	bx	lr

080140be <__sfputs_r>:
 80140be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140c0:	4606      	mov	r6, r0
 80140c2:	460f      	mov	r7, r1
 80140c4:	4614      	mov	r4, r2
 80140c6:	18d5      	adds	r5, r2, r3
 80140c8:	42ac      	cmp	r4, r5
 80140ca:	d101      	bne.n	80140d0 <__sfputs_r+0x12>
 80140cc:	2000      	movs	r0, #0
 80140ce:	e007      	b.n	80140e0 <__sfputs_r+0x22>
 80140d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80140d4:	463a      	mov	r2, r7
 80140d6:	4630      	mov	r0, r6
 80140d8:	f7ff ffda 	bl	8014090 <__sfputc_r>
 80140dc:	1c43      	adds	r3, r0, #1
 80140de:	d1f3      	bne.n	80140c8 <__sfputs_r+0xa>
 80140e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080140e4 <_vfiprintf_r>:
 80140e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140e8:	460d      	mov	r5, r1
 80140ea:	b09d      	sub	sp, #116	; 0x74
 80140ec:	4614      	mov	r4, r2
 80140ee:	4698      	mov	r8, r3
 80140f0:	4606      	mov	r6, r0
 80140f2:	b118      	cbz	r0, 80140fc <_vfiprintf_r+0x18>
 80140f4:	6983      	ldr	r3, [r0, #24]
 80140f6:	b90b      	cbnz	r3, 80140fc <_vfiprintf_r+0x18>
 80140f8:	f7ff fe02 	bl	8013d00 <__sinit>
 80140fc:	4b89      	ldr	r3, [pc, #548]	; (8014324 <_vfiprintf_r+0x240>)
 80140fe:	429d      	cmp	r5, r3
 8014100:	d11b      	bne.n	801413a <_vfiprintf_r+0x56>
 8014102:	6875      	ldr	r5, [r6, #4]
 8014104:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014106:	07d9      	lsls	r1, r3, #31
 8014108:	d405      	bmi.n	8014116 <_vfiprintf_r+0x32>
 801410a:	89ab      	ldrh	r3, [r5, #12]
 801410c:	059a      	lsls	r2, r3, #22
 801410e:	d402      	bmi.n	8014116 <_vfiprintf_r+0x32>
 8014110:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014112:	f7ff fea5 	bl	8013e60 <__retarget_lock_acquire_recursive>
 8014116:	89ab      	ldrh	r3, [r5, #12]
 8014118:	071b      	lsls	r3, r3, #28
 801411a:	d501      	bpl.n	8014120 <_vfiprintf_r+0x3c>
 801411c:	692b      	ldr	r3, [r5, #16]
 801411e:	b9eb      	cbnz	r3, 801415c <_vfiprintf_r+0x78>
 8014120:	4629      	mov	r1, r5
 8014122:	4630      	mov	r0, r6
 8014124:	f7ff fc46 	bl	80139b4 <__swsetup_r>
 8014128:	b1c0      	cbz	r0, 801415c <_vfiprintf_r+0x78>
 801412a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801412c:	07dc      	lsls	r4, r3, #31
 801412e:	d50e      	bpl.n	801414e <_vfiprintf_r+0x6a>
 8014130:	f04f 30ff 	mov.w	r0, #4294967295
 8014134:	b01d      	add	sp, #116	; 0x74
 8014136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801413a:	4b7b      	ldr	r3, [pc, #492]	; (8014328 <_vfiprintf_r+0x244>)
 801413c:	429d      	cmp	r5, r3
 801413e:	d101      	bne.n	8014144 <_vfiprintf_r+0x60>
 8014140:	68b5      	ldr	r5, [r6, #8]
 8014142:	e7df      	b.n	8014104 <_vfiprintf_r+0x20>
 8014144:	4b79      	ldr	r3, [pc, #484]	; (801432c <_vfiprintf_r+0x248>)
 8014146:	429d      	cmp	r5, r3
 8014148:	bf08      	it	eq
 801414a:	68f5      	ldreq	r5, [r6, #12]
 801414c:	e7da      	b.n	8014104 <_vfiprintf_r+0x20>
 801414e:	89ab      	ldrh	r3, [r5, #12]
 8014150:	0598      	lsls	r0, r3, #22
 8014152:	d4ed      	bmi.n	8014130 <_vfiprintf_r+0x4c>
 8014154:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014156:	f7ff fe84 	bl	8013e62 <__retarget_lock_release_recursive>
 801415a:	e7e9      	b.n	8014130 <_vfiprintf_r+0x4c>
 801415c:	2300      	movs	r3, #0
 801415e:	9309      	str	r3, [sp, #36]	; 0x24
 8014160:	2320      	movs	r3, #32
 8014162:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014166:	f8cd 800c 	str.w	r8, [sp, #12]
 801416a:	2330      	movs	r3, #48	; 0x30
 801416c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014330 <_vfiprintf_r+0x24c>
 8014170:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014174:	f04f 0901 	mov.w	r9, #1
 8014178:	4623      	mov	r3, r4
 801417a:	469a      	mov	sl, r3
 801417c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014180:	b10a      	cbz	r2, 8014186 <_vfiprintf_r+0xa2>
 8014182:	2a25      	cmp	r2, #37	; 0x25
 8014184:	d1f9      	bne.n	801417a <_vfiprintf_r+0x96>
 8014186:	ebba 0b04 	subs.w	fp, sl, r4
 801418a:	d00b      	beq.n	80141a4 <_vfiprintf_r+0xc0>
 801418c:	465b      	mov	r3, fp
 801418e:	4622      	mov	r2, r4
 8014190:	4629      	mov	r1, r5
 8014192:	4630      	mov	r0, r6
 8014194:	f7ff ff93 	bl	80140be <__sfputs_r>
 8014198:	3001      	adds	r0, #1
 801419a:	f000 80aa 	beq.w	80142f2 <_vfiprintf_r+0x20e>
 801419e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80141a0:	445a      	add	r2, fp
 80141a2:	9209      	str	r2, [sp, #36]	; 0x24
 80141a4:	f89a 3000 	ldrb.w	r3, [sl]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	f000 80a2 	beq.w	80142f2 <_vfiprintf_r+0x20e>
 80141ae:	2300      	movs	r3, #0
 80141b0:	f04f 32ff 	mov.w	r2, #4294967295
 80141b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80141b8:	f10a 0a01 	add.w	sl, sl, #1
 80141bc:	9304      	str	r3, [sp, #16]
 80141be:	9307      	str	r3, [sp, #28]
 80141c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80141c4:	931a      	str	r3, [sp, #104]	; 0x68
 80141c6:	4654      	mov	r4, sl
 80141c8:	2205      	movs	r2, #5
 80141ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80141ce:	4858      	ldr	r0, [pc, #352]	; (8014330 <_vfiprintf_r+0x24c>)
 80141d0:	f7eb fffe 	bl	80001d0 <memchr>
 80141d4:	9a04      	ldr	r2, [sp, #16]
 80141d6:	b9d8      	cbnz	r0, 8014210 <_vfiprintf_r+0x12c>
 80141d8:	06d1      	lsls	r1, r2, #27
 80141da:	bf44      	itt	mi
 80141dc:	2320      	movmi	r3, #32
 80141de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80141e2:	0713      	lsls	r3, r2, #28
 80141e4:	bf44      	itt	mi
 80141e6:	232b      	movmi	r3, #43	; 0x2b
 80141e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80141ec:	f89a 3000 	ldrb.w	r3, [sl]
 80141f0:	2b2a      	cmp	r3, #42	; 0x2a
 80141f2:	d015      	beq.n	8014220 <_vfiprintf_r+0x13c>
 80141f4:	9a07      	ldr	r2, [sp, #28]
 80141f6:	4654      	mov	r4, sl
 80141f8:	2000      	movs	r0, #0
 80141fa:	f04f 0c0a 	mov.w	ip, #10
 80141fe:	4621      	mov	r1, r4
 8014200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014204:	3b30      	subs	r3, #48	; 0x30
 8014206:	2b09      	cmp	r3, #9
 8014208:	d94e      	bls.n	80142a8 <_vfiprintf_r+0x1c4>
 801420a:	b1b0      	cbz	r0, 801423a <_vfiprintf_r+0x156>
 801420c:	9207      	str	r2, [sp, #28]
 801420e:	e014      	b.n	801423a <_vfiprintf_r+0x156>
 8014210:	eba0 0308 	sub.w	r3, r0, r8
 8014214:	fa09 f303 	lsl.w	r3, r9, r3
 8014218:	4313      	orrs	r3, r2
 801421a:	9304      	str	r3, [sp, #16]
 801421c:	46a2      	mov	sl, r4
 801421e:	e7d2      	b.n	80141c6 <_vfiprintf_r+0xe2>
 8014220:	9b03      	ldr	r3, [sp, #12]
 8014222:	1d19      	adds	r1, r3, #4
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	9103      	str	r1, [sp, #12]
 8014228:	2b00      	cmp	r3, #0
 801422a:	bfbb      	ittet	lt
 801422c:	425b      	neglt	r3, r3
 801422e:	f042 0202 	orrlt.w	r2, r2, #2
 8014232:	9307      	strge	r3, [sp, #28]
 8014234:	9307      	strlt	r3, [sp, #28]
 8014236:	bfb8      	it	lt
 8014238:	9204      	strlt	r2, [sp, #16]
 801423a:	7823      	ldrb	r3, [r4, #0]
 801423c:	2b2e      	cmp	r3, #46	; 0x2e
 801423e:	d10c      	bne.n	801425a <_vfiprintf_r+0x176>
 8014240:	7863      	ldrb	r3, [r4, #1]
 8014242:	2b2a      	cmp	r3, #42	; 0x2a
 8014244:	d135      	bne.n	80142b2 <_vfiprintf_r+0x1ce>
 8014246:	9b03      	ldr	r3, [sp, #12]
 8014248:	1d1a      	adds	r2, r3, #4
 801424a:	681b      	ldr	r3, [r3, #0]
 801424c:	9203      	str	r2, [sp, #12]
 801424e:	2b00      	cmp	r3, #0
 8014250:	bfb8      	it	lt
 8014252:	f04f 33ff 	movlt.w	r3, #4294967295
 8014256:	3402      	adds	r4, #2
 8014258:	9305      	str	r3, [sp, #20]
 801425a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014340 <_vfiprintf_r+0x25c>
 801425e:	7821      	ldrb	r1, [r4, #0]
 8014260:	2203      	movs	r2, #3
 8014262:	4650      	mov	r0, sl
 8014264:	f7eb ffb4 	bl	80001d0 <memchr>
 8014268:	b140      	cbz	r0, 801427c <_vfiprintf_r+0x198>
 801426a:	2340      	movs	r3, #64	; 0x40
 801426c:	eba0 000a 	sub.w	r0, r0, sl
 8014270:	fa03 f000 	lsl.w	r0, r3, r0
 8014274:	9b04      	ldr	r3, [sp, #16]
 8014276:	4303      	orrs	r3, r0
 8014278:	3401      	adds	r4, #1
 801427a:	9304      	str	r3, [sp, #16]
 801427c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014280:	482c      	ldr	r0, [pc, #176]	; (8014334 <_vfiprintf_r+0x250>)
 8014282:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014286:	2206      	movs	r2, #6
 8014288:	f7eb ffa2 	bl	80001d0 <memchr>
 801428c:	2800      	cmp	r0, #0
 801428e:	d03f      	beq.n	8014310 <_vfiprintf_r+0x22c>
 8014290:	4b29      	ldr	r3, [pc, #164]	; (8014338 <_vfiprintf_r+0x254>)
 8014292:	bb1b      	cbnz	r3, 80142dc <_vfiprintf_r+0x1f8>
 8014294:	9b03      	ldr	r3, [sp, #12]
 8014296:	3307      	adds	r3, #7
 8014298:	f023 0307 	bic.w	r3, r3, #7
 801429c:	3308      	adds	r3, #8
 801429e:	9303      	str	r3, [sp, #12]
 80142a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80142a2:	443b      	add	r3, r7
 80142a4:	9309      	str	r3, [sp, #36]	; 0x24
 80142a6:	e767      	b.n	8014178 <_vfiprintf_r+0x94>
 80142a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80142ac:	460c      	mov	r4, r1
 80142ae:	2001      	movs	r0, #1
 80142b0:	e7a5      	b.n	80141fe <_vfiprintf_r+0x11a>
 80142b2:	2300      	movs	r3, #0
 80142b4:	3401      	adds	r4, #1
 80142b6:	9305      	str	r3, [sp, #20]
 80142b8:	4619      	mov	r1, r3
 80142ba:	f04f 0c0a 	mov.w	ip, #10
 80142be:	4620      	mov	r0, r4
 80142c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80142c4:	3a30      	subs	r2, #48	; 0x30
 80142c6:	2a09      	cmp	r2, #9
 80142c8:	d903      	bls.n	80142d2 <_vfiprintf_r+0x1ee>
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d0c5      	beq.n	801425a <_vfiprintf_r+0x176>
 80142ce:	9105      	str	r1, [sp, #20]
 80142d0:	e7c3      	b.n	801425a <_vfiprintf_r+0x176>
 80142d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80142d6:	4604      	mov	r4, r0
 80142d8:	2301      	movs	r3, #1
 80142da:	e7f0      	b.n	80142be <_vfiprintf_r+0x1da>
 80142dc:	ab03      	add	r3, sp, #12
 80142de:	9300      	str	r3, [sp, #0]
 80142e0:	462a      	mov	r2, r5
 80142e2:	4b16      	ldr	r3, [pc, #88]	; (801433c <_vfiprintf_r+0x258>)
 80142e4:	a904      	add	r1, sp, #16
 80142e6:	4630      	mov	r0, r6
 80142e8:	f3af 8000 	nop.w
 80142ec:	4607      	mov	r7, r0
 80142ee:	1c78      	adds	r0, r7, #1
 80142f0:	d1d6      	bne.n	80142a0 <_vfiprintf_r+0x1bc>
 80142f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80142f4:	07d9      	lsls	r1, r3, #31
 80142f6:	d405      	bmi.n	8014304 <_vfiprintf_r+0x220>
 80142f8:	89ab      	ldrh	r3, [r5, #12]
 80142fa:	059a      	lsls	r2, r3, #22
 80142fc:	d402      	bmi.n	8014304 <_vfiprintf_r+0x220>
 80142fe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014300:	f7ff fdaf 	bl	8013e62 <__retarget_lock_release_recursive>
 8014304:	89ab      	ldrh	r3, [r5, #12]
 8014306:	065b      	lsls	r3, r3, #25
 8014308:	f53f af12 	bmi.w	8014130 <_vfiprintf_r+0x4c>
 801430c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801430e:	e711      	b.n	8014134 <_vfiprintf_r+0x50>
 8014310:	ab03      	add	r3, sp, #12
 8014312:	9300      	str	r3, [sp, #0]
 8014314:	462a      	mov	r2, r5
 8014316:	4b09      	ldr	r3, [pc, #36]	; (801433c <_vfiprintf_r+0x258>)
 8014318:	a904      	add	r1, sp, #16
 801431a:	4630      	mov	r0, r6
 801431c:	f000 f880 	bl	8014420 <_printf_i>
 8014320:	e7e4      	b.n	80142ec <_vfiprintf_r+0x208>
 8014322:	bf00      	nop
 8014324:	0808df18 	.word	0x0808df18
 8014328:	0808df38 	.word	0x0808df38
 801432c:	0808def8 	.word	0x0808def8
 8014330:	0808df58 	.word	0x0808df58
 8014334:	0808df62 	.word	0x0808df62
 8014338:	00000000 	.word	0x00000000
 801433c:	080140bf 	.word	0x080140bf
 8014340:	0808df5e 	.word	0x0808df5e

08014344 <_printf_common>:
 8014344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014348:	4616      	mov	r6, r2
 801434a:	4699      	mov	r9, r3
 801434c:	688a      	ldr	r2, [r1, #8]
 801434e:	690b      	ldr	r3, [r1, #16]
 8014350:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014354:	4293      	cmp	r3, r2
 8014356:	bfb8      	it	lt
 8014358:	4613      	movlt	r3, r2
 801435a:	6033      	str	r3, [r6, #0]
 801435c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014360:	4607      	mov	r7, r0
 8014362:	460c      	mov	r4, r1
 8014364:	b10a      	cbz	r2, 801436a <_printf_common+0x26>
 8014366:	3301      	adds	r3, #1
 8014368:	6033      	str	r3, [r6, #0]
 801436a:	6823      	ldr	r3, [r4, #0]
 801436c:	0699      	lsls	r1, r3, #26
 801436e:	bf42      	ittt	mi
 8014370:	6833      	ldrmi	r3, [r6, #0]
 8014372:	3302      	addmi	r3, #2
 8014374:	6033      	strmi	r3, [r6, #0]
 8014376:	6825      	ldr	r5, [r4, #0]
 8014378:	f015 0506 	ands.w	r5, r5, #6
 801437c:	d106      	bne.n	801438c <_printf_common+0x48>
 801437e:	f104 0a19 	add.w	sl, r4, #25
 8014382:	68e3      	ldr	r3, [r4, #12]
 8014384:	6832      	ldr	r2, [r6, #0]
 8014386:	1a9b      	subs	r3, r3, r2
 8014388:	42ab      	cmp	r3, r5
 801438a:	dc26      	bgt.n	80143da <_printf_common+0x96>
 801438c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014390:	1e13      	subs	r3, r2, #0
 8014392:	6822      	ldr	r2, [r4, #0]
 8014394:	bf18      	it	ne
 8014396:	2301      	movne	r3, #1
 8014398:	0692      	lsls	r2, r2, #26
 801439a:	d42b      	bmi.n	80143f4 <_printf_common+0xb0>
 801439c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80143a0:	4649      	mov	r1, r9
 80143a2:	4638      	mov	r0, r7
 80143a4:	47c0      	blx	r8
 80143a6:	3001      	adds	r0, #1
 80143a8:	d01e      	beq.n	80143e8 <_printf_common+0xa4>
 80143aa:	6823      	ldr	r3, [r4, #0]
 80143ac:	68e5      	ldr	r5, [r4, #12]
 80143ae:	6832      	ldr	r2, [r6, #0]
 80143b0:	f003 0306 	and.w	r3, r3, #6
 80143b4:	2b04      	cmp	r3, #4
 80143b6:	bf08      	it	eq
 80143b8:	1aad      	subeq	r5, r5, r2
 80143ba:	68a3      	ldr	r3, [r4, #8]
 80143bc:	6922      	ldr	r2, [r4, #16]
 80143be:	bf0c      	ite	eq
 80143c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80143c4:	2500      	movne	r5, #0
 80143c6:	4293      	cmp	r3, r2
 80143c8:	bfc4      	itt	gt
 80143ca:	1a9b      	subgt	r3, r3, r2
 80143cc:	18ed      	addgt	r5, r5, r3
 80143ce:	2600      	movs	r6, #0
 80143d0:	341a      	adds	r4, #26
 80143d2:	42b5      	cmp	r5, r6
 80143d4:	d11a      	bne.n	801440c <_printf_common+0xc8>
 80143d6:	2000      	movs	r0, #0
 80143d8:	e008      	b.n	80143ec <_printf_common+0xa8>
 80143da:	2301      	movs	r3, #1
 80143dc:	4652      	mov	r2, sl
 80143de:	4649      	mov	r1, r9
 80143e0:	4638      	mov	r0, r7
 80143e2:	47c0      	blx	r8
 80143e4:	3001      	adds	r0, #1
 80143e6:	d103      	bne.n	80143f0 <_printf_common+0xac>
 80143e8:	f04f 30ff 	mov.w	r0, #4294967295
 80143ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143f0:	3501      	adds	r5, #1
 80143f2:	e7c6      	b.n	8014382 <_printf_common+0x3e>
 80143f4:	18e1      	adds	r1, r4, r3
 80143f6:	1c5a      	adds	r2, r3, #1
 80143f8:	2030      	movs	r0, #48	; 0x30
 80143fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80143fe:	4422      	add	r2, r4
 8014400:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014404:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014408:	3302      	adds	r3, #2
 801440a:	e7c7      	b.n	801439c <_printf_common+0x58>
 801440c:	2301      	movs	r3, #1
 801440e:	4622      	mov	r2, r4
 8014410:	4649      	mov	r1, r9
 8014412:	4638      	mov	r0, r7
 8014414:	47c0      	blx	r8
 8014416:	3001      	adds	r0, #1
 8014418:	d0e6      	beq.n	80143e8 <_printf_common+0xa4>
 801441a:	3601      	adds	r6, #1
 801441c:	e7d9      	b.n	80143d2 <_printf_common+0x8e>
	...

08014420 <_printf_i>:
 8014420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014424:	460c      	mov	r4, r1
 8014426:	4691      	mov	r9, r2
 8014428:	7e27      	ldrb	r7, [r4, #24]
 801442a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801442c:	2f78      	cmp	r7, #120	; 0x78
 801442e:	4680      	mov	r8, r0
 8014430:	469a      	mov	sl, r3
 8014432:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014436:	d807      	bhi.n	8014448 <_printf_i+0x28>
 8014438:	2f62      	cmp	r7, #98	; 0x62
 801443a:	d80a      	bhi.n	8014452 <_printf_i+0x32>
 801443c:	2f00      	cmp	r7, #0
 801443e:	f000 80d8 	beq.w	80145f2 <_printf_i+0x1d2>
 8014442:	2f58      	cmp	r7, #88	; 0x58
 8014444:	f000 80a3 	beq.w	801458e <_printf_i+0x16e>
 8014448:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801444c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014450:	e03a      	b.n	80144c8 <_printf_i+0xa8>
 8014452:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014456:	2b15      	cmp	r3, #21
 8014458:	d8f6      	bhi.n	8014448 <_printf_i+0x28>
 801445a:	a001      	add	r0, pc, #4	; (adr r0, 8014460 <_printf_i+0x40>)
 801445c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8014460:	080144b9 	.word	0x080144b9
 8014464:	080144cd 	.word	0x080144cd
 8014468:	08014449 	.word	0x08014449
 801446c:	08014449 	.word	0x08014449
 8014470:	08014449 	.word	0x08014449
 8014474:	08014449 	.word	0x08014449
 8014478:	080144cd 	.word	0x080144cd
 801447c:	08014449 	.word	0x08014449
 8014480:	08014449 	.word	0x08014449
 8014484:	08014449 	.word	0x08014449
 8014488:	08014449 	.word	0x08014449
 801448c:	080145d9 	.word	0x080145d9
 8014490:	080144fd 	.word	0x080144fd
 8014494:	080145bb 	.word	0x080145bb
 8014498:	08014449 	.word	0x08014449
 801449c:	08014449 	.word	0x08014449
 80144a0:	080145fb 	.word	0x080145fb
 80144a4:	08014449 	.word	0x08014449
 80144a8:	080144fd 	.word	0x080144fd
 80144ac:	08014449 	.word	0x08014449
 80144b0:	08014449 	.word	0x08014449
 80144b4:	080145c3 	.word	0x080145c3
 80144b8:	680b      	ldr	r3, [r1, #0]
 80144ba:	1d1a      	adds	r2, r3, #4
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	600a      	str	r2, [r1, #0]
 80144c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80144c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80144c8:	2301      	movs	r3, #1
 80144ca:	e0a3      	b.n	8014614 <_printf_i+0x1f4>
 80144cc:	6825      	ldr	r5, [r4, #0]
 80144ce:	6808      	ldr	r0, [r1, #0]
 80144d0:	062e      	lsls	r6, r5, #24
 80144d2:	f100 0304 	add.w	r3, r0, #4
 80144d6:	d50a      	bpl.n	80144ee <_printf_i+0xce>
 80144d8:	6805      	ldr	r5, [r0, #0]
 80144da:	600b      	str	r3, [r1, #0]
 80144dc:	2d00      	cmp	r5, #0
 80144de:	da03      	bge.n	80144e8 <_printf_i+0xc8>
 80144e0:	232d      	movs	r3, #45	; 0x2d
 80144e2:	426d      	negs	r5, r5
 80144e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80144e8:	485e      	ldr	r0, [pc, #376]	; (8014664 <_printf_i+0x244>)
 80144ea:	230a      	movs	r3, #10
 80144ec:	e019      	b.n	8014522 <_printf_i+0x102>
 80144ee:	f015 0f40 	tst.w	r5, #64	; 0x40
 80144f2:	6805      	ldr	r5, [r0, #0]
 80144f4:	600b      	str	r3, [r1, #0]
 80144f6:	bf18      	it	ne
 80144f8:	b22d      	sxthne	r5, r5
 80144fa:	e7ef      	b.n	80144dc <_printf_i+0xbc>
 80144fc:	680b      	ldr	r3, [r1, #0]
 80144fe:	6825      	ldr	r5, [r4, #0]
 8014500:	1d18      	adds	r0, r3, #4
 8014502:	6008      	str	r0, [r1, #0]
 8014504:	0628      	lsls	r0, r5, #24
 8014506:	d501      	bpl.n	801450c <_printf_i+0xec>
 8014508:	681d      	ldr	r5, [r3, #0]
 801450a:	e002      	b.n	8014512 <_printf_i+0xf2>
 801450c:	0669      	lsls	r1, r5, #25
 801450e:	d5fb      	bpl.n	8014508 <_printf_i+0xe8>
 8014510:	881d      	ldrh	r5, [r3, #0]
 8014512:	4854      	ldr	r0, [pc, #336]	; (8014664 <_printf_i+0x244>)
 8014514:	2f6f      	cmp	r7, #111	; 0x6f
 8014516:	bf0c      	ite	eq
 8014518:	2308      	moveq	r3, #8
 801451a:	230a      	movne	r3, #10
 801451c:	2100      	movs	r1, #0
 801451e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014522:	6866      	ldr	r6, [r4, #4]
 8014524:	60a6      	str	r6, [r4, #8]
 8014526:	2e00      	cmp	r6, #0
 8014528:	bfa2      	ittt	ge
 801452a:	6821      	ldrge	r1, [r4, #0]
 801452c:	f021 0104 	bicge.w	r1, r1, #4
 8014530:	6021      	strge	r1, [r4, #0]
 8014532:	b90d      	cbnz	r5, 8014538 <_printf_i+0x118>
 8014534:	2e00      	cmp	r6, #0
 8014536:	d04d      	beq.n	80145d4 <_printf_i+0x1b4>
 8014538:	4616      	mov	r6, r2
 801453a:	fbb5 f1f3 	udiv	r1, r5, r3
 801453e:	fb03 5711 	mls	r7, r3, r1, r5
 8014542:	5dc7      	ldrb	r7, [r0, r7]
 8014544:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014548:	462f      	mov	r7, r5
 801454a:	42bb      	cmp	r3, r7
 801454c:	460d      	mov	r5, r1
 801454e:	d9f4      	bls.n	801453a <_printf_i+0x11a>
 8014550:	2b08      	cmp	r3, #8
 8014552:	d10b      	bne.n	801456c <_printf_i+0x14c>
 8014554:	6823      	ldr	r3, [r4, #0]
 8014556:	07df      	lsls	r7, r3, #31
 8014558:	d508      	bpl.n	801456c <_printf_i+0x14c>
 801455a:	6923      	ldr	r3, [r4, #16]
 801455c:	6861      	ldr	r1, [r4, #4]
 801455e:	4299      	cmp	r1, r3
 8014560:	bfde      	ittt	le
 8014562:	2330      	movle	r3, #48	; 0x30
 8014564:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014568:	f106 36ff 	addle.w	r6, r6, #4294967295
 801456c:	1b92      	subs	r2, r2, r6
 801456e:	6122      	str	r2, [r4, #16]
 8014570:	f8cd a000 	str.w	sl, [sp]
 8014574:	464b      	mov	r3, r9
 8014576:	aa03      	add	r2, sp, #12
 8014578:	4621      	mov	r1, r4
 801457a:	4640      	mov	r0, r8
 801457c:	f7ff fee2 	bl	8014344 <_printf_common>
 8014580:	3001      	adds	r0, #1
 8014582:	d14c      	bne.n	801461e <_printf_i+0x1fe>
 8014584:	f04f 30ff 	mov.w	r0, #4294967295
 8014588:	b004      	add	sp, #16
 801458a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801458e:	4835      	ldr	r0, [pc, #212]	; (8014664 <_printf_i+0x244>)
 8014590:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014594:	6823      	ldr	r3, [r4, #0]
 8014596:	680e      	ldr	r6, [r1, #0]
 8014598:	061f      	lsls	r7, r3, #24
 801459a:	f856 5b04 	ldr.w	r5, [r6], #4
 801459e:	600e      	str	r6, [r1, #0]
 80145a0:	d514      	bpl.n	80145cc <_printf_i+0x1ac>
 80145a2:	07d9      	lsls	r1, r3, #31
 80145a4:	bf44      	itt	mi
 80145a6:	f043 0320 	orrmi.w	r3, r3, #32
 80145aa:	6023      	strmi	r3, [r4, #0]
 80145ac:	b91d      	cbnz	r5, 80145b6 <_printf_i+0x196>
 80145ae:	6823      	ldr	r3, [r4, #0]
 80145b0:	f023 0320 	bic.w	r3, r3, #32
 80145b4:	6023      	str	r3, [r4, #0]
 80145b6:	2310      	movs	r3, #16
 80145b8:	e7b0      	b.n	801451c <_printf_i+0xfc>
 80145ba:	6823      	ldr	r3, [r4, #0]
 80145bc:	f043 0320 	orr.w	r3, r3, #32
 80145c0:	6023      	str	r3, [r4, #0]
 80145c2:	2378      	movs	r3, #120	; 0x78
 80145c4:	4828      	ldr	r0, [pc, #160]	; (8014668 <_printf_i+0x248>)
 80145c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80145ca:	e7e3      	b.n	8014594 <_printf_i+0x174>
 80145cc:	065e      	lsls	r6, r3, #25
 80145ce:	bf48      	it	mi
 80145d0:	b2ad      	uxthmi	r5, r5
 80145d2:	e7e6      	b.n	80145a2 <_printf_i+0x182>
 80145d4:	4616      	mov	r6, r2
 80145d6:	e7bb      	b.n	8014550 <_printf_i+0x130>
 80145d8:	680b      	ldr	r3, [r1, #0]
 80145da:	6826      	ldr	r6, [r4, #0]
 80145dc:	6960      	ldr	r0, [r4, #20]
 80145de:	1d1d      	adds	r5, r3, #4
 80145e0:	600d      	str	r5, [r1, #0]
 80145e2:	0635      	lsls	r5, r6, #24
 80145e4:	681b      	ldr	r3, [r3, #0]
 80145e6:	d501      	bpl.n	80145ec <_printf_i+0x1cc>
 80145e8:	6018      	str	r0, [r3, #0]
 80145ea:	e002      	b.n	80145f2 <_printf_i+0x1d2>
 80145ec:	0671      	lsls	r1, r6, #25
 80145ee:	d5fb      	bpl.n	80145e8 <_printf_i+0x1c8>
 80145f0:	8018      	strh	r0, [r3, #0]
 80145f2:	2300      	movs	r3, #0
 80145f4:	6123      	str	r3, [r4, #16]
 80145f6:	4616      	mov	r6, r2
 80145f8:	e7ba      	b.n	8014570 <_printf_i+0x150>
 80145fa:	680b      	ldr	r3, [r1, #0]
 80145fc:	1d1a      	adds	r2, r3, #4
 80145fe:	600a      	str	r2, [r1, #0]
 8014600:	681e      	ldr	r6, [r3, #0]
 8014602:	6862      	ldr	r2, [r4, #4]
 8014604:	2100      	movs	r1, #0
 8014606:	4630      	mov	r0, r6
 8014608:	f7eb fde2 	bl	80001d0 <memchr>
 801460c:	b108      	cbz	r0, 8014612 <_printf_i+0x1f2>
 801460e:	1b80      	subs	r0, r0, r6
 8014610:	6060      	str	r0, [r4, #4]
 8014612:	6863      	ldr	r3, [r4, #4]
 8014614:	6123      	str	r3, [r4, #16]
 8014616:	2300      	movs	r3, #0
 8014618:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801461c:	e7a8      	b.n	8014570 <_printf_i+0x150>
 801461e:	6923      	ldr	r3, [r4, #16]
 8014620:	4632      	mov	r2, r6
 8014622:	4649      	mov	r1, r9
 8014624:	4640      	mov	r0, r8
 8014626:	47d0      	blx	sl
 8014628:	3001      	adds	r0, #1
 801462a:	d0ab      	beq.n	8014584 <_printf_i+0x164>
 801462c:	6823      	ldr	r3, [r4, #0]
 801462e:	079b      	lsls	r3, r3, #30
 8014630:	d413      	bmi.n	801465a <_printf_i+0x23a>
 8014632:	68e0      	ldr	r0, [r4, #12]
 8014634:	9b03      	ldr	r3, [sp, #12]
 8014636:	4298      	cmp	r0, r3
 8014638:	bfb8      	it	lt
 801463a:	4618      	movlt	r0, r3
 801463c:	e7a4      	b.n	8014588 <_printf_i+0x168>
 801463e:	2301      	movs	r3, #1
 8014640:	4632      	mov	r2, r6
 8014642:	4649      	mov	r1, r9
 8014644:	4640      	mov	r0, r8
 8014646:	47d0      	blx	sl
 8014648:	3001      	adds	r0, #1
 801464a:	d09b      	beq.n	8014584 <_printf_i+0x164>
 801464c:	3501      	adds	r5, #1
 801464e:	68e3      	ldr	r3, [r4, #12]
 8014650:	9903      	ldr	r1, [sp, #12]
 8014652:	1a5b      	subs	r3, r3, r1
 8014654:	42ab      	cmp	r3, r5
 8014656:	dcf2      	bgt.n	801463e <_printf_i+0x21e>
 8014658:	e7eb      	b.n	8014632 <_printf_i+0x212>
 801465a:	2500      	movs	r5, #0
 801465c:	f104 0619 	add.w	r6, r4, #25
 8014660:	e7f5      	b.n	801464e <_printf_i+0x22e>
 8014662:	bf00      	nop
 8014664:	0808df69 	.word	0x0808df69
 8014668:	0808df7a 	.word	0x0808df7a

0801466c <_sbrk_r>:
 801466c:	b538      	push	{r3, r4, r5, lr}
 801466e:	4d06      	ldr	r5, [pc, #24]	; (8014688 <_sbrk_r+0x1c>)
 8014670:	2300      	movs	r3, #0
 8014672:	4604      	mov	r4, r0
 8014674:	4608      	mov	r0, r1
 8014676:	602b      	str	r3, [r5, #0]
 8014678:	f7ed fd4c 	bl	8002114 <_sbrk>
 801467c:	1c43      	adds	r3, r0, #1
 801467e:	d102      	bne.n	8014686 <_sbrk_r+0x1a>
 8014680:	682b      	ldr	r3, [r5, #0]
 8014682:	b103      	cbz	r3, 8014686 <_sbrk_r+0x1a>
 8014684:	6023      	str	r3, [r4, #0]
 8014686:	bd38      	pop	{r3, r4, r5, pc}
 8014688:	2001d0b8 	.word	0x2001d0b8

0801468c <__sread>:
 801468c:	b510      	push	{r4, lr}
 801468e:	460c      	mov	r4, r1
 8014690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014694:	f000 f8a8 	bl	80147e8 <_read_r>
 8014698:	2800      	cmp	r0, #0
 801469a:	bfab      	itete	ge
 801469c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801469e:	89a3      	ldrhlt	r3, [r4, #12]
 80146a0:	181b      	addge	r3, r3, r0
 80146a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80146a6:	bfac      	ite	ge
 80146a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80146aa:	81a3      	strhlt	r3, [r4, #12]
 80146ac:	bd10      	pop	{r4, pc}

080146ae <__swrite>:
 80146ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146b2:	461f      	mov	r7, r3
 80146b4:	898b      	ldrh	r3, [r1, #12]
 80146b6:	05db      	lsls	r3, r3, #23
 80146b8:	4605      	mov	r5, r0
 80146ba:	460c      	mov	r4, r1
 80146bc:	4616      	mov	r6, r2
 80146be:	d505      	bpl.n	80146cc <__swrite+0x1e>
 80146c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80146c4:	2302      	movs	r3, #2
 80146c6:	2200      	movs	r2, #0
 80146c8:	f000 f870 	bl	80147ac <_lseek_r>
 80146cc:	89a3      	ldrh	r3, [r4, #12]
 80146ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80146d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80146d6:	81a3      	strh	r3, [r4, #12]
 80146d8:	4632      	mov	r2, r6
 80146da:	463b      	mov	r3, r7
 80146dc:	4628      	mov	r0, r5
 80146de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80146e2:	f000 b817 	b.w	8014714 <_write_r>

080146e6 <__sseek>:
 80146e6:	b510      	push	{r4, lr}
 80146e8:	460c      	mov	r4, r1
 80146ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80146ee:	f000 f85d 	bl	80147ac <_lseek_r>
 80146f2:	1c43      	adds	r3, r0, #1
 80146f4:	89a3      	ldrh	r3, [r4, #12]
 80146f6:	bf15      	itete	ne
 80146f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80146fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80146fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014702:	81a3      	strheq	r3, [r4, #12]
 8014704:	bf18      	it	ne
 8014706:	81a3      	strhne	r3, [r4, #12]
 8014708:	bd10      	pop	{r4, pc}

0801470a <__sclose>:
 801470a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801470e:	f000 b81b 	b.w	8014748 <_close_r>
	...

08014714 <_write_r>:
 8014714:	b538      	push	{r3, r4, r5, lr}
 8014716:	4d07      	ldr	r5, [pc, #28]	; (8014734 <_write_r+0x20>)
 8014718:	4604      	mov	r4, r0
 801471a:	4608      	mov	r0, r1
 801471c:	4611      	mov	r1, r2
 801471e:	2200      	movs	r2, #0
 8014720:	602a      	str	r2, [r5, #0]
 8014722:	461a      	mov	r2, r3
 8014724:	f7ed fca5 	bl	8002072 <_write>
 8014728:	1c43      	adds	r3, r0, #1
 801472a:	d102      	bne.n	8014732 <_write_r+0x1e>
 801472c:	682b      	ldr	r3, [r5, #0]
 801472e:	b103      	cbz	r3, 8014732 <_write_r+0x1e>
 8014730:	6023      	str	r3, [r4, #0]
 8014732:	bd38      	pop	{r3, r4, r5, pc}
 8014734:	2001d0b8 	.word	0x2001d0b8

08014738 <abort>:
 8014738:	b508      	push	{r3, lr}
 801473a:	2006      	movs	r0, #6
 801473c:	f000 f88e 	bl	801485c <raise>
 8014740:	2001      	movs	r0, #1
 8014742:	f7ed fc6f 	bl	8002024 <_exit>
	...

08014748 <_close_r>:
 8014748:	b538      	push	{r3, r4, r5, lr}
 801474a:	4d06      	ldr	r5, [pc, #24]	; (8014764 <_close_r+0x1c>)
 801474c:	2300      	movs	r3, #0
 801474e:	4604      	mov	r4, r0
 8014750:	4608      	mov	r0, r1
 8014752:	602b      	str	r3, [r5, #0]
 8014754:	f7ed fca9 	bl	80020aa <_close>
 8014758:	1c43      	adds	r3, r0, #1
 801475a:	d102      	bne.n	8014762 <_close_r+0x1a>
 801475c:	682b      	ldr	r3, [r5, #0]
 801475e:	b103      	cbz	r3, 8014762 <_close_r+0x1a>
 8014760:	6023      	str	r3, [r4, #0]
 8014762:	bd38      	pop	{r3, r4, r5, pc}
 8014764:	2001d0b8 	.word	0x2001d0b8

08014768 <_fstat_r>:
 8014768:	b538      	push	{r3, r4, r5, lr}
 801476a:	4d07      	ldr	r5, [pc, #28]	; (8014788 <_fstat_r+0x20>)
 801476c:	2300      	movs	r3, #0
 801476e:	4604      	mov	r4, r0
 8014770:	4608      	mov	r0, r1
 8014772:	4611      	mov	r1, r2
 8014774:	602b      	str	r3, [r5, #0]
 8014776:	f7ed fca4 	bl	80020c2 <_fstat>
 801477a:	1c43      	adds	r3, r0, #1
 801477c:	d102      	bne.n	8014784 <_fstat_r+0x1c>
 801477e:	682b      	ldr	r3, [r5, #0]
 8014780:	b103      	cbz	r3, 8014784 <_fstat_r+0x1c>
 8014782:	6023      	str	r3, [r4, #0]
 8014784:	bd38      	pop	{r3, r4, r5, pc}
 8014786:	bf00      	nop
 8014788:	2001d0b8 	.word	0x2001d0b8

0801478c <_isatty_r>:
 801478c:	b538      	push	{r3, r4, r5, lr}
 801478e:	4d06      	ldr	r5, [pc, #24]	; (80147a8 <_isatty_r+0x1c>)
 8014790:	2300      	movs	r3, #0
 8014792:	4604      	mov	r4, r0
 8014794:	4608      	mov	r0, r1
 8014796:	602b      	str	r3, [r5, #0]
 8014798:	f7ed fca3 	bl	80020e2 <_isatty>
 801479c:	1c43      	adds	r3, r0, #1
 801479e:	d102      	bne.n	80147a6 <_isatty_r+0x1a>
 80147a0:	682b      	ldr	r3, [r5, #0]
 80147a2:	b103      	cbz	r3, 80147a6 <_isatty_r+0x1a>
 80147a4:	6023      	str	r3, [r4, #0]
 80147a6:	bd38      	pop	{r3, r4, r5, pc}
 80147a8:	2001d0b8 	.word	0x2001d0b8

080147ac <_lseek_r>:
 80147ac:	b538      	push	{r3, r4, r5, lr}
 80147ae:	4d07      	ldr	r5, [pc, #28]	; (80147cc <_lseek_r+0x20>)
 80147b0:	4604      	mov	r4, r0
 80147b2:	4608      	mov	r0, r1
 80147b4:	4611      	mov	r1, r2
 80147b6:	2200      	movs	r2, #0
 80147b8:	602a      	str	r2, [r5, #0]
 80147ba:	461a      	mov	r2, r3
 80147bc:	f7ed fc9c 	bl	80020f8 <_lseek>
 80147c0:	1c43      	adds	r3, r0, #1
 80147c2:	d102      	bne.n	80147ca <_lseek_r+0x1e>
 80147c4:	682b      	ldr	r3, [r5, #0]
 80147c6:	b103      	cbz	r3, 80147ca <_lseek_r+0x1e>
 80147c8:	6023      	str	r3, [r4, #0]
 80147ca:	bd38      	pop	{r3, r4, r5, pc}
 80147cc:	2001d0b8 	.word	0x2001d0b8

080147d0 <__malloc_lock>:
 80147d0:	4801      	ldr	r0, [pc, #4]	; (80147d8 <__malloc_lock+0x8>)
 80147d2:	f7ff bb45 	b.w	8013e60 <__retarget_lock_acquire_recursive>
 80147d6:	bf00      	nop
 80147d8:	2001d0c0 	.word	0x2001d0c0

080147dc <__malloc_unlock>:
 80147dc:	4801      	ldr	r0, [pc, #4]	; (80147e4 <__malloc_unlock+0x8>)
 80147de:	f7ff bb40 	b.w	8013e62 <__retarget_lock_release_recursive>
 80147e2:	bf00      	nop
 80147e4:	2001d0c0 	.word	0x2001d0c0

080147e8 <_read_r>:
 80147e8:	b538      	push	{r3, r4, r5, lr}
 80147ea:	4d07      	ldr	r5, [pc, #28]	; (8014808 <_read_r+0x20>)
 80147ec:	4604      	mov	r4, r0
 80147ee:	4608      	mov	r0, r1
 80147f0:	4611      	mov	r1, r2
 80147f2:	2200      	movs	r2, #0
 80147f4:	602a      	str	r2, [r5, #0]
 80147f6:	461a      	mov	r2, r3
 80147f8:	f7ed fc1e 	bl	8002038 <_read>
 80147fc:	1c43      	adds	r3, r0, #1
 80147fe:	d102      	bne.n	8014806 <_read_r+0x1e>
 8014800:	682b      	ldr	r3, [r5, #0]
 8014802:	b103      	cbz	r3, 8014806 <_read_r+0x1e>
 8014804:	6023      	str	r3, [r4, #0]
 8014806:	bd38      	pop	{r3, r4, r5, pc}
 8014808:	2001d0b8 	.word	0x2001d0b8

0801480c <_raise_r>:
 801480c:	291f      	cmp	r1, #31
 801480e:	b538      	push	{r3, r4, r5, lr}
 8014810:	4604      	mov	r4, r0
 8014812:	460d      	mov	r5, r1
 8014814:	d904      	bls.n	8014820 <_raise_r+0x14>
 8014816:	2316      	movs	r3, #22
 8014818:	6003      	str	r3, [r0, #0]
 801481a:	f04f 30ff 	mov.w	r0, #4294967295
 801481e:	bd38      	pop	{r3, r4, r5, pc}
 8014820:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014822:	b112      	cbz	r2, 801482a <_raise_r+0x1e>
 8014824:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014828:	b94b      	cbnz	r3, 801483e <_raise_r+0x32>
 801482a:	4620      	mov	r0, r4
 801482c:	f000 f830 	bl	8014890 <_getpid_r>
 8014830:	462a      	mov	r2, r5
 8014832:	4601      	mov	r1, r0
 8014834:	4620      	mov	r0, r4
 8014836:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801483a:	f000 b817 	b.w	801486c <_kill_r>
 801483e:	2b01      	cmp	r3, #1
 8014840:	d00a      	beq.n	8014858 <_raise_r+0x4c>
 8014842:	1c59      	adds	r1, r3, #1
 8014844:	d103      	bne.n	801484e <_raise_r+0x42>
 8014846:	2316      	movs	r3, #22
 8014848:	6003      	str	r3, [r0, #0]
 801484a:	2001      	movs	r0, #1
 801484c:	e7e7      	b.n	801481e <_raise_r+0x12>
 801484e:	2400      	movs	r4, #0
 8014850:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014854:	4628      	mov	r0, r5
 8014856:	4798      	blx	r3
 8014858:	2000      	movs	r0, #0
 801485a:	e7e0      	b.n	801481e <_raise_r+0x12>

0801485c <raise>:
 801485c:	4b02      	ldr	r3, [pc, #8]	; (8014868 <raise+0xc>)
 801485e:	4601      	mov	r1, r0
 8014860:	6818      	ldr	r0, [r3, #0]
 8014862:	f7ff bfd3 	b.w	801480c <_raise_r>
 8014866:	bf00      	nop
 8014868:	20000090 	.word	0x20000090

0801486c <_kill_r>:
 801486c:	b538      	push	{r3, r4, r5, lr}
 801486e:	4d07      	ldr	r5, [pc, #28]	; (801488c <_kill_r+0x20>)
 8014870:	2300      	movs	r3, #0
 8014872:	4604      	mov	r4, r0
 8014874:	4608      	mov	r0, r1
 8014876:	4611      	mov	r1, r2
 8014878:	602b      	str	r3, [r5, #0]
 801487a:	f7ed fbc1 	bl	8002000 <_kill>
 801487e:	1c43      	adds	r3, r0, #1
 8014880:	d102      	bne.n	8014888 <_kill_r+0x1c>
 8014882:	682b      	ldr	r3, [r5, #0]
 8014884:	b103      	cbz	r3, 8014888 <_kill_r+0x1c>
 8014886:	6023      	str	r3, [r4, #0]
 8014888:	bd38      	pop	{r3, r4, r5, pc}
 801488a:	bf00      	nop
 801488c:	2001d0b8 	.word	0x2001d0b8

08014890 <_getpid_r>:
 8014890:	f7ed bbae 	b.w	8001ff0 <_getpid>

08014894 <_init>:
 8014894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014896:	bf00      	nop
 8014898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801489a:	bc08      	pop	{r3}
 801489c:	469e      	mov	lr, r3
 801489e:	4770      	bx	lr

080148a0 <_fini>:
 80148a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148a2:	bf00      	nop
 80148a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80148a6:	bc08      	pop	{r3}
 80148a8:	469e      	mov	lr, r3
 80148aa:	4770      	bx	lr
