// Seed: 367056495
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_7;
  logic id_8;
  always @(id_7 or posedge 1) begin
    id_8 = id_4;
  end
endmodule
