#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x171daf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x171dc80 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x170c9e0 .functor NOT 1, L_0x1758030, C4<0>, C4<0>, C4<0>;
L_0x1757d90 .functor XOR 4, L_0x1757c30, L_0x1757cf0, C4<0000>, C4<0000>;
L_0x1757f20 .functor XOR 4, L_0x1757d90, L_0x1757e50, C4<0000>, C4<0000>;
v0x1753b30_0 .net *"_ivl_10", 3 0, L_0x1757e50;  1 drivers
v0x1753c30_0 .net *"_ivl_12", 3 0, L_0x1757f20;  1 drivers
v0x1753d10_0 .net *"_ivl_2", 3 0, L_0x1757b90;  1 drivers
v0x1753dd0_0 .net *"_ivl_4", 3 0, L_0x1757c30;  1 drivers
v0x1753eb0_0 .net *"_ivl_6", 3 0, L_0x1757cf0;  1 drivers
v0x1753fe0_0 .net *"_ivl_8", 3 0, L_0x1757d90;  1 drivers
v0x17540c0_0 .net "c", 0 0, v0x1750bb0_0;  1 drivers
v0x1754160_0 .var "clk", 0 0;
v0x1754200_0 .net "d", 0 0, v0x1750cf0_0;  1 drivers
v0x17542a0_0 .net "mux_in_dut", 3 0, L_0x1755bf0;  1 drivers
v0x1754340_0 .net "mux_in_ref", 3 0, L_0x1754a20;  1 drivers
v0x17543e0_0 .var/2u "stats1", 159 0;
v0x17544a0_0 .var/2u "strobe", 0 0;
v0x1754560_0 .net "tb_match", 0 0, L_0x1758030;  1 drivers
v0x1754620_0 .net "tb_mismatch", 0 0, L_0x170c9e0;  1 drivers
v0x17546e0_0 .net "wavedrom_enable", 0 0, v0x1750d90_0;  1 drivers
v0x17547b0_0 .net "wavedrom_title", 511 0, v0x1750e30_0;  1 drivers
L_0x1757b90 .concat [ 4 0 0 0], L_0x1754a20;
L_0x1757c30 .concat [ 4 0 0 0], L_0x1754a20;
L_0x1757cf0 .concat [ 4 0 0 0], L_0x1755bf0;
L_0x1757e50 .concat [ 4 0 0 0], L_0x1754a20;
L_0x1758030 .cmp/eeq 4, L_0x1757b90, L_0x1757f20;
S_0x17220d0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x171dc80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x170cce0 .functor OR 1, v0x1750bb0_0, v0x1750cf0_0, C4<0>, C4<0>;
L_0x170d020 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1722b60 .functor AND 1, v0x1750bb0_0, v0x1750cf0_0, C4<1>, C4<1>;
v0x172d170_0 .net *"_ivl_10", 0 0, L_0x170d020;  1 drivers
v0x172d210_0 .net *"_ivl_15", 0 0, L_0x1722b60;  1 drivers
v0x170c7a0_0 .net *"_ivl_2", 0 0, L_0x170cce0;  1 drivers
L_0x7f9a1c3b9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x170cab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f9a1c3b9018;  1 drivers
v0x170cdf0_0 .net "c", 0 0, v0x1750bb0_0;  alias, 1 drivers
v0x170d130_0 .net "d", 0 0, v0x1750cf0_0;  alias, 1 drivers
v0x1750260_0 .net "mux_in", 3 0, L_0x1754a20;  alias, 1 drivers
L_0x1754a20 .concat8 [ 1 1 1 1], L_0x170cce0, L_0x7f9a1c3b9018, L_0x170d020, L_0x1722b60;
S_0x17503c0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x171dc80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1750bb0_0 .var "c", 0 0;
v0x1750c50_0 .net "clk", 0 0, v0x1754160_0;  1 drivers
v0x1750cf0_0 .var "d", 0 0;
v0x1750d90_0 .var "wavedrom_enable", 0 0;
v0x1750e30_0 .var "wavedrom_title", 511 0;
E_0x171c6d0/0 .event negedge, v0x1750c50_0;
E_0x171c6d0/1 .event posedge, v0x1750c50_0;
E_0x171c6d0 .event/or E_0x171c6d0/0, E_0x171c6d0/1;
E_0x171c940 .event negedge, v0x1750c50_0;
E_0x171cce0 .event posedge, v0x1750c50_0;
S_0x17506b0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x17503c0;
 .timescale -12 -12;
v0x17508b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17509b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x17503c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1750fe0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x171dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x172cf70 .functor AND 1, v0x1750bb0_0, v0x1750cf0_0, C4<1>, C4<1>;
L_0x1754bb0 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1754d50 .functor AND 1, v0x1750bb0_0, L_0x1754bb0, C4<1>, C4<1>;
L_0x1754e10 .functor OR 1, L_0x172cf70, L_0x1754d50, C4<0>, C4<0>;
L_0x1754f50 .functor NOT 1, v0x1750bb0_0, C4<0>, C4<0>, C4<0>;
L_0x17550d0 .functor AND 1, L_0x1754f50, v0x1750cf0_0, C4<1>, C4<1>;
L_0x17551d0 .functor OR 1, L_0x1754e10, L_0x17550d0, C4<0>, C4<0>;
L_0x17552e0 .functor NOT 1, v0x1750bb0_0, C4<0>, C4<0>, C4<0>;
L_0x17553a0 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1755410 .functor AND 1, L_0x17552e0, L_0x17553a0, C4<1>, C4<1>;
L_0x1755580 .functor OR 1, L_0x17551d0, L_0x1755410, C4<0>, C4<0>;
L_0x1755640 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1755720 .functor AND 1, v0x1750bb0_0, L_0x1755640, C4<1>, C4<1>;
L_0x17557e0 .functor NOT 1, v0x1750bb0_0, C4<0>, C4<0>, C4<0>;
L_0x17556b0 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x17558d0 .functor AND 1, L_0x17557e0, L_0x17556b0, C4<1>, C4<1>;
L_0x1755a70 .functor OR 1, L_0x1755720, L_0x17558d0, C4<0>, C4<0>;
L_0x1755b80 .functor AND 1, v0x1750bb0_0, v0x1750cf0_0, C4<1>, C4<1>;
L_0x1755c90 .functor NOT 1, v0x1750bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1755d00 .functor AND 1, L_0x1755c90, v0x1750cf0_0, C4<1>, C4<1>;
L_0x1755e70 .functor OR 1, L_0x1755b80, L_0x1755d00, C4<0>, C4<0>;
L_0x1755f80 .functor NOT 1, v0x1750bb0_0, C4<0>, C4<0>, C4<0>;
L_0x17560b0 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1756120 .functor AND 1, L_0x1755f80, L_0x17560b0, C4<1>, C4<1>;
L_0x1756330 .functor OR 1, L_0x1755e70, L_0x1756120, C4<0>, C4<0>;
L_0x1756580 .functor AND 1, v0x1750bb0_0, v0x1750cf0_0, C4<1>, C4<1>;
L_0x17568e0 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1756950 .functor AND 1, v0x1750bb0_0, L_0x17568e0, C4<1>, C4<1>;
L_0x1756d10 .functor OR 1, L_0x1756580, L_0x1756950, C4<0>, C4<0>;
L_0x1756e20 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1756f90 .functor AND 1, v0x1750bb0_0, L_0x1756e20, C4<1>, C4<1>;
L_0x1757050 .functor OR 1, L_0x1756d10, L_0x1756f90, C4<0>, C4<0>;
L_0x1757270 .functor NOT 1, v0x1750bb0_0, C4<0>, C4<0>, C4<0>;
L_0x17572e0 .functor AND 1, L_0x1757270, v0x1750cf0_0, C4<1>, C4<1>;
L_0x17574c0 .functor OR 1, L_0x1757050, L_0x17572e0, C4<0>, C4<0>;
L_0x17575d0 .functor NOT 1, v0x1750bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1757770 .functor NOT 1, v0x1750cf0_0, C4<0>, C4<0>, C4<0>;
L_0x17577e0 .functor AND 1, L_0x17575d0, L_0x1757770, C4<1>, C4<1>;
L_0x1757a30 .functor OR 1, L_0x17574c0, L_0x17577e0, C4<0>, C4<0>;
v0x17511c0_0 .net *"_ivl_10", 0 0, L_0x1754f50;  1 drivers
v0x17512c0_0 .net *"_ivl_12", 0 0, L_0x17550d0;  1 drivers
v0x17513a0_0 .net *"_ivl_14", 0 0, L_0x17551d0;  1 drivers
v0x1751460_0 .net *"_ivl_16", 0 0, L_0x17552e0;  1 drivers
v0x1751540_0 .net *"_ivl_18", 0 0, L_0x17553a0;  1 drivers
v0x1751670_0 .net *"_ivl_2", 0 0, L_0x172cf70;  1 drivers
v0x1751750_0 .net *"_ivl_20", 0 0, L_0x1755410;  1 drivers
v0x1751830_0 .net *"_ivl_22", 0 0, L_0x1755580;  1 drivers
v0x1751910_0 .net *"_ivl_26", 0 0, L_0x1755640;  1 drivers
v0x17519f0_0 .net *"_ivl_28", 0 0, L_0x1755720;  1 drivers
v0x1751ad0_0 .net *"_ivl_30", 0 0, L_0x17557e0;  1 drivers
v0x1751bb0_0 .net *"_ivl_32", 0 0, L_0x17556b0;  1 drivers
v0x1751c90_0 .net *"_ivl_34", 0 0, L_0x17558d0;  1 drivers
v0x1751d70_0 .net *"_ivl_36", 0 0, L_0x1755a70;  1 drivers
v0x1751e50_0 .net *"_ivl_4", 0 0, L_0x1754bb0;  1 drivers
v0x1751f30_0 .net *"_ivl_40", 0 0, L_0x1755b80;  1 drivers
v0x1752010_0 .net *"_ivl_42", 0 0, L_0x1755c90;  1 drivers
v0x17520f0_0 .net *"_ivl_44", 0 0, L_0x1755d00;  1 drivers
v0x17521d0_0 .net *"_ivl_46", 0 0, L_0x1755e70;  1 drivers
v0x17522b0_0 .net *"_ivl_48", 0 0, L_0x1755f80;  1 drivers
v0x1752390_0 .net *"_ivl_50", 0 0, L_0x17560b0;  1 drivers
v0x1752470_0 .net *"_ivl_52", 0 0, L_0x1756120;  1 drivers
v0x1752550_0 .net *"_ivl_54", 0 0, L_0x1756330;  1 drivers
v0x1752630_0 .net *"_ivl_59", 0 0, L_0x1756580;  1 drivers
v0x1752710_0 .net *"_ivl_6", 0 0, L_0x1754d50;  1 drivers
v0x17527f0_0 .net *"_ivl_61", 0 0, L_0x17568e0;  1 drivers
v0x17528d0_0 .net *"_ivl_63", 0 0, L_0x1756950;  1 drivers
v0x17529b0_0 .net *"_ivl_65", 0 0, L_0x1756d10;  1 drivers
v0x1752a90_0 .net *"_ivl_67", 0 0, L_0x1756e20;  1 drivers
v0x1752b70_0 .net *"_ivl_69", 0 0, L_0x1756f90;  1 drivers
v0x1752c50_0 .net *"_ivl_71", 0 0, L_0x1757050;  1 drivers
v0x1752d30_0 .net *"_ivl_73", 0 0, L_0x1757270;  1 drivers
v0x1752e10_0 .net *"_ivl_75", 0 0, L_0x17572e0;  1 drivers
v0x1753100_0 .net *"_ivl_77", 0 0, L_0x17574c0;  1 drivers
v0x17531e0_0 .net *"_ivl_79", 0 0, L_0x17575d0;  1 drivers
v0x17532c0_0 .net *"_ivl_8", 0 0, L_0x1754e10;  1 drivers
v0x17533a0_0 .net *"_ivl_81", 0 0, L_0x1757770;  1 drivers
v0x1753480_0 .net *"_ivl_83", 0 0, L_0x17577e0;  1 drivers
v0x1753560_0 .net *"_ivl_85", 0 0, L_0x1757a30;  1 drivers
v0x1753640_0 .net "c", 0 0, v0x1750bb0_0;  alias, 1 drivers
v0x17536e0_0 .net "d", 0 0, v0x1750cf0_0;  alias, 1 drivers
v0x17537d0_0 .net "mux_in", 3 0, L_0x1755bf0;  alias, 1 drivers
L_0x1755bf0 .concat8 [ 1 1 1 1], L_0x1755580, L_0x1755a70, L_0x1756330, L_0x1757a30;
S_0x1753930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x171dc80;
 .timescale -12 -12;
E_0x17069f0 .event anyedge, v0x17544a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17544a0_0;
    %nor/r;
    %assign/vec4 v0x17544a0_0, 0;
    %wait E_0x17069f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17503c0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1750cf0_0, 0;
    %assign/vec4 v0x1750bb0_0, 0;
    %wait E_0x171c940;
    %wait E_0x171cce0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1750cf0_0, 0;
    %assign/vec4 v0x1750bb0_0, 0;
    %wait E_0x171cce0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1750cf0_0, 0;
    %assign/vec4 v0x1750bb0_0, 0;
    %wait E_0x171cce0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1750cf0_0, 0;
    %assign/vec4 v0x1750bb0_0, 0;
    %wait E_0x171cce0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1750cf0_0, 0;
    %assign/vec4 v0x1750bb0_0, 0;
    %wait E_0x171c940;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17509b0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x171c6d0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1750cf0_0, 0;
    %assign/vec4 v0x1750bb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x171dc80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17544a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x171dc80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1754160_0;
    %inv;
    %store/vec4 v0x1754160_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x171dc80;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1750c50_0, v0x1754620_0, v0x17540c0_0, v0x1754200_0, v0x1754340_0, v0x17542a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x171dc80;
T_7 ;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x171dc80;
T_8 ;
    %wait E_0x171c6d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17543e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17543e0_0, 4, 32;
    %load/vec4 v0x1754560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17543e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17543e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17543e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1754340_0;
    %load/vec4 v0x1754340_0;
    %load/vec4 v0x17542a0_0;
    %xor;
    %load/vec4 v0x1754340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17543e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17543e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17543e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2014_q3/iter0/response0/top_module.sv";
