<?xml version="1.0" encoding="UTF-8"?>
<com.sigasi.hdt.shared.librarymapping.model:LibraryMappings xmlns:com.sigasi.hdt.shared.librarymapping.model="com.sigasi.hdt.vhdl.scoping.librarymapping" Version="2">
  <Mappings Location="Common Libraries/IEEE" Library="ieee"/>
  <Mappings Location="Common Libraries/IEEE Synopsys" Library="ieee"/>
  <Mappings Location="CheckMask" Library="not mapped"/>
  <Mappings Location="Common Libraries" Library="not mapped"/>
  <Mappings Location="LUT" Library="not mapped"/>
  <Mappings Location="ProjectOutputs" Library="not mapped"/>
  <Mappings Location="ROM" Library="not mapped"/>
  <Mappings Location="Switch_debounce" Library="not mapped"/>
  <Mappings Location="check_mask.vhd" Library="not mapped"/>
  <Mappings Location="clear_shift.vhd" Library="not mapped"/>
  <Mappings Location="controller.vhd" Library="not mapped"/>
  <Mappings Location="debounce.vhd" Library="not mapped"/>
  <Mappings Location="depiece.vhd" Library="not mapped"/>
  <Mappings Location="draw_erase_piece" Library="not mapped"/>
  <Mappings Location="draw_score.vhd" Library="not mapped"/>
  <Mappings Location="master" Library="not mapped"/>
  <Mappings Location="next_piece_generator" Library="not mapped"/>
  <Mappings Location="npgen.vhd" Library="not mapped"/>
  <Mappings Location="piece_lut.vhd" Library="not mapped"/>
  <Mappings Location="ram" Library="not mapped"/>
  <Mappings Location="rom.vhd" Library="not mapped"/>
  <Mappings Location="score.vhd" Library="not mapped"/>
  <Mappings Location="timer.vhd" Library="not mapped"/>
  <Mappings Location="vga" Library="not mapped"/>
  <Mappings Location="vga.vhd" Library="not mapped"/>
  <Mappings Location="Common Libraries/STD" Library="std"/>
  <Mappings Location="" Library="work"/>
  <Mappings Location="master/VHDL/bit4-bit4_behav.vhd" Library="work"/>
  <Mappings Location="master/VHDL/bit4.vhd" Library="work"/>
  <Mappings Location="master/VHDL/bit4_tb.vhd" Library="work"/>
  <Mappings Location="master/VHDL/controller-controller_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/controller.vhd" Library="work"/>
  <Mappings Location="master/VHDL/controller_tb-controller_tb_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/controller_tb.vhd" Library="work"/>
  <Mappings Location="master/VHDL/dec8.vhd" Library="work"/>
  <Mappings Location="master/VHDL/dec8_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/demux4_inv.vhd" Library="work"/>
  <Mappings Location="master/VHDL/demux4_inv_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/demux5.vhd" Library="work"/>
  <Mappings Location="master/VHDL/demux5_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/demux8_inv.vhd" Library="work"/>
  <Mappings Location="master/VHDL/demux8_inv_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/depiece_simple-depiece_simple_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/depiece_simple.vhd" Library="work"/>
  <Mappings Location="master/VHDL/interface.vhd" Library="work"/>
  <Mappings Location="master/VHDL/interface_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/interface_tb.vhd" Library="work"/>
  <Mappings Location="master/VHDL/mux5.vhd" Library="work"/>
  <Mappings Location="master/VHDL/mux5_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/params.vhd" Library="work"/>
  <Mappings Location="master/VHDL/sim.vhd" Library="work"/>
  <Mappings Location="master/VHDL/tower.vhd" Library="work"/>
  <Mappings Location="master/VHDL/tower_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/tower_tb.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_counter.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_counter_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_field_check.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_field_check_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_field_trans.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_field_trans_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_field_trans_reset.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_field_trans_reset_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_np_check.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_np_check_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_np_trans.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_np_trans_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_np_trans_reset.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_np_trans_reset_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_read.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_read_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_score_check.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_score_check_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_score_trans.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_score_trans_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_sync.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_sync_arch.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_tb.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_triggers.vhd" Library="work"/>
  <Mappings Location="master/VHDL/vga_triggers_arch.vhd" Library="work"/>
</com.sigasi.hdt.shared.librarymapping.model:LibraryMappings>
