09:52:47 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/IDE.log'.
09:52:57 INFO  : Registering command handlers for Vitis TCF services
09:52:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag2\vitis\temp_xsdb_launch_script.tcl
09:52:57 INFO  : Platform repository initialization has completed.
09:53:01 INFO  : XSCT server has started successfully.
09:53:01 INFO  : Successfully done setting XSCT server connection channel  
09:53:05 INFO  : plnx-install-location is set to ''
09:53:05 INFO  : Successfully done setting workspace for the tool. 
09:53:05 INFO  : Successfully done query RDI_DATADIR 
10:05:54 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:05:54 INFO  : Result from executing command 'getPlatforms': 
10:05:54 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:05:54 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:06:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:11:17 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:11:17 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
10:11:17 INFO  : Checking for BSP changes to sync application flags for project 'vraag2_app'...
10:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:16:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:16:32 INFO  : 'jtag frequency' command is executed.
10:16:32 INFO  : Context for 'APU' is selected.
10:16:32 INFO  : System reset is completed.
10:16:35 INFO  : 'after 3000' command is executed.
10:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:16:37 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/vraag2_app/_ide/bitstream/design_1_wrapper.bit"
10:16:37 INFO  : Context for 'APU' is selected.
10:16:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:37 INFO  : Context for 'APU' is selected.
10:16:37 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/vraag2_app/_ide/psinit/ps7_init.tcl' is done.
10:16:38 INFO  : 'ps7_init' command is executed.
10:16:38 INFO  : 'ps7_post_config' command is executed.
10:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:38 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/vraag2_app/Debug/vraag2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/vraag2_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/vraag2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag2/vitis/vraag2_app/Debug/vraag2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

