INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/tt10-uart-8bit/src/tt_um_uart_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_uart_8bit
