\hypertarget{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields}{}\section{\+\_\+hw\+\_\+llwu\+\_\+pe1\+:\+:\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields Struct Reference}
\label{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields}\index{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_ada0fef926e46c42317cb212bf8a719fc}{W\+U\+P\+E0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a13c9579f5c69b2929a8a219fcebd815c}{W\+U\+P\+E1}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a7989c97c33caa1c9d314ff9b05ab4c7e}{W\+U\+P\+E2}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a2820d33f1de85071a95eb0493834c9a9}{W\+U\+P\+E3}\+: 2
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}!W\+U\+P\+E0@{W\+U\+P\+E0}}
\index{W\+U\+P\+E0@{W\+U\+P\+E0}!\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+U\+P\+E0}{WUPE0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields\+::\+W\+U\+P\+E0}\hypertarget{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_ada0fef926e46c42317cb212bf8a719fc}{}\label{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_ada0fef926e46c42317cb212bf8a719fc}
\mbox{[}1\+:0\mbox{]} Wakeup Pin Enable For L\+L\+W\+U\+\_\+\+P0 \index{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}!W\+U\+P\+E1@{W\+U\+P\+E1}}
\index{W\+U\+P\+E1@{W\+U\+P\+E1}!\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+U\+P\+E1}{WUPE1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields\+::\+W\+U\+P\+E1}\hypertarget{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a13c9579f5c69b2929a8a219fcebd815c}{}\label{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a13c9579f5c69b2929a8a219fcebd815c}
\mbox{[}3\+:2\mbox{]} Wakeup Pin Enable For L\+L\+W\+U\+\_\+\+P1 \index{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}!W\+U\+P\+E2@{W\+U\+P\+E2}}
\index{W\+U\+P\+E2@{W\+U\+P\+E2}!\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+U\+P\+E2}{WUPE2}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields\+::\+W\+U\+P\+E2}\hypertarget{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a7989c97c33caa1c9d314ff9b05ab4c7e}{}\label{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a7989c97c33caa1c9d314ff9b05ab4c7e}
\mbox{[}5\+:4\mbox{]} Wakeup Pin Enable For L\+L\+W\+U\+\_\+\+P2 \index{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}!W\+U\+P\+E3@{W\+U\+P\+E3}}
\index{W\+U\+P\+E3@{W\+U\+P\+E3}!\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields@{\+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+U\+P\+E3}{WUPE3}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+llwu\+\_\+pe1\+::\+\_\+hw\+\_\+llwu\+\_\+pe1\+\_\+bitfields\+::\+W\+U\+P\+E3}\hypertarget{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a2820d33f1de85071a95eb0493834c9a9}{}\label{struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_a2820d33f1de85071a95eb0493834c9a9}
\mbox{[}7\+:6\mbox{]} Wakeup Pin Enable For L\+L\+W\+U\+\_\+\+P3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+llwu.\+h\end{DoxyCompactItemize}
