Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr 29 13:04:53 2023
| Host         : BTABONE-MATH1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SW7SegDisplayDriver_control_sets_placed.rpt
| Design       : SW7SegDisplayDriver
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           12 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------+------------------+------------------+----------------+--------------+
|         Clock Signal        |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------+------------------+------------------+----------------+--------------+
|  timebase_dcm/inst/clk_out1 | cat1                |                  |                1 |              1 |         1.00 |
|  timebase_dcm/inst/clk_out1 | cat2[5]_i_2_n_0     | cat2[5]          |                1 |              4 |         4.00 |
|  timebase_dcm/inst/clk_out1 | cat0[5]_i_2_n_0     | cat0[5]          |                1 |              4 |         4.00 |
|  timebase_dcm/inst/clk_out1 | cat3[5]_i_2_n_0     | cat3[5]          |                1 |              4 |         4.00 |
|  timebase_dcm/inst/clk_out1 | hundreds[3]_i_1_n_0 | CLEAR_IBUF       |                1 |              4 |         4.00 |
|  timebase_dcm/inst/clk_out1 | tens[3]_i_1_n_0     | CLEAR_IBUF       |                1 |              4 |         4.00 |
|  timebase_dcm/inst/clk_out1 | ones[3]_i_1_n_0     | CLEAR_IBUF       |                1 |              4 |         4.00 |
|  timebase_dcm/inst/clk_out1 | cat1                | CLEAR_IBUF       |                1 |              6 |         6.00 |
|  timebase_dcm/inst/clk_out1 |                     |                  |                9 |             18 |         2.00 |
|  timebase_dcm/inst/clk_out1 | clkdiv[23]_i_1_n_0  | CLEAR_IBUF       |                7 |             24 |         3.43 |
|  timebase_dcm/inst/clk_out1 |                     | CLEAR_IBUF       |               12 |             26 |         2.17 |
+-----------------------------+---------------------+------------------+------------------+----------------+--------------+


