Analysis & Synthesis report for hack
Fri Jun 16 15:54:39 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated
 14. Source assignments for memory:memory|screen384:screen_module|altsyncram:altsyncram_component|altsyncram_2po3:auto_generated
 15. Source assignments for rom4k:\gen_rom:rom|altsyncram:altsyncram_component|altsyncram_fjr3:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |hack
 17. Parameter Settings for User Entity Instance: cpu:cpu
 18. Parameter Settings for User Entity Instance: cpu:cpu|mux_n_bits_m_words:mux_alu_inst
 19. Parameter Settings for User Entity Instance: cpu:cpu|register_n_bits:a_reg
 20. Parameter Settings for User Entity Instance: cpu:cpu|register_n_bits:d_reg
 21. Parameter Settings for User Entity Instance: cpu:cpu|mux_n_bits_m_words:mux_a_m
 22. Parameter Settings for User Entity Instance: cpu:cpu|alu:alu
 23. Parameter Settings for User Entity Instance: cpu:cpu|instruction_decoder:id
 24. Parameter Settings for User Entity Instance: cpu:cpu|counter_n_bits:program_counter
 25. Parameter Settings for User Entity Instance: memory:memory
 26. Parameter Settings for User Entity Instance: memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: memory:memory|screen384:screen_module|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: memory:memory|register_n_bits:keyboard_module
 29. Parameter Settings for User Entity Instance: memory:memory|register_n_bits:out_reg_module
 30. Parameter Settings for User Entity Instance: memory:memory|memory_controller:mem_cnt
 31. Parameter Settings for User Entity Instance: rom4k:\gen_rom:rom|altsyncram:altsyncram_component
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "memory:memory|register_n_bits:keyboard_module"
 34. Port Connectivity Checks: "cpu:cpu"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 16 15:54:38 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; hack                                        ;
; Top-level Entity Name              ; hack                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 477                                         ;
;     Total combinational functions  ; 461                                         ;
;     Dedicated logic registers      ; 76                                          ;
; Total registers                    ; 76                                          ;
; Total pins                         ; 60                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 202,752                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; hack               ; hack               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File                         ; D:/MAX_10/hack/alu.vhd                                                       ;         ;
; memory.vhd                       ; yes             ; User VHDL File                         ; D:/MAX_10/hack/memory.vhd                                                    ;         ;
; instruction_decoder.vhd          ; yes             ; User VHDL File                         ; D:/MAX_10/hack/instruction_decoder.vhd                                       ;         ;
; cpu.vhd                          ; yes             ; User VHDL File                         ; D:/MAX_10/hack/cpu.vhd                                                       ;         ;
; hack.vhd                         ; yes             ; User VHDL File                         ; D:/MAX_10/hack/hack.vhd                                                      ;         ;
; counter_n_bits.vhd               ; yes             ; User VHDL File                         ; D:/MAX_10/hack/counter_n_bits.vhd                                            ;         ;
; mux_n_bits_m_words.vhd           ; yes             ; User VHDL File                         ; D:/MAX_10/hack/mux_n_bits_m_words.vhd                                        ;         ;
; register_n_bits.vhd              ; yes             ; User VHDL File                         ; D:/MAX_10/hack/register_n_bits.vhd                                           ;         ;
; rom4k.vhd                        ; yes             ; User Wizard-Generated File             ; D:/MAX_10/hack/rom4k.vhd                                                     ;         ;
; rom8k.vhd                        ; yes             ; User Wizard-Generated File             ; D:/MAX_10/hack/rom8k.vhd                                                     ;         ;
; rom16k.vhd                       ; yes             ; User Wizard-Generated File             ; D:/MAX_10/hack/rom16k.vhd                                                    ;         ;
; ram8k.vhd                        ; yes             ; User Wizard-Generated File             ; D:/MAX_10/hack/ram8k.vhd                                                     ;         ;
; ram4k.vhd                        ; yes             ; User Wizard-Generated File             ; D:/MAX_10/hack/ram4k.vhd                                                     ;         ;
; memory_controller.vhd            ; yes             ; User VHDL File                         ; D:/MAX_10/hack/memory_controller.vhd                                         ;         ;
; screen384.vhd                    ; yes             ; User Wizard-Generated File             ; D:/MAX_10/hack/screen384.vhd                                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_12q3.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/MAX_10/hack/db/altsyncram_12q3.tdf                                        ;         ;
; db/altsyncram_2po3.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/MAX_10/hack/db/altsyncram_2po3.tdf                                        ;         ;
; db/altsyncram_fjr3.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/MAX_10/hack/db/altsyncram_fjr3.tdf                                        ;         ;
; rom_init.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/MAX_10/hack/rom_init.mif                                                  ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 477       ;
;                                             ;           ;
; Total combinational functions               ; 461       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 214       ;
;     -- 3 input functions                    ; 95        ;
;     -- <=2 input functions                  ; 152       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 315       ;
;     -- arithmetic mode                      ; 146       ;
;                                             ;           ;
; Total registers                             ; 76        ;
;     -- Dedicated logic registers            ; 76        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 60        ;
; Total memory bits                           ; 202752    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 125       ;
; Total fan-out                               ; 2614      ;
; Average fan-out                             ; 3.71      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |hack                                        ; 461 (0)             ; 76 (0)                    ; 202752      ; 0          ; 0            ; 0       ; 0         ; 60   ; 0            ; 0          ; |hack                                                                                                        ; hack                ; work         ;
;    |cpu:cpu|                                 ; 420 (0)             ; 44 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|cpu:cpu                                                                                                ; cpu                 ; work         ;
;       |alu:alu|                              ; 350 (350)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|cpu:cpu|alu:alu                                                                                        ; alu                 ; work         ;
;       |counter_n_bits:program_counter|       ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|cpu:cpu|counter_n_bits:program_counter                                                                 ; counter_n_bits      ; work         ;
;       |instruction_decoder:id|               ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|cpu:cpu|instruction_decoder:id                                                                         ; instruction_decoder ; work         ;
;       |mux_n_bits_m_words:mux_a_m|           ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|cpu:cpu|mux_n_bits_m_words:mux_a_m                                                                     ; mux_n_bits_m_words  ; work         ;
;       |register_n_bits:a_reg|                ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|cpu:cpu|register_n_bits:a_reg                                                                          ; register_n_bits     ; work         ;
;       |register_n_bits:d_reg|                ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|cpu:cpu|register_n_bits:d_reg                                                                          ; register_n_bits     ; work         ;
;    |memory:memory|                           ; 41 (0)              ; 32 (0)                    ; 137216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory                                                                                          ; memory              ; work         ;
;       |memory_controller:mem_cnt|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|memory_controller:mem_cnt                                                                ; memory_controller   ; work         ;
;       |ram8k:\gen_ram:ram_module|            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|ram8k:\gen_ram:ram_module                                                                ; ram8k               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_12q3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated ; altsyncram_12q3     ; work         ;
;       |register_n_bits:keyboard_module|      ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|register_n_bits:keyboard_module                                                          ; register_n_bits     ; work         ;
;       |register_n_bits:out_reg_module|       ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|register_n_bits:out_reg_module                                                           ; register_n_bits     ; work         ;
;       |screen384:screen_module|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|screen384:screen_module                                                                  ; screen384           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|screen384:screen_module|altsyncram:altsyncram_component                                  ; altsyncram          ; work         ;
;             |altsyncram_2po3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|memory:memory|screen384:screen_module|altsyncram:altsyncram_component|altsyncram_2po3:auto_generated   ; altsyncram_2po3     ; work         ;
;    |rom4k:\gen_rom:rom|                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|rom4k:\gen_rom:rom                                                                                     ; rom4k               ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|rom4k:\gen_rom:rom|altsyncram:altsyncram_component                                                     ; altsyncram          ; work         ;
;          |altsyncram_fjr3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hack|rom4k:\gen_rom:rom|altsyncram:altsyncram_component|altsyncram_fjr3:auto_generated                      ; altsyncram_fjr3     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 8192         ; 16           ; --           ; --           ; 131072 ; None         ;
; memory:memory|screen384:screen_module|altsyncram:altsyncram_component|altsyncram_2po3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 384          ; 16           ; 384          ; 16           ; 6144   ; None         ;
; rom4k:\gen_rom:rom|altsyncram:altsyncram_component|altsyncram_fjr3:auto_generated|ALTSYNCRAM                      ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536  ; rom_init.mif ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |hack|rom4k:\gen_rom:rom                      ; rom4k.vhd       ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |hack|memory:memory|ram8k:\gen_ram:ram_module ; ram8k.vhd       ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |hack|memory:memory|screen384:screen_module   ; screen384.vhd   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+-----------------------------------------------------+--------------------+
; Register name                                       ; Reason for Removal ;
+-----------------------------------------------------+--------------------+
; cpu:cpu|counter_n_bits:program_counter|outp[12..15] ; Lost fanout        ;
; Total Number of Removed Registers = 4               ;                    ;
+-----------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 76    ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 47    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hack|memory:memory|register_n_bits:out_reg_module|q[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hack|cpu:cpu|register_n_bits:d_reg|q[1]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |hack|cpu:cpu|counter_n_bits:program_counter|outp[0]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |hack|cpu:cpu|register_n_bits:a_reg|q[5]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hack|cpu:cpu|mux_n_bits_m_words:mux_a_m|outp[15]       ;
; 64:1               ; 16 bits   ; 672 LEs       ; 192 LEs              ; 480 LEs                ; No         ; |hack|cpu:cpu|alu:alu|outp[2]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory|screen384:screen_module|altsyncram:altsyncram_component|altsyncram_2po3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for rom4k:\gen_rom:rom|altsyncram:altsyncram_component|altsyncram_fjr3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |hack ;
+---------------------+-------+----------------------------------------+
; Parameter Name      ; Value ; Type                                   ;
+---------------------+-------+----------------------------------------+
; NUM_BITS            ; 16    ; Signed Integer                         ;
; ROM_WORDS           ; 4096  ; Signed Integer                         ;
; RAM_WORDS           ; 8192  ; Signed Integer                         ;
; SCREEN_WORDS        ; 384   ; Signed Integer                         ;
; SCREEN_BASE_ADDRESS ; 8192  ; Signed Integer                         ;
; KEYBOARD_ADDRESS    ; 8576  ; Signed Integer                         ;
; OUT_REG_ADDRESS     ; 8577  ; Signed Integer                         ;
+---------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; num_bits       ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|mux_n_bits_m_words:mux_alu_inst ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                              ;
; num_words      ; 2     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|register_n_bits:a_reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|register_n_bits:d_reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|mux_n_bits_m_words:mux_a_m ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                         ;
; num_words      ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|alu:alu ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; num_bits       ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|instruction_decoder:id ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|counter_n_bits:program_counter ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory ;
+---------------------+-------+------------------------------+
; Parameter Name      ; Value ; Type                         ;
+---------------------+-------+------------------------------+
; num_bits            ; 16    ; Signed Integer               ;
; ram_words           ; 8192  ; Signed Integer               ;
; screen_words        ; 384   ; Signed Integer               ;
; screen_sel_bits     ; 9     ; Signed Integer               ;
; screen_base_address ; 8192  ; Signed Integer               ;
; keyboard_address    ; 8576  ; Signed Integer               ;
; out_reg_address     ; 8577  ; Signed Integer               ;
+---------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_12q3      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory|screen384:screen_module|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 384                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 16                   ; Signed Integer                                         ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 384                  ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_2po3      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory|register_n_bits:keyboard_module ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory|register_n_bits:out_reg_module ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; num_bits       ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory|memory_controller:mem_cnt ;
+---------------------+-------+--------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                   ;
+---------------------+-------+--------------------------------------------------------+
; num_bits            ; 16    ; Signed Integer                                         ;
; screen_words        ; 384   ; Signed Integer                                         ;
; screen_sel_bits     ; 9     ; Signed Integer                                         ;
; screen_base_address ; 8192  ; Signed Integer                                         ;
; keyboard_address    ; 8576  ; Signed Integer                                         ;
; out_reg_address     ; 8577  ; Signed Integer                                         ;
+---------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom4k:\gen_rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; rom_init.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_fjr3      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                       ;
; Entity Instance                           ; memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 0                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; memory:memory|screen384:screen_module|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 384                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 384                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; rom4k:\gen_rom:rom|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 0                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:memory|register_n_bits:keyboard_module" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu"                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[15..12]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; monitor_load_a_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; monitor_load_d_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; monitor_load_pc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; monitor_zr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; monitor_ng         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; monitor_d_reg_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 60                          ;
; cycloneiii_ff         ; 76                          ;
;     ENA               ; 32                          ;
;     ENA SCLR          ; 15                          ;
;     SCLR              ; 1                           ;
;     SCLR SLD          ; 12                          ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 461                         ;
;     arith             ; 146                         ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 45                          ;
;     normal            ; 315                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 214                         ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 16.40                       ;
; Average LUT depth     ; 10.77                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 16 15:54:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hack -c hack
Warning (125092): Tcl Script File ram.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-rtl File: D:/MAX_10/hack/alu.vhd Line: 22
    Info (12023): Found entity 1: alu File: D:/MAX_10/hack/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram16k.vhd
    Info (12022): Found design unit 1: ram16k-behavior File: D:/MAX_10/hack/ram16k.vhd Line: 15
    Info (12023): Found entity 1: ram16k File: D:/MAX_10/hack/ram16k.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram16k_ip.vhd
    Info (12022): Found design unit 1: ram16k_ip-SYN File: D:/MAX_10/hack/ram16k_ip.vhd Line: 19
    Info (12023): Found entity 1: ram16k_ip File: D:/MAX_10/hack/ram16k_ip.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-rtl File: D:/MAX_10/hack/pc.vhd Line: 19
    Info (12023): Found entity 1: pc File: D:/MAX_10/hack/pc.vhd Line: 5
Info (12021): Found 4 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory_pkg File: D:/MAX_10/hack/memory.vhd Line: 6
    Info (12022): Found design unit 2: memory_pkg-body File: D:/MAX_10/hack/memory.vhd Line: 9
    Info (12022): Found design unit 3: memory-rtl File: D:/MAX_10/hack/memory.vhd Line: 50
    Info (12023): Found entity 1: memory File: D:/MAX_10/hack/memory.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file instruction_decoder.vhd
    Info (12022): Found design unit 1: instruction_decoder-rtl File: D:/MAX_10/hack/instruction_decoder.vhd Line: 26
    Info (12023): Found entity 1: instruction_decoder File: D:/MAX_10/hack/instruction_decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-rtl File: D:/MAX_10/hack/cpu.vhd Line: 31
    Info (12023): Found entity 1: cpu File: D:/MAX_10/hack/cpu.vhd Line: 5
Info (12021): Found 4 design units, including 1 entities, in source file hack.vhd
    Info (12022): Found design unit 1: hack_pkg File: D:/MAX_10/hack/hack.vhd Line: 6
    Info (12022): Found design unit 2: hack_pkg-body File: D:/MAX_10/hack/hack.vhd Line: 18
    Info (12022): Found design unit 3: hack-rtl File: D:/MAX_10/hack/hack.vhd Line: 63
    Info (12023): Found entity 1: hack File: D:/MAX_10/hack/hack.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file counter_n_bits.vhd
    Info (12022): Found design unit 1: counter_n_bits-rtl File: D:/MAX_10/hack/counter_n_bits.vhd Line: 19
    Info (12023): Found entity 1: counter_n_bits File: D:/MAX_10/hack/counter_n_bits.vhd Line: 5
Info (12021): Found 4 design units, including 1 entities, in source file mux_n_bits_m_words.vhd
    Info (12022): Found design unit 1: mux_n_bits_m_words_pkg File: D:/MAX_10/hack/mux_n_bits_m_words.vhd Line: 7
    Info (12022): Found design unit 2: mux_n_bits_m_words_pkg-body File: D:/MAX_10/hack/mux_n_bits_m_words.vhd Line: 12
    Info (12022): Found design unit 3: mux_n_bits_m_words-rtl File: D:/MAX_10/hack/mux_n_bits_m_words.vhd Line: 37
    Info (12023): Found entity 1: mux_n_bits_m_words File: D:/MAX_10/hack/mux_n_bits_m_words.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file register_n_bits.vhd
    Info (12022): Found design unit 1: register_n_bits-rtl File: D:/MAX_10/hack/register_n_bits.vhd Line: 18
    Info (12023): Found entity 1: register_n_bits File: D:/MAX_10/hack/register_n_bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom4k.vhd
    Info (12022): Found design unit 1: rom4k-SYN File: D:/MAX_10/hack/rom4k.vhd Line: 53
    Info (12023): Found entity 1: rom4k File: D:/MAX_10/hack/rom4k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rom8k.vhd
    Info (12022): Found design unit 1: rom8k-SYN File: D:/MAX_10/hack/rom8k.vhd Line: 53
    Info (12023): Found entity 1: rom8k File: D:/MAX_10/hack/rom8k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rom16k.vhd
    Info (12022): Found design unit 1: rom16k-SYN File: D:/MAX_10/hack/rom16k.vhd Line: 53
    Info (12023): Found entity 1: rom16k File: D:/MAX_10/hack/rom16k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram8k.vhd
    Info (12022): Found design unit 1: ram8k-SYN File: D:/MAX_10/hack/ram8k.vhd Line: 56
    Info (12023): Found entity 1: ram8k File: D:/MAX_10/hack/ram8k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram4k.vhd
    Info (12022): Found design unit 1: ram4k-SYN File: D:/MAX_10/hack/ram4k.vhd Line: 56
    Info (12023): Found entity 1: ram4k File: D:/MAX_10/hack/ram4k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file memory_controller.vhd
    Info (12022): Found design unit 1: memory_controller-rtl File: D:/MAX_10/hack/memory_controller.vhd Line: 32
    Info (12023): Found entity 1: memory_controller File: D:/MAX_10/hack/memory_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file screen384.vhd
    Info (12022): Found design unit 1: screen384-SYN File: D:/MAX_10/hack/screen384.vhd Line: 57
    Info (12023): Found entity 1: screen384 File: D:/MAX_10/hack/screen384.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file screen_test.vhd
    Info (12022): Found design unit 1: screen_test-rtl File: D:/MAX_10/hack/screen_test.vhd Line: 13
    Info (12023): Found entity 1: screen_test File: D:/MAX_10/hack/screen_test.vhd Line: 4
Info (12127): Elaborating entity "hack" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu" File: D:/MAX_10/hack/hack.vhd Line: 73
Info (12128): Elaborating entity "mux_n_bits_m_words" for hierarchy "cpu:cpu|mux_n_bits_m_words:mux_alu_inst" File: D:/MAX_10/hack/cpu.vhd Line: 59
Info (12128): Elaborating entity "register_n_bits" for hierarchy "cpu:cpu|register_n_bits:a_reg" File: D:/MAX_10/hack/cpu.vhd Line: 71
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu|alu:alu" File: D:/MAX_10/hack/cpu.vhd Line: 107
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "cpu:cpu|instruction_decoder:id" File: D:/MAX_10/hack/cpu.vhd Line: 122
Info (12128): Elaborating entity "counter_n_bits" for hierarchy "cpu:cpu|counter_n_bits:program_counter" File: D:/MAX_10/hack/cpu.vhd Line: 141
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory" File: D:/MAX_10/hack/hack.vhd Line: 93
Info (12128): Elaborating entity "ram8k" for hierarchy "memory:memory|ram8k:\gen_ram:ram_module" File: D:/MAX_10/hack/memory.vhd Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component" File: D:/MAX_10/hack/ram8k.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component" File: D:/MAX_10/hack/ram8k.vhd Line: 63
Info (12133): Instantiated megafunction "memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component" with the following parameter: File: D:/MAX_10/hack/ram8k.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_12q3.tdf
    Info (12023): Found entity 1: altsyncram_12q3 File: D:/MAX_10/hack/db/altsyncram_12q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_12q3" for hierarchy "memory:memory|ram8k:\gen_ram:ram_module|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "screen384" for hierarchy "memory:memory|screen384:screen_module" File: D:/MAX_10/hack/memory.vhd Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:memory|screen384:screen_module|altsyncram:altsyncram_component" File: D:/MAX_10/hack/screen384.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "memory:memory|screen384:screen_module|altsyncram:altsyncram_component" File: D:/MAX_10/hack/screen384.vhd Line: 64
Info (12133): Instantiated megafunction "memory:memory|screen384:screen_module|altsyncram:altsyncram_component" with the following parameter: File: D:/MAX_10/hack/screen384.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "384"
    Info (12134): Parameter "numwords_b" = "384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2po3.tdf
    Info (12023): Found entity 1: altsyncram_2po3 File: D:/MAX_10/hack/db/altsyncram_2po3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2po3" for hierarchy "memory:memory|screen384:screen_module|altsyncram:altsyncram_component|altsyncram_2po3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "memory_controller" for hierarchy "memory:memory|memory_controller:mem_cnt" File: D:/MAX_10/hack/memory.vhd Line: 133
Info (12128): Elaborating entity "rom4k" for hierarchy "rom4k:\gen_rom:rom" File: D:/MAX_10/hack/hack.vhd Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom4k:\gen_rom:rom|altsyncram:altsyncram_component" File: D:/MAX_10/hack/rom4k.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "rom4k:\gen_rom:rom|altsyncram:altsyncram_component" File: D:/MAX_10/hack/rom4k.vhd Line: 60
Info (12133): Instantiated megafunction "rom4k:\gen_rom:rom|altsyncram:altsyncram_component" with the following parameter: File: D:/MAX_10/hack/rom4k.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rom_init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fjr3.tdf
    Info (12023): Found entity 1: altsyncram_fjr3 File: D:/MAX_10/hack/db/altsyncram_fjr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fjr3" for hierarchy "rom4k:\gen_rom:rom|altsyncram:altsyncram_component|altsyncram_fjr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 601 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 493 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Fri Jun 16 15:54:39 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:40


