pr_debug	,	F_20
prm_mod	,	V_3
EEXIST	,	V_14
rst_shift	,	V_7
omap2_prm_clear_mod_reg_bits	,	F_24
shift	,	V_1
omap2_pwrdm_get_mem_bank_onstate_mask	,	F_8
clockdomain	,	V_32
wkdep_srcs	,	V_41
pwrst	,	V_21
omap2_clkdm_read_wkdep	,	F_25
clkdm	,	V_38
powerdomain	,	V_18
bank	,	V_20
u32	,	T_4
omap2_pwrdm_get_mem_bank_stst_mask	,	F_13
omap_test_timeout	,	F_6
offset	,	V_4
omap2_pwrdm_set_mem_retst	,	F_10
omap2_prm_deassert_hardreset	,	F_5
PWRDM_TRANSITION_BAILOUT	,	V_29
OMAP2_PM_PWSTST	,	V_25
__ffs	,	F_9
wkdep_usecount	,	V_43
name	,	V_30
pr_err	,	F_19
omap2_clkdm_clear_all_wkdeps	,	F_26
omap2_prm_is_hardreset_asserted	,	F_1
st_shift	,	V_8
omap2_pwrdm_set_logic_retst	,	F_15
omap2_clkdm_add_wkdep	,	F_21
dep_bit	,	V_35
"powerdomain: %s: waited too long to complete transition\n"	,	L_1
"powerdomain: completed transition in %d loops\n"	,	L_2
part	,	V_2
OMAP_INTRANSITION_MASK	,	V_28
rst	,	V_11
omap2_prm_set_mod_reg_bits	,	F_22
EBUSY	,	V_17
omap2_prm_read_mod_reg	,	F_17
omap2_clkdm_del_wkdep	,	F_23
s16	,	T_2
u16	,	T_3
OMAP2_RM_RSTST	,	V_15
OMAP_LOGICRETSTATE_MASK	,	V_27
st_offset	,	V_10
rst_offset	,	V_9
OMAP2_PM_PWSTCTRL	,	V_24
mask	,	V_6
MAX_MODULE_HARDRESET_WAIT	,	V_16
clkdm_name	,	V_42
st	,	V_12
cd	,	V_40
u8	,	T_1
c	,	V_13
EAGAIN	,	V_31
omap2_prm_assert_hardreset	,	F_3
m	,	V_22
ptr	,	V_36
omap2_prm_rmw_mod_reg_bits	,	F_4
omap2_pwrdm_get_mem_bank_retst_mask	,	F_11
omap2_pwrdm_read_mem_pwrst	,	F_12
clkdm2	,	V_34
OMAP2_RM_RSTCTRL	,	V_5
omap2_pwrdm_read_mem_retst	,	F_14
omap2_pwrdm_wait_transition	,	F_16
clkdm1	,	V_33
pwrdm	,	V_19
v	,	V_26
prcm_offs	,	V_23
udelay	,	F_18
omap2_prm_read_mod_bits_shift	,	F_2
clkdm_dep	,	V_39
omap2_pwrdm_set_mem_onst	,	F_7
PM_WKDEP	,	V_37
