// Seed: 1322699257
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input tri0  id_2#(.id_7(-1), .id_8(1), .id_9(-1'd0)),
    input wire  id_3,
    input tri0  id_4,
    input tri0  id_5,
    id_10
);
  wire id_11 = id_9;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output uwire id_4,
    output tri   id_5,
    input  wor   id_6
);
  wire id_8;
  parameter id_9 = id_9;
  generate
    assign id_5 = 1;
  endgenerate
  assign id_4 = -1;
  wire id_10, id_11, id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_6
  );
  assign id_8 = id_10;
  assign id_8 = id_10;
endmodule
