{"vcs1":{"timestamp_begin":1684271530.306931177, "rt":1.44, "ut":0.50, "st":0.21}}
{"vcselab":{"timestamp_begin":1684271531.834249906, "rt":1.29, "ut":0.50, "st":0.18}}
{"link":{"timestamp_begin":1684271533.194174015, "rt":0.52, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684271529.632200148}
{"VCS_COMP_START_TIME": 1684271529.632200148}
{"VCS_COMP_END_TIME": 1684271535.191879281}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331144}}
{"stitch_vcselab": {"peak_mem": 221012}}
