{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,23]],"date-time":"2019-11-23T05:10:19Z","timestamp":1574485819147},"publisher-location":"New York, New York, USA","reference-count":28,"publisher":"ACM Press","isbn-type":[{"value":"9781450362399","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"delay-in-days":93,"content-version":"vor"}],"funder":[{"name":"SERB","award":["ECR\/2017\/000887"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1145\/3297663.3310311","type":"proceedings-article","created":{"date-parts":[[2019,4,5]],"date-time":"2019-04-05T13:27:26Z","timestamp":1554470846000},"source":"Crossref","is-referenced-by-count":0,"title":["Memory Centric Characterization and Analysis of SPEC CPU2017 Suite"],"prefix":"10.1145","author":[{"given":"Sarabjeet","family":"Singh","sequence":"first","affiliation":[{"name":"Ashoka University, Sonipat, India"}]},{"given":"Manu","family":"Awasthi","sequence":"additional","affiliation":[{"name":"Ashoka University, Sonipat, India"}]}],"member":"320","reference":[{"key":"key-10.1145\/3297663.3310311-1","unstructured":"[n. d.]. PS man-page. http:\/\/man7.org\/linux\/man-pages\/man1\/ps.1.html."},{"key":"key-10.1145\/3297663.3310311-2","unstructured":"[n. d.]. SPEC CPU2017 Base Compilation Flags. https:\/\/www.spec.org\/cpu2017\/Docs\/runrules.html#rule_2.3."},{"key":"key-10.1145\/3297663.3310311-3","unstructured":"[n. d.]. SPEC CPU2017 Documentation. https:\/\/www.spec.org\/cpu2017\/Docs."},{"key":"key-10.1145\/3297663.3310311-4","unstructured":"Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture. In Computer Architecture (ISCA), 2015 ACM\/IEEE 42nd Annual International Symposium on. IEEE, 336--348."},{"key":"key-10.1145\/3297663.3310311-5","unstructured":"J. N. Amaral et almbox. 2018. The Alberta Workloads for the SPEC CPU 2017 Benchmark Suite. In Proceedings of ISPASS.","DOI":"10.1109\/ISPASS.2018.00029","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-6","unstructured":"Manu Awasthi et almbox. 2012. Managing data placement in memory systems with multiple memory controllers. International Journal of Parallel Programming, Vol. 40, 1 (2012).","DOI":"10.1007\/s10766-011-0178-1","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-7","unstructured":"Christian Bienia et almbox. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of PACT.","DOI":"10.1145\/1454115.1454128","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-8","unstructured":"James Bucek, Klaus-Dieter Lange, et almbox. 2018. SPEC CPU2017: Next-Generation Compute Benchmark. In Companion of the 2018 ACM\/SPEC International Conference on Performance Engineering. ACM, 41--42."},{"key":"key-10.1145\/3297663.3310311-9","unstructured":"Arnaldo Carvalho De Melo. 2010. The new linux perf tools. In Slides from Linux Kongress, Vol. 18."},{"key":"key-10.1145\/3297663.3310311-10","unstructured":"George H Dunteman. 1989. Principal components analysis. Number 69. Sage.","DOI":"10.4135\/9781412985475","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-11","unstructured":"Darryl Gove. 2007. CPU2006 working set size. ACM SIGARCH Computer Architecture News, Vol. 35, 1 (2007), 90--96.","DOI":"10.1145\/1241601.1241619","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-12","unstructured":"Greg Hamerly, Erez Perelman, and Brad Calder. 2004. How to use simpoint to pick simulation points. ACM SIGMETRICS Performance Evaluation Review, Vol. 31, 4 (2004), 25--30.","DOI":"10.1145\/1054907.1054913","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-13","unstructured":"Hasan Hassan et almbox. 2016. ChargeCache: Reducing DRAM latency by exploiting row access locality. In Proceedings of HPCA.","DOI":"10.1109\/HPCA.2016.7446096","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-14","unstructured":"John L. Henning. 2006. SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News, Vol. 34, 4 (2006).","DOI":"10.1145\/1186736.1186737","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-15","unstructured":"John L. Henning. 2007. SPEC CPU2006 Memory Footprint. SIGARCH Comput. Archit. News, Vol. 35, 1 (March 2007), 84--89. https:\/\/doi.org\/10.1145\/1241601.1241618","DOI":"10.1145\/1241601.1241618","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-16","unstructured":"Aamer Jaleel. 2010. Memory characterization of workloads using instrumentation-driven simulation. Web Copy: http:\/\/www. glue. umd. edu\/ajaleel\/workload (2010)."},{"key":"key-10.1145\/3297663.3310311-17","unstructured":"Youngbin Jin, Mustafa Shihab, and Myoungsoo Jung. 2014. Area, power, and latency considerations of STT-MRAM to substitute for main memory. In Proc. ISCA."},{"key":"key-10.1145\/3297663.3310311-18","unstructured":"Lizy Kurian John, Purnima Vasudevan, and Jyotsna Sabarinathan. 1999. Workload characterization: Motivation, goals and methodology. In Workload Characterization: Methodology and Case Studies. Based on the First Workshop on Workload Characterization. IEEE, 3--14."},{"key":"key-10.1145\/3297663.3310311-19","unstructured":"Emre K&#252;lt&#252;rsay et al. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In Proceedings of ISPASS.","DOI":"10.1109\/ISPASS.2013.6557176","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-20","unstructured":"Benjamin C Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting phase change memory as a scalable dram alternative. In ACM SIGARCH Computer Architecture News, Vol. 37. ACM, 2--13."},{"key":"key-10.1145\/3297663.3310311-21","unstructured":"A. Limaye and T. Adegbija. 2018. A Workload Characterization of the SPEC CPU2017 Benchmark Suite. In Proceedings of ISPASS).","DOI":"10.1109\/ISPASS.2018.00028","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-22","unstructured":"Jamie Liu et almbox. 2012. RAIDR: Retention-aware intelligent DRAM refresh. In ACM SIGARCH Computer Architecture News, Vol. 40."},{"key":"key-10.1145\/3297663.3310311-23","unstructured":"Chi-Keung Luk et almbox. 2005. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. SIGPLAN Not., Vol. 40, 6 (June 2005).","DOI":"10.1145\/1064978.1065034","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-24","unstructured":"R. Panda et almbox. 2018. Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?. In Proceedings of HPCA.","DOI":"10.1109\/HPCA.2018.00032","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3297663.3310311-25","unstructured":"Aniruddha N. Udipi et almbox. 2010. Rethinking DRAM Design and Organization for Energy-constrained Multi-cores. In Proceedings of ISCA."},{"key":"key-10.1145\/3297663.3310311-26","unstructured":"Qinzhe Wu et almbox. 2018. Hot Regions in SPEC CPU2017. (2018)."},{"key":"key-10.1145\/3297663.3310311-27","unstructured":"Xiaoxia Wu et almbox. 2009. Hybrid cache architecture with disparate memory technologies. In ACM SIGARCH computer architecture news, Vol. 37."},{"key":"key-10.1145\/3297663.3310311-28","unstructured":"Wangyuan Zhang and Tao Li. 2009. Exploring phase change memory and 3D die-stacking for power\/thermal friendly, fast and durable memory architectures. In Proceedings of PACT.","DOI":"10.1109\/PACT.2009.30","doi-asserted-by":"crossref"}],"event":{"name":"the 2019 ACM\/SPEC International Conference","location":"Mumbai, India","sponsor":["SIGSOFT, ACM Special Interest Group on Software Engineering","SIGMETRICS, ACM Special Interest Group on Measurement and Evaluation"],"acronym":"ICPE '19","number":"10","start":{"date-parts":[[2019,4,7]]},"end":{"date-parts":[[2019,4,11]]}},"container-title":["Proceedings of the 2019 ACM\/SPEC International Conference on Performance Engineering - ICPE '19"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3310311&ftid=2046829&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,23]],"date-time":"2019-11-23T04:50:22Z","timestamp":1574484622000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9781450362399"],"references-count":28,"URL":"http:\/\/dx.doi.org\/10.1145\/3297663.3310311","relation":{"cites":[]}}}