Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 13 21:35:42 2022
| Host         : DESKTOP-JAMES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.769        0.000                      0                  233        0.155        0.000                      0                  233        3.000        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.769        0.000                      0                  233        0.155        0.000                      0                  233       19.146        0.000                       0                   200  
  clk_out2_clk_wiz_0                                                                                                                                                    6.408        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.769ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.440ns (40.371%)  route 3.604ns (59.629%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.251     5.679    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    39.448    vga_to_hdmi/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 33.769    

Slack (MET) :             33.812ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 2.440ns (40.629%)  route 3.566ns (59.371%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.213     5.640    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    39.453    vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         39.453    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 33.812    

Slack (MET) :             33.944ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.440ns (40.371%)  route 3.604ns (59.629%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.251     5.679    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                      0.133    39.623    vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         39.623    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 33.944    

Slack (MET) :             33.956ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.440ns (41.687%)  route 3.413ns (58.313%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.061     5.488    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    39.444    vga_to_hdmi/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 33.956    

Slack (MET) :             33.956ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 2.440ns (41.618%)  route 3.423ns (58.382%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.070     5.498    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    39.454    vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         39.454    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                 33.956    

Slack (MET) :             34.090ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.440ns (42.728%)  route 3.271ns (57.272%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.918     5.345    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    39.436    vga_to_hdmi/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.436    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 34.090    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.440ns (42.728%)  route 3.271ns (57.272%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.918     5.345    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    39.440    vga_to_hdmi/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 34.094    

Slack (MET) :             34.119ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.440ns (42.728%)  route 3.271ns (57.272%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.918     5.345    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    39.160    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X38Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    39.465    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         39.465    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 34.119    

Slack (MET) :             34.139ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.440ns (42.912%)  route 3.246ns (57.088%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 39.172 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.893     5.321    vga_to_hdmi/inst/srldly_0/data_i[33]
    SLICE_X38Y12         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.321    39.172    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y12         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.424    39.596    
                         clock uncertainty           -0.095    39.502    
    SLICE_X38Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    39.460    vga_to_hdmi/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         39.460    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 34.139    

Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.440ns (44.093%)  route 3.094ns (55.907%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 39.172 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.456    -0.365    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     1.760 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/DOADO[2]
                         net (fo=1, routed)           1.038     2.798    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/data[2]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.105     2.903 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.551     3.454    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_10_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.105     3.559 r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.764     4.323    VGA/HDMI_CLK_P
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.105     4.428 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.741     5.169    vga_to_hdmi/inst/srldly_0/data_i[32]
    SLICE_X38Y12         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.321    39.172    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y12         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.424    39.596    
                         clock uncertainty           -0.095    39.502    
    SLICE_X38Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    39.456    vga_to_hdmi/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         39.456    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 34.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.581    -0.514    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y24         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.298    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X43Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.253    vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.092    -0.409    vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 VGA/Vertical_Sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.352%)  route 0.151ns (51.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.503    VGA/CLK
    SLICE_X37Y6          FDCE                                         r  VGA/Vertical_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  VGA/Vertical_Sync_reg/Q
                         net (fo=1, routed)           0.151    -0.211    vga_to_hdmi/inst/srldly_0/data_i[2]
    SLICE_X38Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.861    -0.736    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.249    -0.487    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.378    vga_to_hdmi/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.332%)  route 0.133ns (41.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.581    -0.514    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  vga_to_hdmi/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.133    -0.240    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.195 r  vga_to_hdmi/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.195    vga_to_hdmi/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.848    -0.749    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.121    -0.379    vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 VGA/Horizontal_Sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.750%)  route 0.154ns (52.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.503    VGA/CLK
    SLICE_X37Y6          FDCE                                         r  VGA/Horizontal_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  VGA/Horizontal_Sync_reg/Q
                         net (fo=1, routed)           0.154    -0.207    vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X38Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.861    -0.736    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.249    -0.487    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.393    vga_to_hdmi/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.730%)  route 0.142ns (43.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.503    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X39Y4          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.220    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[1]
    SLICE_X43Y4          LUT4 (Prop_lut4_I2_O)        0.045    -0.175 r  vga_to_hdmi/inst/encg/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    vga_to_hdmi/inst/encg/dout[1]_i_1__0_n_0
    SLICE_X43Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.863    -0.734    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X43Y4          FDCE (Hold_fdce_C_D)         0.092    -0.373    vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 char_sel/sw_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.723%)  route 0.303ns (68.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.503    char_sel/CLK
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  char_sel/sw_state_reg[1]/Q
                         net (fo=1, routed)           0.303    -0.058    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/ADDRARDADDR[5]
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.873    -0.724    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    RAMB36_X2Y0          RAMB36E1                                     r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                         clock pessimism              0.269    -0.455    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.272    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.264%)  route 0.096ns (29.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.593    -0.502    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  vga_to_hdmi/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.278    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[0]
    SLICE_X43Y8          LUT4 (Prop_lut4_I2_O)        0.099    -0.179 r  vga_to_hdmi/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    vga_to_hdmi/inst/encb/dout[0]_i_1_n_0
    SLICE_X43Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[0]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X43Y8          FDCE (Hold_fdce_C_D)         0.091    -0.395    vga_to_hdmi/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.449%)  route 0.162ns (46.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.581    -0.514    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  vga_to_hdmi/inst/encr/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.162    -0.211    vga_to_hdmi/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.166 r  vga_to_hdmi/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.166    vga_to_hdmi/inst/encr/q_m_1
    SLICE_X41Y25         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y25         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.481    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092    -0.389    vga_to_hdmi/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.384%)  route 0.155ns (48.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.592    -0.503    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.155    -0.183    vga_to_hdmi/inst/encb/c0_q
    SLICE_X42Y7          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y7          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism              0.269    -0.466    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.059    -0.407    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.122%)  route 0.171ns (47.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.581    -0.514    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  vga_to_hdmi/inst/encr/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  vga_to_hdmi/inst/encr/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.171    -0.202    vga_to_hdmi/inst/encr/p_0_in1_in
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.157 r  vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.157    vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X42Y24         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X42Y24         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.120    -0.381    vga_to_hdmi/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X2Y0      Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X38Y24     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 2.079ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.661     1.760 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.760    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 2.078ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.660     1.759 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.759    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 2.044ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.626     1.741 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.741    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 2.043ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.625     1.740 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.740    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.041ns  (logic 2.040ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.622     1.722 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.722    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.040ns  (logic 2.039ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.621     1.721 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.721    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 2.024ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.606     1.719 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.719    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 2.023ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.605     1.718 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.718    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     0.475 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.475    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     0.476 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.476    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     0.484 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.484    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     0.485 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.485    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     0.496 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.496    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     0.497 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.497    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     0.522 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.522    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     0.523 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.523    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.993ns  (logic 0.085ns (2.840%)  route 2.908ns (97.160%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     6.388 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     7.498    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.887     1.611 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.483     3.094    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.179 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.425     4.604    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.077ns (2.870%)  route 2.606ns (97.130%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.261    -0.888    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.091ns  (logic 1.619ns (26.579%)  route 4.472ns (73.421%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.459     6.091    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X38Y4          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X38Y4          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.619ns (27.089%)  route 4.357ns (72.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.344     5.976    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X39Y2          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X39Y2          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 1.619ns (27.089%)  route 4.357ns (72.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.344     5.976    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X38Y2          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X38Y2          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.619ns (27.095%)  route 4.356ns (72.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.343     5.975    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.619ns (27.095%)  route 4.356ns (72.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.343     5.975    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.619ns (27.095%)  route 4.356ns (72.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.343     5.975    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.619ns (27.095%)  route 4.356ns (72.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.343     5.975    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.325    -0.824    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[7]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.881ns  (logic 1.698ns (28.877%)  route 4.183ns (71.123%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T10                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.343     3.831    VGA/sw_IBUF[8]
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.105     3.936 r  VGA/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.589     4.525    VGA/vga_to_hdmi_i_3_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.105     4.630 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.251     5.881    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    -0.840    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.881ns  (logic 1.698ns (28.877%)  route 4.183ns (71.123%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T10                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.343     3.831    VGA/sw_IBUF[8]
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.105     3.936 r  VGA/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.589     4.525    VGA/vga_to_hdmi_i_3_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.105     4.630 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.251     5.881    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.309    -0.840    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y24         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.619ns (27.643%)  route 4.237ns (72.357%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.224     5.856    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X38Y3          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X38Y3          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            char_sel/sw_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.219ns (33.918%)  route 0.427ns (66.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.427     0.646    char_sel/D[2]
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.861    -0.736    char_sel/CLK
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            char_sel/sw_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.215ns (30.830%)  route 0.482ns (69.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.482     0.698    char_sel/D[0]
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.861    -0.736    char_sel/CLK
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            char_sel/sw_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.247ns (30.115%)  route 0.572ns (69.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.572     0.819    char_sel/D[1]
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.861    -0.736    char_sel/CLK
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[1]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.045ns (4.484%)  route 0.959ns (95.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.411     1.004    vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.848    -0.749    vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            char_sel/sw_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.280ns (27.855%)  route 0.725ns (72.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.725     1.005    char_sel/D[4]
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.861    -0.736    char_sel/CLK
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[4]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.045ns (4.421%)  route 0.973ns (95.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.426     1.018    vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y25         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.848    -0.749    vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y25         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.045ns (4.291%)  route 1.004ns (95.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.456     1.049    vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.848    -0.749    vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.045ns (4.039%)  route 1.069ns (95.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.522     1.114    vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.848    -0.749    vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 storeChar
                            (input port)
  Destination:            Data/ascii_rom/BRAM_SINGLE_MACRO_inst/Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.306ns (26.421%)  route 0.853ns (73.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  storeChar (IN)
                         net (fo=0)                   0.000     0.000    storeChar
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  storeChar_IBUF_inst/O
                         net (fo=8, routed)           0.853     1.160    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/pwropt_1
    SLICE_X38Y7          FDCE                                         r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.860    -0.737    Data/ascii_rom/BRAM_SINGLE_MACRO_inst/CLK
    SLICE_X38Y7          FDCE                                         r  Data/ascii_rom/BRAM_SINGLE_MACRO_inst/Data/ascii_rom/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl_cooolgate_en_gate_2_cooolDelFlop/C

Slack:                    inf
  Source:                 storeChar
                            (input port)
  Destination:            char_sel/sw_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.306ns (25.006%)  route 0.919ns (74.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  storeChar (IN)
                         net (fo=0)                   0.000     0.000    storeChar
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  storeChar_IBUF_inst/O
                         net (fo=8, routed)           0.919     1.225    char_sel/E[0]
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=198, routed)         0.861    -0.736    char_sel/CLK
    SLICE_X36Y6          FDRE                                         r  char_sel/sw_state_reg[0]/C





