

================================================================
== Vitis HLS Report for 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3'
================================================================
* Date:           Fri Mar 21 12:05:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       71|       71|  0.710 us|  0.710 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_284_3  |       69|       69|         7|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      90|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      90|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln284_fu_85_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln284_fu_79_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  31|          15|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_3    |   9|          2|    7|         14|
    |ii_fu_30                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |agg_result_0_addr_reg_118         |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ii_fu_30                          |   7|   0|    7|          0|
    |agg_result_0_addr_reg_118         |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  90|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_din0      |  out|   64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_din1      |  out|   64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_dout0     |   in|   64|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|grp_fu_11592_p_ce        |  out|    1|  ap_ctrl_hs|  backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3|  return value|
|d_activation_0_address0  |  out|    6|   ap_memory|                                 d_activation_0|         array|
|d_activation_0_ce0       |  out|    1|   ap_memory|                                 d_activation_0|         array|
|d_activation_0_q0        |   in|   64|   ap_memory|                                 d_activation_0|         array|
|agg_result_0_address0    |  out|    6|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_ce0         |  out|    1|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_we0         |  out|    1|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_d0          |  out|   64|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_address1    |  out|    6|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_ce1         |  out|    1|   ap_memory|                                   agg_result_0|         array|
|agg_result_0_q1          |   in|   64|   ap_memory|                                   agg_result_0|         array|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

