# SPI(非同步設計)

```verilog
module SPI(clk_sys, rst, SCLK, CS, count, countEN, rstcount, ready, finish, SHEN, LDEN);
	/*-----------parameter-----------*/
	parameter IDLE  = 2'd0;
	parameter START = 2'd1;
	parameter SHITF = 2'd2;
	parameter STOP  = 2'd3;
	/*-----------in/output-----------*/
	input clk_sys, rst, ready;
	input [3:0]count;
	output reg	CS, countEN, rstcount, SHEN, LDEN, finish;
	output wire SCLK;
	/*-----------variables-----------*/
	reg [1:0]fstate = 2'd0;
	/*-----------assign-----------*/
	assign SCLK = (fstate==SHITF)?(~clk_sys):(1'b1);
	/*-----------state-----------*/
	always@(posedge clk_sys or negedge rst)begin
		if(!rst)fstate <= IDLE;
		else begin
			case(fstate)
				IDLE:begin
					if(ready)      fstate <= START;
					else if(~ready)fstate <= IDLE;
					else           fstate <= IDLE;
				end
				START:begin
					fstate <= SHITF;
				end
				SHITF:begin
					if(count==4'd15)    fstate <= STOP;
					else if(count<4'd15)fstate <= SHITF;
					else                fstate <= SHITF;//prevent latch
				end
				STOP:begin
					fstate <= IDLE;
				end
				default:fstate <= IDLE;
			endcase
		end
	end
	/*-----------output-----------*/
	always@(posedge clk_sys)begin
		case(fstate)
			IDLE:begin
				CS       <= 1'b1;
				countEN  <= 1'b0;
				rstcount <= 1'b0;
				SHEN     <= 1'b0;
				LDEN     <= 1'b0;
				finish   <= 1'b0;
			end
			START:begin
				CS       <= 1'b0;
				countEN  <= 1'b0;
				rstcount <= 1'b0;
				SHEN     <= 1'b0;
				LDEN     <= 1'b1;
				finish   <= 1'b0;
			end
			SHITF:begin
				CS       <= 1'b0;
				countEN  <= 1'b1;
				if(count==4'd15)    rstcount  <= 1'b1;
				else if(count<4'd15)rstcount  <= 1'b0;
				else                rstcount  <= 1'b0;//prevent latch
				SHEN     <= 1'b1;
				LDEN     <= 1'b0;
				finish   <= 1'b0;
			end
			STOP:begin
				CS       <= 1'b1;
				countEN  <= 1'b0;
				rstcount <= 1'b0;
				SHEN     <= 1'b0;
				LDEN     <= 1'b0;
				finish   <= 1'b1;
			end
			default:begin
				CS       <= 1'bx;
				countEN  <= 1'bx;
				rstcount <= 1'bx;
				SHEN     <= 1'bx;
				LDEN     <= 1'bx;
				finish   <= 1'bx;
			end
		endcase
	end
	endmodule
```

---

## TestBench

```verilog
`timescale 10ns/1ns
	module tb_SPI();
	
	reg clk_sys, rst, ready;
	reg [3:0]count;
	wire CS, countEN, rstcount, SHEN, LDEN, finish;
	wire SCLK;
	SPI U0(
		.clk_sys(clk_sys), 
		.rst(rst), 
		.SCLK(SCLK), 
		.CS(CS), 
		.count(count), 
		.countEN(countEN), 
		.rstcount(rstcount), 
		.ready(ready), 
		.finish(finish), 
		.SHEN(SHEN), 
		.LDEN(LDEN)
	);
	initial begin
		clk_sys = 0;
      while(1)
			#50 clk_sys = ~clk_sys;
   end
	initial begin
       rst = 0;
       while(1)
           #100 rst = 1;
   end
	initial begin
       ready = 0;
       #100 ready = 1;
       #100 ready = 0;
   end
	initial  begin
       count = 0;
       #350 count = 1;
       #100 count = 2;
       #100 count = 3;
       #100 count = 4;
       #100 count = 5;
       #100 count = 6;
       #100 count = 7;
       #100 count = 8;
       #100 count = 9;
       #100 count = 10;
       #100 count = 11;
       #100 count = 12;
       #100 count = 13;
       #100 count = 14;
       #100 count = 15;
   end
	endmodule
```

![SPI(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%204c4582a3e31c4d878db608660d1ed0dc/Untitled.png](SPI(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%204c4582a3e31c4d878db608660d1ed0dc/Untitled.png)