#-----------------------------------------------------------
# Vivado v2018.3_AR72075 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Sep 13 13:30:41 2020
# Process ID: 17545
# Current directory: /2020/mpsoc/training/bram_pl/project_bram
# Command line: vivado project_bram.xpr
# Log file: /2020/mpsoc/training/bram_pl/project_bram/vivado.log
# Journal file: /2020/mpsoc/training/bram_pl/project_bram/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_bram.xpr
INFO: [Project 1-313] Project file moved from '/work/mpsoc/zcu102/bram_pl/project_bram' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/2020/xilinx/vivado/2018.3/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/2020/xilinx/vivado/2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6555.430 ; gain = 129.801 ; free physical = 308 ; free virtual = 36890
update_compile_order -fileset sources_1
open_bd_design {/2020/mpsoc/training/bram_pl/project_bram/project_bram.srcs/sources_1/bd/Base_Zynq_MPSoC/Base_Zynq_MPSoC.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Successfully read diagram <Base_Zynq_MPSoC> from BD file </2020/mpsoc/training/bram_pl/project_bram/project_bram.srcs/sources_1/bd/Base_Zynq_MPSoC/Base_Zynq_MPSoC.bd>
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep 13 13:31:44 2020] Launched synth_1...
Run output will be captured here: /2020/mpsoc/training/bram_pl/project_bram/project_bram.runs/synth_1/runme.log
[Sun Sep 13 13:31:44 2020] Launched impl_1...
Run output will be captured here: /2020/mpsoc/training/bram_pl/project_bram/project_bram.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 22:21:57 2020...
