ENOMEM	,	V_56
"rgb"	,	L_1
output	,	V_3
drm_device	,	V_57
dev	,	V_52
MODE_OK	,	V_48
clk_parent	,	V_43
SC1_H_QUALIFIER_NONE	,	V_25
ARRAY_SIZE	,	F_6
clk	,	V_41
"failed to get parent clock\n"	,	L_4
tegra_output	,	V_2
tegra_dc	,	V_4
encoder	,	V_63
DISP_CTRL_MODE_MASK	,	V_28
clk_set_parent	,	F_11
"failed to get clock\n"	,	L_2
to_rgb	,	F_1
LVS_OUTPUT_POLARITY_LOW	,	V_18
PM0_ENABLE	,	V_36
of_node	,	V_53
"output setup failed: %d\n"	,	L_6
GFP_KERNEL	,	V_55
DISP_ORDER_RED_BLUE	,	V_22
tegra_output_rgb_enable	,	F_5
status	,	V_47
rgb_enable	,	V_14
DISP_DATA_FORMAT_DF1P1C	,	V_20
ENODEV	,	V_54
tegra_dc_writel	,	F_4
tegra_dc_rgb_exit	,	F_27
"output cleanup failed: %d\n"	,	L_8
device_node	,	V_49
enabled	,	V_13
DE_SELECT_ACTIVE	,	V_15
DC_DISP_DISP_INTERFACE_CONTROL	,	V_23
drm_mode_status	,	V_46
tegra_dc_readl	,	F_7
tegra_dc_rgb_init	,	F_24
DC_CMD_STATE_CONTROL	,	V_39
table	,	V_7
err	,	V_51
i	,	V_9
DC_DISP_SHIFT_CLOCK_OPTIONS	,	V_26
"output failed to disable: %d\n"	,	L_7
PM1_ENABLE	,	V_37
GENERAL_ACT_REQ	,	V_38
of_get_child_by_name	,	F_14
DISP_ALIGNMENT_MSB	,	V_21
PW0_ENABLE	,	V_31
dc	,	V_5
PW4_ENABLE	,	V_35
tegra_output_rgb_setup_clock	,	F_10
pclk	,	V_42
tegra_output_probe	,	F_17
num	,	V_8
possible_crtcs	,	V_64
mode	,	V_45
tegra_output_disable	,	F_28
drm_crtc_mask	,	F_26
tegra_dc_rgb_remove	,	F_22
DC_CMD_DISPLAY_COMMAND	,	V_27
"failed to set parent clock: %d\n"	,	L_5
of_device_is_available	,	F_15
rgb_ops	,	V_61
drm	,	V_58
drm_display_mode	,	V_44
offset	,	V_11
PTR_ERR	,	F_21
DE_CONTROL_NORMAL	,	V_16
rgb_disable	,	V_40
ops	,	V_60
LHS_OUTPUT_POLARITY_LOW	,	V_19
PW1_ENABLE	,	V_32
PW3_ENABLE	,	V_34
DISP_CTRL_MODE_C_DISPLAY	,	V_29
tegra_output_rgb_check_mode	,	F_12
devm_kzalloc	,	F_16
np	,	V_50
tegra_output_remove	,	F_23
"parent"	,	L_3
rgb	,	V_12
tegra_dc_rgb_probe	,	F_13
TEGRA_OUTPUT_RGB	,	V_59
dev_err	,	F_20
tegra_dc_write_regs	,	F_3
tegra_rgb	,	V_1
reg_entry	,	V_6
tegra_output_rgb_disable	,	F_9
DC_CMD_DISPLAY_POWER_CONTROL	,	V_30
tegra_output_exit	,	F_29
value	,	V_10
DC_COM_PIN_OUTPUT_POLARITY	,	F_8
devm_clk_get	,	F_18
DC_DISP_DATA_ENABLE_OPTIONS	,	V_17
tegra_output_init	,	F_25
SC0_H_QUALIFIER_NONE	,	V_24
PW2_ENABLE	,	V_33
container_of	,	F_2
IS_ERR	,	F_19
base	,	V_62
