VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml assignment3.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/srikala/qorc-sdk/fpga-examples/assignment3/build/assignment3_dummy.sdc --fix_clusters assignment3_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: assignment3

# Loading Architecture Description
# Loading Architecture Description took 0.31 seconds (max_rss 31.3 MiB, delta_rss +25.1 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 40.0 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 41.1 MiB, delta_rss +1.1 MiB)
# Clean circuit
Absorbed 843 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   37 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 143
# Clean circuit took 0.00 seconds (max_rss 42.0 MiB, delta_rss +0.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 117
    .input    :       2
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       4
    C_FRAG    :      13
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      29
    T_FRAG    :      63
    VCC       :       1
  Nets  : 115
    Avg Fanout:     8.6
    Max Fanout:   459.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clock_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2089 (possibly data used as clock)
  Timing Graph Nodes: 1106
  Timing Graph Edges: 1756
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2089' Fanout: 3 pins (0.3%), 3 blocks (2.6%)
  Netlist Clock 'clk' Fanout: 28 pins (2.5%), 28 blocks (23.9%)
# Load Timing Constraints

SDC file '/home/srikala/qorc-sdk/fpga-examples/assignment3/build/assignment3_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2089' Source: 'clock_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 42.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: assignment3.net
Circuit placement file: assignment3.place
Circuit routing file: assignment3.route
Circuit SDC file: /home/srikala/qorc-sdk/fpga-examples/assignment3/build/assignment3_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'assignment3_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'assignment3.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.022193 seconds).
# Load Packing took 0.02 seconds (max_rss 43.4 MiB, delta_rss +1.2 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #50 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #51 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 85
Netlist num_blocks: 52
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 4.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 45.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 10


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 4
   BIDIR            : 4
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 45
   LOGIC            : 45
    FRAGS           : 45
     c_frag_modes   : 45
      SINGLE        : 13
       c_frag       : 13
      SPLIT         : 32
       b_frag       : 32
       t_frag       : 31
     f_frag         : 1
     q_frag_modes   : 29
      INT           : 26
       q_frag       : 26
      EXT           : 3
       q_frag       : 3
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		4	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		45	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.12 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 43.6 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.45 seconds (max_rss 351.4 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.91 seconds (max_rss 354.8 MiB, delta_rss +311.2 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.70 seconds (max_rss 354.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 354.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.70 seconds (max_rss 354.8 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.48 seconds (max_rss 403.9 MiB, delta_rss +49.1 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading assignment3_constraints.place.

Successfully read assignment3_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 403.9 MiB, delta_rss +0.0 MiB)

There are 930 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3959

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 5.88079 td_cost: 1.42344e-06
Initial placement estimated Critical Path Delay (CPD): 101.33 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2529.32 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -101.33 ns

Initial placement estimated setup slack histogram:
[   -1e-07: -9.2e-08) 20 ( 66.7%) |************************************************
[ -9.2e-08: -8.2e-08)  6 ( 20.0%) |**************
[ -8.2e-08: -7.3e-08)  0 (  0.0%) |
[ -7.3e-08: -6.3e-08)  0 (  0.0%) |
[ -6.3e-08: -5.3e-08)  0 (  0.0%) |
[ -5.3e-08: -4.4e-08)  0 (  0.0%) |
[ -4.4e-08: -3.4e-08)  0 (  0.0%) |
[ -3.4e-08: -2.4e-08)  1 (  3.3%) |**
[ -2.4e-08: -1.5e-08)  1 (  3.3%) |**
[ -1.5e-08: -5.3e-09)  2 (  6.7%) |*****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 194

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.0e-01   0.964       5.74 1.3955e-06 105.859   -2.7e+03 -105.859   0.923  0.0304   38.0     1.00       194  0.200
   2    0.0 2.7e-01   1.014       5.78 1.414e-06   98.413  -2.51e+03  -98.413   0.948  0.0293   38.0     1.00       388  0.900
   3    0.0 2.5e-01   0.951       5.64 1.3307e-06 117.200  -2.74e+03 -117.200   0.881  0.0375   38.0     1.00       582  0.900
   4    0.0 2.2e-01   1.063       5.61 1.3393e-06 107.580  -2.57e+03 -107.580   0.918  0.0320   38.0     1.00       776  0.900
   5    0.0 2.0e-01   1.003       5.80 1.397e-06  103.736  -2.56e+03 -103.736   0.887  0.0232   38.0     1.00       970  0.900
   6    0.0 1.8e-01   0.997       5.95 1.3541e-06 122.786  -2.79e+03 -122.786   0.943  0.0330   38.0     1.00      1164  0.900
   7    0.0 1.6e-01   0.928       5.72 1.4261e-06 102.538  -2.54e+03 -102.538   0.912  0.0302   38.0     1.00      1358  0.900
   8    0.0 1.5e-01   1.022       5.76 1.3888e-06 109.732  -2.67e+03 -109.732   0.918  0.0311   38.0     1.00      1552  0.900
   9    0.0 1.3e-01   1.045       5.88 1.4592e-06 104.564  -2.54e+03 -104.564   0.902  0.0218   38.0     1.00      1746  0.900
  10    0.0 1.2e-01   0.951       5.51 1.3352e-06 107.825  -2.61e+03 -107.825   0.897  0.0379   38.0     1.00      1940  0.900
  11    0.0 1.1e-01   0.977       5.62 1.3637e-06 113.202  -2.81e+03 -113.202   0.959  0.0194   38.0     1.00      2134  0.900
  12    0.0 9.6e-02   1.009       5.59 1.3367e-06 110.444  -2.74e+03 -110.444   0.892  0.0589   38.0     1.00      2328  0.900
  13    0.0 8.6e-02   0.953       5.72 1.3469e-06 117.413  -2.87e+03 -117.413   0.907  0.0319   38.0     1.00      2522  0.900
  14    0.0 7.7e-02   1.015       5.65 1.3977e-06 109.099  -2.75e+03 -109.099   0.923  0.0196   38.0     1.00      2716  0.900
  15    0.0 7.0e-02   1.005       5.67 1.4126e-06 103.497  -2.49e+03 -103.497   0.954  0.0264   38.0     1.00      2910  0.900
  16    0.0 6.3e-02   0.963       5.64 1.4144e-06  97.978   -2.4e+03  -97.978   0.897  0.0264   38.0     1.00      3104  0.900
  17    0.0 5.6e-02   0.993       5.49 1.2909e-06 118.390  -2.91e+03 -118.390   0.845  0.0260   38.0     1.00      3298  0.900
  18    0.0 5.1e-02   1.102       5.60 1.3949e-06 104.883  -2.52e+03 -104.883   0.856  0.0352   38.0     1.00      3492  0.900
  19    0.0 4.6e-02   1.021       5.63 1.358e-06  112.317  -2.77e+03 -112.317   0.881  0.0250   38.0     1.00      3686  0.900
  20    0.0 4.1e-02   0.982       5.55 1.3733e-06 117.880  -2.75e+03 -117.880   0.866  0.0254   38.0     1.00      3880  0.900
  21    0.0 3.7e-02   0.998       5.49 1.3051e-06 101.936  -2.48e+03 -101.936   0.845  0.0274   38.0     1.00      4074  0.900
  22    0.0 3.3e-02   1.061       5.56 1.3031e-06 107.214   -2.5e+03 -107.214   0.866  0.0291   38.0     1.00      4268  0.900
  23    0.0 3.0e-02   0.944       5.49 1.3482e-06 113.551  -2.63e+03 -113.551   0.799  0.0235   38.0     1.00      4462  0.900
  24    0.0 2.8e-02   1.008       5.49 1.3054e-06 106.990  -2.53e+03 -106.990   0.835  0.0258   38.0     1.00      4656  0.950
  25    0.0 2.6e-02   1.039       5.34 1.315e-06  105.406  -2.64e+03 -105.406   0.742  0.0321   38.0     1.00      4850  0.900
  26    0.0 2.4e-02   0.976       5.32 1.2777e-06 105.058   -2.5e+03 -105.058   0.861  0.0292   38.0     1.00      5044  0.950
  27    0.0 2.2e-02   0.999       5.44 1.3749e-06  99.695  -2.42e+03  -99.695   0.747  0.0239   38.0     1.00      5238  0.900
  28    0.0 2.1e-02   1.019       5.59 1.3683e-06 109.812  -2.71e+03 -109.812   0.830  0.0455   38.0     1.00      5432  0.950
  29    0.0 1.9e-02   1.034       5.61 1.3234e-06 115.533   -2.7e+03 -115.533   0.737  0.0212   38.0     1.00      5626  0.900
  30    0.0 1.8e-02   0.934       5.48 1.3306e-06 108.279  -2.59e+03 -108.279   0.804  0.0330   38.0     1.00      5820  0.950
  31    0.0 1.6e-02   1.037       5.28 1.2382e-06 100.198  -2.45e+03 -100.198   0.701  0.0329   38.0     1.00      6014  0.900
  32    0.0 1.5e-02   1.026       5.30 1.2887e-06 100.542  -2.58e+03 -100.542   0.686  0.0274   38.0     1.00      6208  0.950
  33    0.0 1.4e-02   0.952       5.25 1.2702e-06 107.883  -2.74e+03 -107.883   0.737  0.0246   38.0     1.00      6402  0.950
  34    0.0 1.4e-02   1.014       5.33 1.2026e-06 111.789  -2.69e+03 -111.789   0.711  0.0280   38.0     1.00      6596  0.950
  35    0.0 1.3e-02   0.969       5.19 1.2461e-06  99.899  -2.51e+03  -99.899   0.747  0.0177   38.0     1.00      6790  0.950
  36    0.0 1.2e-02   0.968       4.97 1.2205e-06 102.884  -2.54e+03 -102.884   0.649  0.0344   38.0     1.00      6984  0.950
  37    0.0 1.2e-02   1.040       4.91 1.2341e-06  90.659  -2.13e+03  -90.659   0.634  0.0267   38.0     1.00      7178  0.950
  38    0.0 1.1e-02   1.049       5.01 1.2104e-06  85.732  -2.15e+03  -85.732   0.649  0.0287   38.0     1.00      7372  0.950
  39    0.0 1.1e-02   0.957       4.73 1.1549e-06 108.081  -2.59e+03 -108.081   0.608  0.0264   38.0     1.00      7566  0.950
  40    0.0 1.0e-02   1.014       4.96 1.227e-06  100.769  -2.32e+03 -100.769   0.670  0.0164   38.0     1.00      7760  0.950
  41    0.0 9.6e-03   0.986       5.05 1.2614e-06 100.430  -2.49e+03 -100.430   0.593  0.0176   38.0     1.00      7954  0.950
  42    0.0 9.1e-03   0.986       4.92 1.2113e-06 101.408  -2.37e+03 -101.408   0.541  0.0186   38.0     1.00      8148  0.950
  43    0.0 8.7e-03   0.997       5.18 1.2181e-06  90.921  -2.26e+03  -90.921   0.552  0.0102   38.0     1.00      8342  0.950
  44    0.0 8.2e-03   0.998       5.04 1.2285e-06  90.200  -2.26e+03  -90.200   0.582  0.0241   38.0     1.00      8536  0.950
  45    0.0 7.8e-03   0.930       4.41 1.0647e-06 106.393   -2.5e+03 -106.393   0.412  0.0264   38.0     1.00      8730  0.950
  46    0.0 7.4e-03   1.055       4.51 1.0443e-06  88.974  -2.17e+03  -88.974   0.459  0.0526   37.0     1.20      8924  0.950
  47    0.0 7.1e-03   0.924       4.51 1.0956e-06  93.744  -2.34e+03  -93.744   0.464  0.0349   37.6     1.07      9118  0.950
  48    0.0 6.7e-03   0.979       4.27 1.0319e-06  91.966  -2.28e+03  -91.966   0.376  0.0197   38.0     1.00      9312  0.950
  49    0.0 6.4e-03   0.979       4.18 9.5725e-07  77.908   -1.9e+03  -77.908   0.402  0.0210   35.6     1.46      9506  0.950
  50    0.0 6.0e-03   0.965       4.05 8.4913e-07  92.584  -2.26e+03  -92.584   0.304  0.0221   34.2     1.71      9700  0.950
  51    0.0 5.7e-03   0.989       3.81 7.0647e-07  86.192  -2.08e+03  -86.192   0.242  0.0106   29.6     2.59      9894  0.950
  52    0.0 5.5e-03   1.000       3.80 5.6836e-07  89.716  -2.17e+03  -89.716   0.309  0.0128   23.7     3.70     10088  0.950
  53    0.0 5.2e-03   0.941       3.67 5.2654e-07  78.436  -1.84e+03  -78.436   0.325  0.0262   20.6     4.29     10282  0.950
  54    0.0 4.9e-03   0.946       3.37 4.8965e-07  73.834  -1.78e+03  -73.834   0.247  0.0152   18.3     4.74     10476  0.950
  55    0.0 4.7e-03   0.987       3.41 4.6212e-07  81.190  -1.97e+03  -81.190   0.273  0.0112   14.7     5.40     10670  0.950
  56    0.0 4.4e-03   0.966       3.35 4.6922e-07  72.590  -1.82e+03  -72.590   0.263  0.0174   12.3     5.87     10864  0.950
  57    0.0 4.2e-03   0.960       3.23 4.1978e-07  71.631  -1.76e+03  -71.631   0.320  0.0169   10.1     6.28     11058  0.950
  58    0.0 4.0e-03   1.004       3.29 3.7982e-07  74.247  -1.84e+03  -74.247   0.320  0.0074    8.9     6.51     11252  0.950
  59    0.0 3.8e-03   0.987       3.28 3.891e-07   70.927  -1.79e+03  -70.927   0.392  0.0102    7.8     6.71     11446  0.950
  60    0.0 3.6e-03   0.993       3.34 4.0982e-07  69.063  -1.69e+03  -69.063   0.361  0.0078    7.4     6.78     11640  0.950
  61    0.0 3.4e-03   0.978       3.24 3.9739e-07  69.200  -1.72e+03  -69.200   0.428  0.0094    6.9     6.89     11834  0.950
  62    0.0 3.3e-03   0.972       3.07 3.7544e-07  63.080  -1.58e+03  -63.080   0.366  0.0245    6.8     6.91     12028  0.950
  63    0.0 3.1e-03   1.032       3.10 3.6445e-07  65.792  -1.65e+03  -65.792   0.253  0.0155    6.3     7.00     12222  0.950
  64    0.0 2.9e-03   0.998       3.14 3.5043e-07  66.980  -1.67e+03  -66.980   0.361  0.0148    5.1     7.23     12416  0.950
  65    0.0 2.8e-03   0.984       3.01 3.6639e-07  63.411  -1.59e+03  -63.411   0.351  0.0137    4.7     7.30     12610  0.950
  66    0.0 2.7e-03   0.993       2.89 3.406e-07   64.290  -1.61e+03  -64.290   0.294  0.0077    4.3     7.38     12804  0.950
  67    0.0 2.5e-03   0.973       2.74 3.18e-07    62.688  -1.52e+03  -62.688   0.325  0.0168    3.6     7.50     12998  0.950
  68    0.0 2.4e-03   0.980       2.65 3.3884e-07  62.125  -1.57e+03  -62.125   0.351  0.0071    3.2     7.58     13192  0.950
  69    0.0 2.3e-03   0.997       2.61 3.1977e-07  61.170  -1.54e+03  -61.170   0.423  0.0078    2.9     7.63     13386  0.950
  70    0.0 2.2e-03   0.987       2.63 2.8431e-07  68.329  -1.66e+03  -68.329   0.376  0.0078    2.9     7.64     13580  0.950
  71    0.0 2.1e-03   1.006       2.63 3.3627e-07  63.850  -1.62e+03  -63.850   0.418  0.0073    2.7     7.68     13774  0.950
  72    0.0 2.0e-03   0.973       2.55 3.2047e-07  62.813  -1.56e+03  -62.813   0.340  0.0096    2.6     7.69     13968  0.950
  73    0.0 1.9e-03   0.969       2.51 2.7016e-07  63.618  -1.55e+03  -63.618   0.381  0.0143    2.4     7.74     14162  0.950
  74    0.0 1.8e-03   0.997       2.50 2.6461e-07  62.146  -1.48e+03  -62.146   0.299  0.0112    2.2     7.77     14356  0.950
  75    0.0 1.7e-03   0.995       2.48 2.9158e-07  58.821  -1.47e+03  -58.821   0.284  0.0050    1.9     7.83     14550  0.950
  76    0.0 1.6e-03   0.996       2.46 2.6475e-07  58.048  -1.44e+03  -58.048   0.273  0.0051    1.6     7.88     14744  0.950
  77    0.0 1.5e-03   0.990       2.41 2.4952e-07  58.448  -1.41e+03  -58.448   0.309  0.0075    1.4     7.93     14938  0.950
  78    0.0 1.4e-03   1.000       2.39 3.0111e-07  52.981  -1.36e+03  -52.981   0.381  0.0028    1.2     7.97     15132  0.950
  79    0.0 1.4e-03   0.998       2.41 2.5824e-07  58.178  -1.46e+03  -58.178   0.284  0.0032    1.1     7.98     15326  0.950
  80    0.0 1.3e-03   0.985       2.35 2.4944e-07  57.845  -1.44e+03  -57.845   0.289  0.0092    1.0     8.00     15520  0.950
  81    0.0 1.2e-03   0.993       2.30 2.8641e-07  55.193  -1.41e+03  -55.193   0.206  0.0040    1.0     8.00     15714  0.950
  82    0.0 1.2e-03   0.986       2.29 2.4543e-07  57.365  -1.42e+03  -57.365   0.268  0.0063    1.0     8.00     15908  0.950
  83    0.0 1.1e-03   1.002       2.30 2.768e-07   55.451  -1.39e+03  -55.451   0.268  0.0030    1.0     8.00     16102  0.950
  84    0.0 1.1e-03   0.997       2.30 2.6778e-07  56.337   -1.4e+03  -56.337   0.284  0.0039    1.0     8.00     16296  0.950
  85    0.0 1.0e-03   0.990       2.27 2.5222e-07  59.291  -1.45e+03  -59.291   0.196  0.0056    1.0     8.00     16490  0.950
  86    0.0 9.5e-04   0.995       2.26 2.6946e-07  55.508  -1.39e+03  -55.508   0.196  0.0044    1.0     8.00     16684  0.950
  87    0.0 9.1e-04   0.994       2.24 2.4654e-07  57.904  -1.41e+03  -57.904   0.201  0.0020    1.0     8.00     16878  0.950
  88    0.0 8.6e-04   0.994       2.25 2.5091e-07  56.565  -1.39e+03  -56.565   0.196  0.0034    1.0     8.00     17072  0.950
  89    0.0 8.2e-04   0.998       2.24 2.6043e-07  54.220  -1.32e+03  -54.220   0.165  0.0028    1.0     8.00     17266  0.950
  90    0.0 7.8e-04   0.995       2.23 2.664e-07   54.148  -1.32e+03  -54.148   0.124  0.0041    1.0     8.00     17460  0.950
  91    0.0 6.2e-04   0.997       2.22 2.8863e-07  52.093  -1.31e+03  -52.093   0.144  0.0026    1.0     8.00     17654  0.800
  92    0.0 5.0e-04   0.994       2.20 2.5551e-07  55.088  -1.36e+03  -55.088   0.108  0.0030    1.0     8.00     17848  0.800
  93    0.0 4.0e-04   1.003       2.20 2.8965e-07  52.195  -1.32e+03  -52.195   0.077  0.0010    1.0     8.00     18042  0.800
  94    0.0 3.2e-04   0.996       2.19 2.6089e-07  55.695  -1.38e+03  -55.695   0.124  0.0022    1.0     8.00     18236  0.800
  95    0.0 2.5e-04   0.997       2.19 2.8038e-07  54.103  -1.36e+03  -54.103   0.077  0.0012    1.0     8.00     18430  0.800
  96    0.0 2.0e-04   0.998       2.19 2.919e-07   53.145  -1.36e+03  -53.145   0.113  0.0022    1.0     8.00     18624  0.800
  97    0.0 1.6e-04   0.998       2.18 2.8794e-07  50.960   -1.3e+03  -50.960   0.067  0.0014    1.0     8.00     18818  0.800
  98    0.0 1.3e-04   0.998       2.17 2.8968e-07  50.960   -1.3e+03  -50.960   0.057  0.0008    1.0     8.00     19012  0.800
  99    0.0 1.0e-04   0.998       2.16 2.8618e-07  51.638  -1.32e+03  -51.638   0.041  0.0013    1.0     8.00     19206  0.800
 100    0.0 8.3e-05   0.998       2.16 2.843e-07   51.731  -1.32e+03  -51.731   0.036  0.0011    1.0     8.00     19400  0.800
 101    0.0 6.7e-05   0.999       2.15 2.6813e-07  52.880  -1.32e+03  -52.880   0.015  0.0005    1.0     8.00     19594  0.800
 102    0.0 0.0e+00   0.999       2.15 2.842e-07   51.731  -1.32e+03  -51.731   0.010  0.0002    1.0     8.00     19788  0.800
## Placement Quench took 0.00 seconds (max_rss 403.9 MiB)

BB estimate of min-dist (placement) wire length: 1389

Completed placement consistency check successfully.

Swaps called: 19840

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 52.8796 ns
Placement estimated setup Worst Negative Slack (sWNS): -52.8796 ns
Placement estimated setup Total Negative Slack (sTNS): -1323.38 ns

Placement estimated setup slack histogram:
[ -5.3e-08: -4.8e-08) 19 ( 63.3%) |************************************************
[ -4.8e-08: -4.3e-08)  7 ( 23.3%) |******************
[ -4.3e-08: -3.9e-08)  0 (  0.0%) |
[ -3.9e-08: -3.4e-08)  0 (  0.0%) |
[ -3.4e-08: -2.9e-08)  0 (  0.0%) |
[ -2.9e-08: -2.4e-08)  0 (  0.0%) |
[ -2.4e-08:   -2e-08)  1 (  3.3%) |***
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.3e-09)  3 ( 10.0%) |********

Placement estimated intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2089 to $auto$clkbufmap.cc:247:execute$2089 CPD: 5.2748 ns (189.581 MHz)
  clk to clk CPD: 52.8796 ns (18.9109 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2089 CPD: 9.95015 ns (100.501 MHz)
  $auto$clkbufmap.cc:247:execute$2089 to virtual_io_clock CPD: 23.962 ns (41.7327 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2089 to $auto$clkbufmap.cc:247:execute$2089 worst setup slack: -5.2748 ns
  clk to clk worst setup slack: -52.8796 ns

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2089 worst setup slack: -9.95015 ns
  $auto$clkbufmap.cc:247:execute$2089 to virtual_io_clock worst setup slack: -23.962 ns

Placement estimated geomean non-virtual intra-domain period: 16.7012 ns (59.876 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 3.454 ns (289.519 MHz)

Placement cost: 0.998531, bb_cost: 2.15023, td_cost: 2.68844e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 4
  PB-ASSP    implemented as TL-ASSP   : 1
  PB-LOGIC   implemented as TL-LOGIC  : 45
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 102
Placement total # of swap attempts: 19840
	Swaps accepted:  9842 (49.6 %)
	Swaps rejected:  8783 (44.3 %)
	Swaps aborted :  1215 ( 6.1 %)
Placement Quench timing analysis took 0.000207166 seconds (0.000159894 STA, 4.7272e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0219805 seconds (0.0171314 STA, 0.0048491 slack) (104 full updates: 104 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 104 in 0.00157876 sec
Full Max Req/Worst Slack updates 100 in 0.000336969 sec
Incr Max Req/Worst Slack updates 4 in 1.0665e-05 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 104 in 0.0025077 sec
# Placement took 0.55 seconds (max_rss 403.9 MiB, delta_rss +49.1 MiB)

Flow timing analysis took 0.0219805 seconds (0.0171314 STA, 0.0048491 slack) (104 full updates: 104 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 17.58 seconds (max_rss 403.9 MiB)
